I 000044 11 449 1463086218433 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P ram_addr _out std_logic_vector[ASIZE-1:0]
P lb_rw_n _in std_logic
P ram_rw_n _out std_logic
P lb_adv_ld_n _in std_logic
P ram_adv_ld_n _out std_logic
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000041 11 337 1463086218527 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
X data_inout
I 000042 11 4583 1463086217617 idt71v3556
E idt71v3556 VHDL
L IEEE;STD;
U ieee.vital_timing;STD.STANDARD;ieee.std_logic_1164;
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G InstancePath STRING = DefaultInstancePath
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G MsgOn BOOLEAN = DefaultMsgOn
G XOn BOOLEAN = DefaultXon
G SeverityMode SEVERITY_LEVEL = WARNING
G TimingModel STRING = DefaultTimingModel
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P ADV _in std_logic = 'U'
P R _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CLK _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
X idt71v3556
I 000035 11 584 1463086218945 main
E main VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 16
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X main
I 000041 11 447 1463086218680 pipe_delay
E pipe_delay VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_rw_n _in std_logic
P delay_rw_n _out std_logic_vector[DSIZE-1:0]
P lb_data_in _in std_logic_vector[DSIZE-1:0]
P delay_data_in _out std_logic_vector[DSIZE-1:0]
P lb_data_out _out std_logic_vector[DSIZE-1:0]
P ram_data_out _in std_logic_vector[DSIZE-1:0]
X pipe_delay
I 000041 11 646 1463086218838 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 16
G ASIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P rd_wr_n _in std_logic
P addr_adv_ld_n _in std_logic
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P rd_wr_n_reg _out std_logic
P addr_adv_ld_n_reg _out std_logic
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000035 11 123 1463086217961 pll1
E PLL1 VHDL
L IEEE;
U ieee.std_logic_1164;
P inclk0 _in std_logic = '0'
P c0 _out std_logic
P locked _out std_logic
X PLL1
I 000034 11 582 1463086217414 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 16
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X top
I 000043 11 600 1463086218320 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 16
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X zbt_ctrl_top
V 000068 60 562 1463086242987 ./src/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
     …)&ß ieee …*'ß ieee	ß std_logic_1164	1 …,2ß addr_ctrl_out(….+…/ß ASIZEß integerØ    …0ß BWSIZEß integerØ   …1 …3,…4ß clkuß	 std_logic …7ß resetuß	 std_logic …9ß lb_addruß std_logic_vectorß ASIZEØ   bØ     …:ß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …;ß lb_rw_nuß	 std_logic …<ß ram_rw_nvß	 std_logic …=ß lb_adv_ld_nuß	 std_logic …>ß ram_adv_ld_nvß	 std_logic …?ß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …@ß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …A …B*ß addr_ctrl_out ™
V 000071 60 7 1463086242987 ./src/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1463086243051 RTL
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1463086243034 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
     …F8ß RTL.ß addr_ctrl_out(…Jpß lb_bw_nß std_logic_vectorß BWSIZEØ   bØ     …M)…Oß lb_bw_n_ß lb_bw …T;ß clkß reset…U)…VBß reset¨1J…Wß ram_addr0¨0 …Xß ram_rw_n¨0 …Yß ram_adv_ld_n¨0 …Zß ram_bw_n0¨0 …[Kß rising_edgeß clkJ…]ß ram_addrß lb_addr …^ß ram_rw_nß lb_rw_n …_ß ram_adv_ld_nß lb_adv_ld_n …`ß ram_bw_nß lb_bw_n …b*B …c*; …g*ß RTL ™
V 000078 60 7 1463086243034 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1463086242988 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P ram_addr _out std_logic_vector[ASIZE-1:0]
P lb_rw_n _in std_logic
P ram_rw_n _out std_logic
P lb_adv_ld_n _in std_logic
P ram_adv_ld_n _out std_logic
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 994 1463086242988 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1463086242988
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 64 1 . 47
BWSIZE 1 30 141 1 . 48
clk 2 29 217 1 . 52
reset 3 29 307 1 . 55
~std_logic_vector{{ASIZE-1}~downto~0}~12 4 5 396 1 . 57
~NATURAL~range~{ASIZE-1}~downto~0~12 5 5 675 1 . 57
"-" 9 10 928 0 . 0
~ANONYMOUS 10 24 996 0 . 0
~ANONYMOUS 11 24 1049 0 . 0
lb_addr 21 29 1104 1 . 57
~std_logic_vector{{ASIZE-1}~downto~0}~122 22 5 1178 1 . 58
~NATURAL~range~{ASIZE-1}~downto~0~121 23 5 1459 1 . 58
ram_addr 24 29 1713 1 . 58
lb_rw_n 25 29 1789 1 . 59
ram_rw_n 26 29 1880 1 . 60
lb_adv_ld_n 27 29 1971 1 . 61
ram_adv_ld_n 28 29 2062 1 . 62
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2152 1 . 63
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2433 1 . 63
lb_bw 31 29 2687 1 . 63
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2762 1 . 64
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3043 1 . 64
ram_bw_n 34 29 3297 1 . 64
#SPECIFICATION 
#END
I 000033 54 3370 0 addr_ctrl_out
12
1
12
00000044
1
./src/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 438 1463086243144 ./src/data_inout.vhd*data_inout
Ver. 1.01
     …)&ß ieee …*'ß ieee	ß std_logic_1164	1 …-2ß
 data_inout(…/+…0ß DSIZEß integerØ    …1ß BWSIZEß integerØ   …2 …4,…5ß clkuß	 std_logic …8ß resetuß	 std_logic …:ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …;ß data_inuß std_logic_vectorß DSIZEØ   bØ     …<ß dqwß std_logic_vectorß DSIZEØ   bØ     …=ß	 read_datavß std_logic_vectorß DSIZEØ   bØ    …> …?*ß
 data_inout ™
V 000065 60 7 1463086243144 ./src/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1463086243178 RTL
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 1364 1463086243175 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
     …B8ß RTL.ß
 data_inout(…Fpß	 tri_r_n_wß std_logic_vectorß DSIZEØ   bØ     …Gpß
 write_dataß std_logic_vectorß DSIZEØ   bØ     …L)…Rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Sß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Tß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Uß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Vß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Wß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Xß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Yß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Zß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …[ß dqØ	   ß
 write_dataØ	   Pß	 tri_r_n_wØ	   ¨1L¨Z …\ß dqØ
   ß
 write_dataØ
   Pß	 tri_r_n_wØ
   ¨1L¨Z …]ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …^ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …_ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …`ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Üß	 read_dataß dq …ä;ß clkß reset…ã)…åBß reset¨1J…çß	 tri_r_n_w0¨0 …éß
 write_data0¨0 …èKß rising_edgeß clkJ…ëß	 tri_r_n_w_ß ctrl_in_rw_n …íß
 write_dataß data_in …î*B …ï*; …ú*ß RTL ™
V 000072 60 7 1463086243175 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1463086243145 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1463086243145 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1463086243145
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 48
BWSIZE 1 30 138 1 . 49
clk 2 29 214 1 . 53
reset 3 29 304 1 . 56
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 393 1 . 58
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 672 1 . 58
"-" 9 10 925 0 . 0
~ANONYMOUS 10 24 993 0 . 0
~ANONYMOUS 11 24 1046 0 . 0
ctrl_in_rw_n 21 29 1101 1 . 58
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1175 1 . 59
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1456 1 . 59
data_in 24 29 1710 1 . 59
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1785 1 . 60
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2066 1 . 60
dq 27 29 2320 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2395 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2676 1 . 61
read_data 30 29 2930 1 . 61
#SPECIFICATION 
#END
I 000030 54 3003 0 data_inout
12
1
12
00000045
1
./src/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
69
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
68
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 820 1463086243272 ./src/pipe_stage.vhd*pipe_stage
Ver. 1.01
     …*&ß ieee …+'ß ieee	ß std_logic_1164	1 ….2ß
 pipe_stage(…0+…1ß DSIZEß integerØ    …2ß ASIZEß integerØ    …3ß BWSIZEß integerØ   …4 …6,…7ß clkuß	 std_logic …:ß resetuß	 std_logic …<ß addruß std_logic_vectorß ASIZEØ   bØ     …=ß data_inuß std_logic_vectorß DSIZEØ   bØ     …>ß data_outuß std_logic_vectorß DSIZEØ   bØ     …?ß rd_wr_nuß	 std_logic …@ß addr_adv_ld_nuß	 std_logic …Aß dmuß std_logic_vectorß BWSIZEØ   bØ     …Cß addr_regvß std_logic_vectorß ASIZEØ   bØ     …Dß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …Eß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …Fß rd_wr_n_regvß	 std_logic …Gß addr_adv_ld_n_regvß	 std_logic …Hß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …I …J*ß
 pipe_stage ™
V 000065 60 7 1463086243272 ./src/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1463086243350 RTL
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 431 1463086243347 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
     …N8ß RTL.ß
 pipe_stage(…P)…T;ß clkß reset…U)…VBß reset¨1J…Wß addr_reg0¨0 …Xß data_in_reg0¨0 …Yß data_out_reg0¨0 …Zß rd_wr_n_reg¨0 …[ß addr_adv_ld_n_reg¨0 …\ß dm_reg0¨0 …]Kß rising_edgeß clkJ…_ß addr_regß addr …`ß data_in_regß data_in …aß data_out_regß data_out …bß rd_wr_n_regß rd_wr_n …cß addr_adv_ld_n_regß addr_adv_ld_n …dß dm_regß dm …f*B …g*; …j*ß RTL ™
V 000072 60 7 1463086243347 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1463086243273 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 16
G ASIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P rd_wr_n _in std_logic
P addr_adv_ld_n _in std_logic
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P rd_wr_n_reg _out std_logic
P addr_adv_ld_n_reg _out std_logic
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1600 1463086243273 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1463086243273
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 49
ASIZE 1 30 138 1 . 50
BWSIZE 2 30 215 1 . 51
clk 3 29 291 1 . 55
reset 4 29 381 1 . 58
~std_logic_vector{{ASIZE-1}~downto~0}~12 5 5 470 1 . 60
~NATURAL~range~{ASIZE-1}~downto~0~12 6 5 750 1 . 60
"-" 10 10 1004 0 . 0
~ANONYMOUS 11 24 1073 0 . 0
~ANONYMOUS 12 24 1126 0 . 0
addr 22 29 1181 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 23 5 1255 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 24 5 1537 1 . 61
data_in 25 29 1792 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 26 5 1867 1 . 62
~NATURAL~range~{DSIZE-1}~downto~0~121 27 5 2149 1 . 62
data_out 28 29 2404 1 . 62
rd_wr_n 29 29 2480 1 . 63
addr_adv_ld_n 30 29 2571 1 . 64
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2661 1 . 65
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2943 1 . 65
dm 33 29 3198 1 . 65
~std_logic_vector{{ASIZE-1}~downto~0}~124 34 5 3273 1 . 67
~NATURAL~range~{ASIZE-1}~downto~0~123 35 5 3555 1 . 67
addr_reg 36 29 3810 1 . 67
~std_logic_vector{{DSIZE-1}~downto~0}~126 37 5 3885 1 . 68
~NATURAL~range~{DSIZE-1}~downto~0~125 38 5 4167 1 . 68
data_in_reg 39 29 4422 1 . 68
~std_logic_vector{{DSIZE-1}~downto~0}~128 40 5 4497 1 . 69
~NATURAL~range~{DSIZE-1}~downto~0~127 41 5 4779 1 . 69
data_out_reg 42 29 5034 1 . 69
rd_wr_n_reg 43 29 5112 1 . 70
addr_adv_ld_n_reg 44 29 5205 1 . 71
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5297 1 . 72
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5579 1 . 72
dm_reg 47 29 5834 1 . 72
#SPECIFICATION 
#END
I 000030 54 5909 0 pipe_stage
12
1
12
00000046
1
./src/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 10 0
0
54
0
2
0
0
12
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 22 2
2
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 3
3
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 4
4
67
0
1
12 ~ ~ 26 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 29 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 34 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 8
8
68
0
1
12 ~ ~ 34 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 9
9
68
0
1
12 ~ ~ 37 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 10
10
68
0
1
12 ~ ~ 40 6
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 43 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 574 1463086243412 ./src/pipe_delay.vhd*pipe_delay
Ver. 1.01
     …)&ß ieee …*'ß ieee	ß std_logic_1164	1 ….2ß
 pipe_delay(…0+…1ß FLOWTHROUGHß integerØ     …2ß DSIZEß integerØ    …3ß BWSIZEß integerØ   …4 …6,…7ß clkuß	 std_logic …:ß resetuß	 std_logic …<ß lb_rw_nuß	 std_logic …=ß
 delay_rw_nvß std_logic_vectorß DSIZEØ   bØ     …?ß
 lb_data_inuß std_logic_vectorß DSIZEØ   bØ     …@ß delay_data_invß std_logic_vectorß DSIZEØ   bØ     …Bß lb_data_outvß std_logic_vectorß DSIZEØ   bØ     …Cß ram_data_outuß std_logic_vectorß DSIZEØ   bØ    …D …H*ß
 pipe_delay ™
V 000065 60 7 1463086243412 ./src/pipe_delay.vhd*pipe_delay__opt
2I 000044 52 2168          1463086243459 RTL
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 1857 1463086243456 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
     …L8ß RTL.ß
 pipe_delay(…Opß	 rw_n_pipeß std_logic_vectorØ   bØ     …Qlß my_array(gØ   bØ    .ß std_logic_vectorß DSIZEØ   bØ     …Spß data_in_pipeß my_array …V)…Xß delay_data_inß data_in_pipeØ   ß FLOWTHROUGH …[;ß	 rw_n_pipeØ    ß	 rw_n_pipeØ   ß	 rw_n_pipeØ   …\)…^ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …_ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …`ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …aß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …bß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …cß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …dß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …eß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …fß
 delay_rw_nß DSIZEØ	   ß	 rw_n_pipeØ   ß FLOWTHROUGH …gß
 delay_rw_nß DSIZEØ
   ß	 rw_n_pipeØ   ß FLOWTHROUGH …hß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …iß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …jß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …kß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …lß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Ö*; …â;ß clkß reset…ä)…ãBß reset¨1J…åß	 rw_n_pipe0¨0 …çß data_in_pipeØ    0¨0 …éß data_in_pipeØ   0¨0 …èKß rising_edgeß clkJ…ëß	 rw_n_pipeØ    ß lb_rw_n …íß	 rw_n_pipeØ   bØ   ß	 rw_n_pipeØ   bØ     …îß data_in_pipeØ    ß
 lb_data_in …ïß data_in_pipeØ   ß data_in_pipeØ     …ó*B …ò*; …õ;ß clkß reset…ú)…ùBß reset¨1J…ûß lb_data_out0¨0 …üKß rising_edgeß clkJ…†Bß	 rw_n_pipeØ   ß FLOWTHROUGH¨1J…°ß lb_data_outß ram_data_out …¢*B …£*B …§*; …©*ß RTL ™
V 000072 60 7 1463086243456 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2I 000041 11 447 1463086243413 pipe_delay
E pipe_delay VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_rw_n _in std_logic
P delay_rw_n _out std_logic_vector[DSIZE-1:0]
P lb_data_in _in std_logic_vector[DSIZE-1:0]
P delay_data_in _out std_logic_vector[DSIZE-1:0]
P lb_data_out _out std_logic_vector[DSIZE-1:0]
P ram_data_out _in std_logic_vector[DSIZE-1:0]
X pipe_delay
I 000042 11 1092 1463086243413 pipe_delay
#VLB_VERSION 59
#INFO
pipe_delay
E 1463086243413
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 61 1 . 49
DSIZE 1 30 137 1 . 50
BWSIZE 2 30 214 1 . 51
clk 3 29 290 1 . 55
reset 4 29 380 1 . 58
lb_rw_n 5 29 470 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 6 5 559 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 7 5 839 1 . 61
"-" 11 10 1093 0 . 0
~ANONYMOUS 12 24 1162 0 . 0
~ANONYMOUS 13 24 1215 0 . 0
delay_rw_n 23 29 1270 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 24 5 1344 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~121 25 5 1626 1 . 63
lb_data_in 26 29 1881 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~124 27 5 1956 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~123 28 5 2238 1 . 64
delay_data_in 29 29 2493 1 . 64
~std_logic_vector{{DSIZE-1}~downto~0}~126 30 5 2568 1 . 66
~NATURAL~range~{DSIZE-1}~downto~0~125 31 5 2850 1 . 66
lb_data_out 32 29 3105 1 . 66
~std_logic_vector{{DSIZE-1}~downto~0}~128 33 5 3180 1 . 67
~NATURAL~range~{DSIZE-1}~downto~0~127 34 5 3462 1 . 67
ram_data_out 35 29 3717 1 . 67
#SPECIFICATION 
#END
I 000030 54 3790 0 pipe_delay
12
1
12
00000046
1
./src/pipe_delay.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 3
3
68
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 4
4
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 5
5
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 30 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 31 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 31 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 32 6
6
68
0
1
12 ~ ~ 30 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 33 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 34 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 35 7
7
67
0
1
12 ~ ~ 33 4
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 766 1463086243537 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
     …*&ß ieee …+'ß ieee	ß std_logic_1164	1 ….2ß zbt_ctrl_top(…0+…1ß FLOWTHROUGHß integerØ     …2ß ASIZEß integerØ    …3ß DSIZEß integerØ    …4ß BWSIZEß integerØ   …5 …7,…9ß clkuß	 std_logic …;ß RESET_Nuß	 std_logic …>ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …?ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …@ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Aß RD_WR_Nuß	 std_logic …Bß ADDR_ADV_LD_Nuß	 std_logic …Cß DMuß std_logic_vectorß BWSIZEØ   bØ     …Gß SAvß std_logic_vectorß ASIZEØ   bØ     …Hß DQwß std_logic_vectorß DSIZEØ   bØ     …Iß RW_Nvß	 std_logic …Jß ADV_LD_Nvß	 std_logic …Kß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …L …M*ß zbt_ctrl_top ™
V 000069 60 7 1463086243537 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21585         1463086243600 RTL
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1463086243597 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
     …S8ß RTL.ß zbt_ctrl_top(…biß
 pipe_stage…d+…eß DSIZEß integerØ    …fß ASIZEß integerØ    …gß BWSIZEß integerØ   …h …j,…kß clkuß	 std_logic …nß resetuß	 std_logic …pß addruß std_logic_vectorß ASIZEØ   bØ     …qß data_inuß std_logic_vectorß DSIZEØ   bØ     …rß data_outuß std_logic_vectorß DSIZEØ   bØ     …sß rd_wr_nuß	 std_logic …tß addr_adv_ld_nuß	 std_logic …uß dmuß std_logic_vectorß BWSIZEØ   bØ     …wß addr_regvß std_logic_vectorß ASIZEØ   bØ     …xß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …yß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …zß rd_wr_n_regvß	 std_logic …{ß addr_adv_ld_n_regvß	 std_logic …|ß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …} …~*i …Åiß addr_ctrl_out…É+…Ñß ASIZEß integerØ    …Öß BWSIZEß integerØ   …Ü …à,…âß clkuß	 std_logic …åß resetuß	 std_logic …éß lb_addruß std_logic_vectorß ASIZEØ   bØ     …èß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …êß lb_rw_nuß	 std_logic …ëß ram_rw_nvß	 std_logic …íß lb_adv_ld_nuß	 std_logic …ìß ram_adv_ld_nvß	 std_logic …îß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …ïß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …ñ …ó*i …öiß
 pipe_delay…ú+…ùß FLOWTHROUGHß integerØ     …ûß DSIZEß integerØ    …üß BWSIZEß integerØ   …† …¢,…£ß clkuß	 std_logic …¶ß resetuß	 std_logic …®ß lb_rw_nuß	 std_logic …©ß
 delay_rw_nvß std_logic_vectorß DSIZEØ   bØ     …´ß
 lb_data_inuß std_logic_vectorß DSIZEØ   bØ     …¨ß delay_data_invß std_logic_vectorß DSIZEØ   bØ     …Æß lb_data_outvß std_logic_vectorß DSIZEØ   bØ     …Øß ram_data_outuß std_logic_vectorß DSIZEØ   bØ    …∞ …±*i …¥iß
 data_inout…∂+…∑ß DSIZEß integerØ    …∏ß BWSIZEß integerØ   …π …ª,…ºß clkuß	 std_logic …øß resetuß	 std_logic …¡ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …¬ß data_inuß std_logic_vectorß DSIZEØ   bØ     …√ß dqwß std_logic_vectorß DSIZEØ   bØ     …ƒß	 read_datavß std_logic_vectorß DSIZEØ   bØ    …≈ …∆*i …Àpß reset_tß	 std_logic …Ãpß clktß	 std_logic …Õpß
 delay_rw_nß std_logic_vectorß DSIZEØ   bØ     …Œpß delay_data_inß	 read_dataß std_logic_vectorß DSIZEØ   bØ     …–pß data_in_regß lb_data_outß std_logic_vectorß DSIZEØ   bØ     …—pß addr_regß std_logic_vectorß ASIZEØ   bØ     …“pß dm_regß std_logic_vectorß BWSIZEØ   bØ     …”pß rd_wr_n_regß addr_adv_ld_n_regß	 std_logic …÷)…Ÿß reset_t_ß RESET_N …⁄ß clktß clk …Ïß pipe_stage1ß
 pipe_stage…Ì+6…Óß ASIZEß ASIZE…Ôß DSIZEß DSIZE…ß BWSIZEß BWSIZE…Ò…Ú,6…Ûß clkß clkt…ˆß resetß reset_t…¯ß addrß addr…˘ß data_inß data_in…˙ß data_outß lb_data_out…˚ß rd_wr_nß rd_wr_n…¸ß addr_adv_ld_nß addr_adv_ld_n…˝ß dmß dm ˇ   ß addr_regß addr_reg…ß data_in_regß data_in_reg…ß data_out_regß data_out…ß rd_wr_n_regß rd_wr_n_reg…ß addr_adv_ld_n_regß addr_adv_ld_n_reg…ß dm_regß dm_reg… …
ß addr_ctrl_out1ß addr_ctrl_out…+6…ß ASIZEß ASIZE…ß BWSIZEß BWSIZE……,6…ß clkß clkt…ß resetß reset_t…ß lb_addrß addr_reg…ß ram_addrß SA…ß lb_rw_nß rd_wr_n_reg…ß ram_rw_nß RW_N…ß lb_adv_ld_nß addr_adv_ld_n_reg…ß ram_adv_ld_nß ADV_LD_N…ß lb_bwß dm_reg…ß ram_bw_nß BW_N… …!ß pipe_delay1ß
 pipe_delay…"+6…#ß FLOWTHROUGHß FLOWTHROUGH…$ß DSIZEß DSIZE…%ß BWSIZEß BWSIZE…&…',6…(ß clkß clkt…+ß resetß reset_t…-ß lb_rw_nß rd_wr_n_reg….ß
 delay_rw_nß
 delay_rw_n…0ß
 lb_data_inß data_in_reg…1ß delay_data_inß delay_data_in…3ß lb_data_outß lb_data_out…4ß ram_data_outß	 read_data…5 …9ß data_inout1ß
 data_inout…:+6…;ß DSIZEß DSIZE…<ß BWSIZEß BWSIZE…=…>,6…?ß clkß clkt…Bß resetß reset_t…Dß ctrl_in_rw_nß
 delay_rw_n…Eß data_inß delay_data_in…Fß dqß dq…Gß	 read_dataß	 read_data…H …M*ß RTL ™
V 000076 60 7 1463086243597 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1463086243538 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 16
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1451 1463086243538 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1463086243538
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 63 1 . 49
ASIZE 1 30 139 1 . 50
DSIZE 2 30 216 1 . 51
BWSIZE 3 30 293 1 . 52
clk 4 29 369 1 . 57
RESET_N 5 29 459 1 . 59
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 548 1 . 62
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 828 1 . 62
"-" 11 10 1082 0 . 0
~ANONYMOUS 12 24 1151 0 . 0
~ANONYMOUS 13 24 1204 0 . 0
ADDR 23 29 1259 1 . 62
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1333 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1615 1 . 63
DATA_IN 26 29 1870 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1945 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2227 1 . 64
DATA_OUT 29 29 2482 1 . 64
RD_WR_N 30 29 2558 1 . 65
ADDR_ADV_LD_N 31 29 2649 1 . 66
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2739 1 . 67
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3021 1 . 67
DM 34 29 3276 1 . 67
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3351 1 . 71
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3633 1 . 71
SA 37 29 3888 1 . 71
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3963 1 . 72
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4245 1 . 72
DQ 40 29 4500 1 . 72
RW_N 41 29 4576 1 . 73
ADV_LD_N 42 29 4669 1 . 74
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4761 1 . 75
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5043 1 . 75
BW_N 45 29 5298 1 . 75
#SPECIFICATION 
#END
I 000032 54 5373 0 zbt_ctrl_top
12
1
12
00000046
1
./src/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 60 225 1463086243691 ./src/PLL1.vhd*PLL1
Ver. 1.01
     …%&ß ieee …&'ß ieee	ß std_logic_1164	1 …(&ß	 altera_mf …)'ß	 altera_mf	ß altera_mf_components	1 …+2ß PLL1(…,,…-….ß inclk0uß	 STD_LOGIC¨0 …/ß c0vß	 STD_LOGIC …0ß lockedvß	 STD_LOGIC…1 …2*ß PLL1 ™
V 000053 60 7 1463086243691 ./src/PLL1.vhd*PLL1__opt
2I 000044 52 8625          1463086243834 SYN
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1463086243831 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
     …58ß SYN.ß pll1(…7pß	 sub_wire0ß STD_LOGIC_VECTORØ   bØ     …8pß	 sub_wire1ß	 STD_LOGIC …9pß	 sub_wire2ß	 STD_LOGIC …:pß sub_wire3_bvß
 BIT_VECTORØ    bØ     …;pß	 sub_wire3ß STD_LOGIC_VECTORØ    bØ     …<pß	 sub_wire4ß STD_LOGIC_VECTORØ   bØ     …=pß sub_wire5_bvß
 BIT_VECTORØ    bØ     …>pß	 sub_wire5ß STD_LOGIC_VECTORØ    bØ     …?pß	 sub_wire6ß	 STD_LOGIC …@pß	 sub_wire7ß STD_LOGIC_VECTORØ   bØ     …Apß	 sub_wire8ß STD_LOGIC_VECTORØ   bØ     …Eiß altpll…F+…Gß bandwidth_typeß STRING …Hß clk0_duty_cycleß NATURAL …Iß lpm_typeß STRING …Jß clk0_multiply_byß NATURAL …Kß lock_lowß NATURAL …Lß invalid_lock_multiplierß NATURAL …Mß inclk0_input_frequencyß NATURAL …Nß gate_lock_signalß STRING …Oß clk0_divide_byß NATURAL …Pß pll_typeß STRING …Qß valid_lock_multiplierß NATURAL …Rß clk0_time_delayß STRING …Sß spread_frequencyß NATURAL …Tß intended_device_familyß STRING …Uß operation_modeß STRING …Vß	 lock_highß NATURAL …Wß compensate_clockß STRING …Xß clk0_phase_shiftß STRING…Y …Z,…[ß clkenauß STD_LOGIC_VECTORØ   bØ     …\ß inclkuß STD_LOGIC_VECTORØ   bØ     …]ß	 extclkenauß STD_LOGIC_VECTORØ   bØ     …^ß lockedvß	 STD_LOGIC …_ß clkvß STD_LOGIC_VECTORØ   bØ    …` …a*i …c)…dß sub_wire3_bvØ    bØ    ≠   "0" …eß	 sub_wire3ß To_stdlogicvectorß sub_wire3_bv …fß sub_wire5_bvØ    bØ    ≠   "0" …gß	 sub_wire5_ß To_stdlogicvectorß sub_wire5_bv …hß	 sub_wire1ß	 sub_wire0Ø     …iß c0ß	 sub_wire1 …jß lockedß	 sub_wire2 …kß	 sub_wire4ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire5Ø    bØ     …lß	 sub_wire6ß inclk0 …mß	 sub_wire7ß	 sub_wire3Ø    bØ    !ß	 sub_wire6 …nß	 sub_wire8ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ     …pß altpll_componentß altpll…q+6…rß bandwidth_type≠   "AUTO"…sß clk0_duty_cycleØ2   …tß lpm_type≠   "altpll"…uß clk0_multiply_byØ   …vß lock_lowØ   …wß invalid_lock_multiplierØ   …xß inclk0_input_frequencyØ_v  …yß gate_lock_signal≠   "NO"…zß clk0_divide_byØ   …{ß pll_type≠
   "ENHANCED"…|ß valid_lock_multiplierØ   …}ß clk0_time_delay≠   "0"…~ß spread_frequencyØ    …ß intended_device_family≠	   "Stratix"…Äß operation_mode≠   "NORMAL"…Åß	 lock_highØ   …Çß compensate_clock≠   "CLK0"…Éß clk0_phase_shift≠   "300"…Ñ…Ö,6…Üß clkenaß	 sub_wire4…áß inclkß	 sub_wire7…àß	 extclkenaß	 sub_wire8…âß clkß	 sub_wire0…äß lockedß	 sub_wire2…ã …è*ß SYN ™
V 000060 60 7 1463086243831 ./src/PLL1.vhd*pll1|21+SYN__opt
2V 000035 11 123 1463086243692 pll1
E PLL1 VHDL
L IEEE;
U ieee.std_logic_1164;
P inclk0 _in std_logic = '0'
P c0 _out std_logic
P locked _out std_logic
X PLL1
V 000035 11 240 1463086243692 pll1
#VLB_VERSION 59
#INFO
PLL1
E 1463086243692
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
altera_mf
altera_mf_components all .
.
#OBJECTS
inclk0 0 29 55 1 . 46
c0 1 29 163 1 . 47
locked 2 29 253 1 . 48
#SPECIFICATION 
#END
V 000023 54 340 0 pll1
12
1
12
00000043
1
./src/PLL1.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
I 000044 52 1249          1463086250975 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1463086250972 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
     …F8ß RTL.ß addr_ctrl_out(…Jpß lb_bw_nß std_logic_vectorß BWSIZEØ   bØ     …M)…Oß lb_bw_n_ß lb_bw …T;ß clkß reset…U)…VBß reset¨1J…Wß ram_addr0¨0 …Xß ram_rw_n¨0 …Yß ram_adv_ld_n¨0 …Zß ram_bw_n0¨0 …[Kß rising_edgeß clkJ…]ß ram_addrß lb_addr …^ß ram_rw_nß lb_rw_n …_ß ram_adv_ld_nß lb_adv_ld_n …`ß ram_bw_nß lb_bw_n …b*B …c*; …g*ß RTL ™
V 000078 60 7 1463086250972 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 52 1324          1463086251099 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 1364 1463086251081 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
     …B8ß RTL.ß
 data_inout(…Fpß	 tri_r_n_wß std_logic_vectorß DSIZEØ   bØ     …Gpß
 write_dataß std_logic_vectorß DSIZEØ   bØ     …L)…Rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Sß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Tß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Uß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Vß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Wß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Xß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Yß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Zß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …[ß dqØ	   ß
 write_dataØ	   Pß	 tri_r_n_wØ	   ¨1L¨Z …\ß dqØ
   ß
 write_dataØ
   Pß	 tri_r_n_wØ
   ¨1L¨Z …]ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …^ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …_ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …`ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Üß	 read_dataß dq …ä;ß clkß reset…ã)…åBß reset¨1J…çß	 tri_r_n_w0¨0 …éß
 write_data0¨0 …èKß rising_edgeß clkJ…ëß	 tri_r_n_w_ß ctrl_in_rw_n …íß
 write_dataß data_in …î*B …ï*; …ú*ß RTL ™
V 000072 60 7 1463086251081 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000044 52 38            1463086251240 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 431 1463086251237 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
     …N8ß RTL.ß
 pipe_stage(…P)…T;ß clkß reset…U)…VBß reset¨1J…Wß addr_reg0¨0 …Xß data_in_reg0¨0 …Yß data_out_reg0¨0 …Zß rd_wr_n_reg¨0 …[ß addr_adv_ld_n_reg¨0 …\ß dm_reg0¨0 …]Kß rising_edgeß clkJ…_ß addr_regß addr …`ß data_in_regß data_in …aß data_out_regß data_out …bß rd_wr_n_regß rd_wr_n …cß addr_adv_ld_n_regß addr_adv_ld_n …dß dm_regß dm …f*B …g*; …j*ß RTL ™
V 000072 60 7 1463086251237 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000044 52 2168          1463086251428 rtl
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 1857 1463086251425 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
     …L8ß RTL.ß
 pipe_delay(…Opß	 rw_n_pipeß std_logic_vectorØ   bØ     …Qlß my_array(gØ   bØ    .ß std_logic_vectorß DSIZEØ   bØ     …Spß data_in_pipeß my_array …V)…Xß delay_data_inß data_in_pipeØ   ß FLOWTHROUGH …[;ß	 rw_n_pipeØ    ß	 rw_n_pipeØ   ß	 rw_n_pipeØ   …\)…^ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …_ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …`ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …aß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …bß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …cß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …dß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …eß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …fß
 delay_rw_nß DSIZEØ	   ß	 rw_n_pipeØ   ß FLOWTHROUGH …gß
 delay_rw_nß DSIZEØ
   ß	 rw_n_pipeØ   ß FLOWTHROUGH …hß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …iß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …jß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …kß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …lß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Ö*; …â;ß clkß reset…ä)…ãBß reset¨1J…åß	 rw_n_pipe0¨0 …çß data_in_pipeØ    0¨0 …éß data_in_pipeØ   0¨0 …èKß rising_edgeß clkJ…ëß	 rw_n_pipeØ    ß lb_rw_n …íß	 rw_n_pipeØ   bØ   ß	 rw_n_pipeØ   bØ     …îß data_in_pipeØ    ß
 lb_data_in …ïß data_in_pipeØ   ß data_in_pipeØ     …ó*B …ò*; …õ;ß clkß reset…ú)…ùBß reset¨1J…ûß lb_data_out0¨0 …üKß rising_edgeß clkJ…†Bß	 rw_n_pipeØ   ß FLOWTHROUGH¨1J…°ß lb_data_outß ram_data_out …¢*B …£*B …§*; …©*ß RTL ™
V 000072 60 7 1463086251425 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2I 000044 52 21585         1463086251584 rtl
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1463086251581 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
     …S8ß RTL.ß zbt_ctrl_top(…biß
 pipe_stage…d+…eß DSIZEß integerØ    …fß ASIZEß integerØ    …gß BWSIZEß integerØ   …h …j,…kß clkuß	 std_logic …nß resetuß	 std_logic …pß addruß std_logic_vectorß ASIZEØ   bØ     …qß data_inuß std_logic_vectorß DSIZEØ   bØ     …rß data_outuß std_logic_vectorß DSIZEØ   bØ     …sß rd_wr_nuß	 std_logic …tß addr_adv_ld_nuß	 std_logic …uß dmuß std_logic_vectorß BWSIZEØ   bØ     …wß addr_regvß std_logic_vectorß ASIZEØ   bØ     …xß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …yß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …zß rd_wr_n_regvß	 std_logic …{ß addr_adv_ld_n_regvß	 std_logic …|ß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …} …~*i …Åiß addr_ctrl_out…É+…Ñß ASIZEß integerØ    …Öß BWSIZEß integerØ   …Ü …à,…âß clkuß	 std_logic …åß resetuß	 std_logic …éß lb_addruß std_logic_vectorß ASIZEØ   bØ     …èß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …êß lb_rw_nuß	 std_logic …ëß ram_rw_nvß	 std_logic …íß lb_adv_ld_nuß	 std_logic …ìß ram_adv_ld_nvß	 std_logic …îß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …ïß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …ñ …ó*i …öiß
 pipe_delay…ú+…ùß FLOWTHROUGHß integerØ     …ûß DSIZEß integerØ    …üß BWSIZEß integerØ   …† …¢,…£ß clkuß	 std_logic …¶ß resetuß	 std_logic …®ß lb_rw_nuß	 std_logic …©ß
 delay_rw_nvß std_logic_vectorß DSIZEØ   bØ     …´ß
 lb_data_inuß std_logic_vectorß DSIZEØ   bØ     …¨ß delay_data_invß std_logic_vectorß DSIZEØ   bØ     …Æß lb_data_outvß std_logic_vectorß DSIZEØ   bØ     …Øß ram_data_outuß std_logic_vectorß DSIZEØ   bØ    …∞ …±*i …¥iß
 data_inout…∂+…∑ß DSIZEß integerØ    …∏ß BWSIZEß integerØ   …π …ª,…ºß clkuß	 std_logic …øß resetuß	 std_logic …¡ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …¬ß data_inuß std_logic_vectorß DSIZEØ   bØ     …√ß dqwß std_logic_vectorß DSIZEØ   bØ     …ƒß	 read_datavß std_logic_vectorß DSIZEØ   bØ    …≈ …∆*i …Àpß reset_tß	 std_logic …Ãpß clktß	 std_logic …Õpß
 delay_rw_nß std_logic_vectorß DSIZEØ   bØ     …Œpß delay_data_inß	 read_dataß std_logic_vectorß DSIZEØ   bØ     …–pß data_in_regß lb_data_outß std_logic_vectorß DSIZEØ   bØ     …—pß addr_regß std_logic_vectorß ASIZEØ   bØ     …“pß dm_regß std_logic_vectorß BWSIZEØ   bØ     …”pß rd_wr_n_regß addr_adv_ld_n_regß	 std_logic …÷)…Ÿß reset_t_ß RESET_N …⁄ß clktß clk …Ïß pipe_stage1ß
 pipe_stage…Ì+6…Óß ASIZEß ASIZE…Ôß DSIZEß DSIZE…ß BWSIZEß BWSIZE…Ò…Ú,6…Ûß clkß clkt…ˆß resetß reset_t…¯ß addrß addr…˘ß data_inß data_in…˙ß data_outß lb_data_out…˚ß rd_wr_nß rd_wr_n…¸ß addr_adv_ld_nß addr_adv_ld_n…˝ß dmß dm ˇ   ß addr_regß addr_reg…ß data_in_regß data_in_reg…ß data_out_regß data_out…ß rd_wr_n_regß rd_wr_n_reg…ß addr_adv_ld_n_regß addr_adv_ld_n_reg…ß dm_regß dm_reg… …
ß addr_ctrl_out1ß addr_ctrl_out…+6…ß ASIZEß ASIZE…ß BWSIZEß BWSIZE……,6…ß clkß clkt…ß resetß reset_t…ß lb_addrß addr_reg…ß ram_addrß SA…ß lb_rw_nß rd_wr_n_reg…ß ram_rw_nß RW_N…ß lb_adv_ld_nß addr_adv_ld_n_reg…ß ram_adv_ld_nß ADV_LD_N…ß lb_bwß dm_reg…ß ram_bw_nß BW_N… …!ß pipe_delay1ß
 pipe_delay…"+6…#ß FLOWTHROUGHß FLOWTHROUGH…$ß DSIZEß DSIZE…%ß BWSIZEß BWSIZE…&…',6…(ß clkß clkt…+ß resetß reset_t…-ß lb_rw_nß rd_wr_n_reg….ß
 delay_rw_nß
 delay_rw_n…0ß
 lb_data_inß data_in_reg…1ß delay_data_inß delay_data_in…3ß lb_data_outß lb_data_out…4ß ram_data_outß	 read_data…5 …9ß data_inout1ß
 data_inout…:+6…;ß DSIZEß DSIZE…<ß BWSIZEß BWSIZE…=…>,6…?ß clkß clkt…Bß resetß reset_t…Dß ctrl_in_rw_nß
 delay_rw_n…Eß data_inß delay_data_in…Fß dqß dq…Gß	 read_dataß	 read_data…H …M*ß RTL ™
V 000076 60 7 1463086251581 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000044 52 8625          1463086251834 syn
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1463086251831 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
     …58ß SYN.ß pll1(…7pß	 sub_wire0ß STD_LOGIC_VECTORØ   bØ     …8pß	 sub_wire1ß	 STD_LOGIC …9pß	 sub_wire2ß	 STD_LOGIC …:pß sub_wire3_bvß
 BIT_VECTORØ    bØ     …;pß	 sub_wire3ß STD_LOGIC_VECTORØ    bØ     …<pß	 sub_wire4ß STD_LOGIC_VECTORØ   bØ     …=pß sub_wire5_bvß
 BIT_VECTORØ    bØ     …>pß	 sub_wire5ß STD_LOGIC_VECTORØ    bØ     …?pß	 sub_wire6ß	 STD_LOGIC …@pß	 sub_wire7ß STD_LOGIC_VECTORØ   bØ     …Apß	 sub_wire8ß STD_LOGIC_VECTORØ   bØ     …Eiß altpll…F+…Gß bandwidth_typeß STRING …Hß clk0_duty_cycleß NATURAL …Iß lpm_typeß STRING …Jß clk0_multiply_byß NATURAL …Kß lock_lowß NATURAL …Lß invalid_lock_multiplierß NATURAL …Mß inclk0_input_frequencyß NATURAL …Nß gate_lock_signalß STRING …Oß clk0_divide_byß NATURAL …Pß pll_typeß STRING …Qß valid_lock_multiplierß NATURAL …Rß clk0_time_delayß STRING …Sß spread_frequencyß NATURAL …Tß intended_device_familyß STRING …Uß operation_modeß STRING …Vß	 lock_highß NATURAL …Wß compensate_clockß STRING …Xß clk0_phase_shiftß STRING…Y …Z,…[ß clkenauß STD_LOGIC_VECTORØ   bØ     …\ß inclkuß STD_LOGIC_VECTORØ   bØ     …]ß	 extclkenauß STD_LOGIC_VECTORØ   bØ     …^ß lockedvß	 STD_LOGIC …_ß clkvß STD_LOGIC_VECTORØ   bØ    …` …a*i …c)…dß sub_wire3_bvØ    bØ    ≠   "0" …eß	 sub_wire3ß To_stdlogicvectorß sub_wire3_bv …fß sub_wire5_bvØ    bØ    ≠   "0" …gß	 sub_wire5_ß To_stdlogicvectorß sub_wire5_bv …hß	 sub_wire1ß	 sub_wire0Ø     …iß c0ß	 sub_wire1 …jß lockedß	 sub_wire2 …kß	 sub_wire4ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire5Ø    bØ     …lß	 sub_wire6ß inclk0 …mß	 sub_wire7ß	 sub_wire3Ø    bØ    !ß	 sub_wire6 …nß	 sub_wire8ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ     …pß altpll_componentß altpll…q+6…rß bandwidth_type≠   "AUTO"…sß clk0_duty_cycleØ2   …tß lpm_type≠   "altpll"…uß clk0_multiply_byØ   …vß lock_lowØ   …wß invalid_lock_multiplierØ   …xß inclk0_input_frequencyØ_v  …yß gate_lock_signal≠   "NO"…zß clk0_divide_byØ   …{ß pll_type≠
   "ENHANCED"…|ß valid_lock_multiplierØ   …}ß clk0_time_delay≠   "0"…~ß spread_frequencyØ    …ß intended_device_family≠	   "Stratix"…Äß operation_mode≠   "NORMAL"…Åß	 lock_highØ   …Çß compensate_clock≠   "CLK0"…Éß clk0_phase_shift≠   "300"…Ñ…Ö,6…Üß clkenaß	 sub_wire4…áß inclkß	 sub_wire7…àß	 extclkenaß	 sub_wire8…âß clkß	 sub_wire0…äß lockedß	 sub_wire2…ã …è*ß SYN ™
V 000060 60 7 1463086251831 ./src/PLL1.vhd*pll1|21+SYN__opt
2V 000066 60 1161 1463086260671 ./src/work/gen_utils.vhd*gen_utils
Ver. 1.01
     …&ß IEEE 'ß IEEE	ß std_Logic_1164	1 …'ß IEEE	ß VITAL_primitives	1 …'ß IEEE	ß VITAL_timing	1 …7ß	 gen_utils(…kß STD_wired_and_rmapß VitalResultMapType¨U¨X¨0¨Z …%kß diff_rec_tabß VitalStateTableType…*¨X¨-¨-¨X…+¨-¨X¨-¨X…,¨1¨-¨X¨1…-¨0¨-¨X¨0….¨/¨0¨0¨1…/¨1¨\¨0¨1…0¨\¨1¨1¨0…1¨0¨/¨1¨0…2¨-¨-¨-¨S…3 …9kß	 UnitDelayß VitalDelayTypeØ   ß ns …:kß UnitDelay01ß VitalDelayType01Ø   ß nsØ   ß ns …;kß UnitDelay01Zß VitalDelayType01Z0Ø   ß ns …<kß UnitDelay01ZXß VitalDelayType01ZX0Ø   ß ns …>kß DefaultInstancePathß STRING≠   "*" …?kß DefaultTimingChecksß BOOLEANß FALSE …@kß DefaultTimingModelß STRING≠   "UNIT" …Akß
 DefaultXonß BOOLEANß TRUE …Bkß DefaultMsgOnß BOOLEANß TRUE …Ekß DefaultXGenerationß BOOLEANß TRUE …J{ß	 GenParity…Kß Datauß std_logic_vector …Lß ODDEVENuß	 std_logic …Mß SIZEuß POSITIVE…NVß std_logic_vector …S{ß CheckParity…Tß Datauß std_logic_vector …Uß ODDEVENuß	 std_logic …Vß SIZEuß POSITIVE…WVß	 std_logic …\{ß To_UXLHZß sß
 std_ulogicVß
 std_ulogic …^*ß	 gen_utils ™
V 000068 60 7 1463086260671 ./src/work/gen_utils.vhd*gen_utils__opt
2V 000078 60 1240 1463086260750 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils
Ver. 1.01
     …`7Cß	 gen_utils(…b{ß
 XOR_REDUCEß ARGß std_logic_vectorVß UX01(…dsß resultß	 std_logic …e)…fß result¨0 …g/ß iuß ARG`Q…hß resultß resultYß ARGß i …i*Q …jVß result …k* …o{ß	 GenParity…pß Datauß std_logic_vector …qß ODDEVENuß	 std_logic …rß SIZEuß POSITIVE…sVß std_logic_vector…t(…usß iß NATURAL …vsß resultß std_logic_vectorß Dataß LengthØ   bØ     …w)…xß iØ     …ySß iß SIZEQ…zß resultß iØ   bß iß Dataß iØ   bß i …{ß resultß iØ   ß
 XOR_REDUCEß Dataß iØ   bß iYß ODDEVEN …|ß iß iØ	    …}*Q …~Vß result …*ß	 GenParity …Ñ{ß CheckParity…Öß Datauß std_logic_vector …Üß ODDEVENuß	 std_logic …áß SIZEuß POSITIVE…àVß	 std_logic…â(…äsß iß NATURAL …ãsß resultß	 std_logic …å)…çß iØ     ß result¨1 …éSß iß SIZEQ…èß resultß resultW…ê_ß
 XOR_REDUCEß Dataß iØ   bß iYß ODDEVEN …ëß iß iØ	    …í*Q …ìVß result …î*ß CheckParity …ôlß logic_UXLHZ_table(gß
 std_ulogicß LOWaß
 std_ulogicß HIGH.…öß
 std_ulogic …¶kß cvt_to_UXLHZß logic_UXLHZ_table…ß¨U…®¨X…©¨L…™¨H…´¨Z…¨¨W…≠¨L…Æ¨H…Ø¨-…∞ …µ{ß To_UXLHZß sß
 std_ulogicVß
 std_ulogic(…∂)…∑Vß cvt_to_UXLHZß s …∏* …∫*ß	 gen_utils ™
V 000080 60 7 1463086260750 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils__opt
2V 000038 3 30 1463086260672 gen_utils
TD gen_utils VHDL
X gen_utils
V 000040 3 1038 1463086260672 gen_utils
#VLB_VERSION 59
#INFO
gen_utils
P 1463086260672
27
#ACCESS
std
.
ieee
vital_timing all .
vital_primitives all .
std_logic_1164 all .
.
#OBJECTS
STD_wired_and_rmap 0 1 64 1 . 31
~VitalStateTableType~15 1 5 356 1 . 37
diff_rec_tab 2 1 505 1 . 37
UnitDelay 3 1 2379 1 . 57
UnitDelay01 4 1 2488 1 . 58
UnitDelay01Z 5 1 2758 1 . 59
UnitDelay01ZX 6 1 3005 1 . 60
~STRING~15 7 5 3252 1 . 62
~POSITIVE~range~1~to~1~15 8 5 3426 1 . 62
DefaultInstancePath 9 1 3575 1 . 62
DefaultTimingChecks 10 1 3655 1 . 63
~STRING~151 11 5 3728 1 . 64
~POSITIVE~range~1~to~4~15 12 5 3904 1 . 64
DefaultTimingModel 13 1 4055 1 . 64
DefaultXon 14 1 4140 1 . 65
DefaultMsgOn 15 1 4212 1 . 66
DefaultXGeneration 16 1 4286 1 . 69
GenParity 17 10 4361 1 . 74 0 0 0 0
Data 18 24 4433 0 . 75
ODDEVEN 19 24 4492 0 . 76
SIZE 20 24 4578 0 . 77
CheckParity 21 10 4654 1 . 83 0 0 0 0
Data 22 24 4753 0 . 84
ODDEVEN 23 24 4812 0 . 85
SIZE 24 24 4898 0 . 86
To_UXLHZ 25 10 4974 1 . 92 0 0 0 0
s 26 24 5046 0 . 92
#SPECIFICATION 
#END
V 000029 54 5104 0 gen_utils
15
1
15
00000026
1
./src/work/gen_utils.vhd
0
0 0 0 0 0 0
1
1
1
0
1
15 ~ ~ 0 0
0
0
1
15 ieee vital_timing 39 17
1
1
1
87
1
4
88
1
1
145
69
0
85
0
0
0
88
1
1
145
69
0
88
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
90
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
69
0
85
0
0
1
0
0
1
145
69
0
49
0
0
0
1
15 ieee std_logic_1164 8 6
0
0
0
1
5
512
5
15 ~ ~ 1 0
0
5
1
5
1
15 ieee vital_primitives 3 3
1
1
5
3 0 2147483647
1
1
5
3 0 2147483647
0
1
15 ieee vital_primitives 1 1
10
3072 0
0
0
1
1
0
1
15 ~ ~ 2 1
1
0
1
15 ~ ~ 1 0
0
15 ieee vital_primitives 3 3
1
1
87
1
9
88
1
1
87
1
4
88
1
1
145
69
0
88
0
0
0
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
88
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
88
0
0
0
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
88
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
88
0
0
0
88
1
1
145
69
0
49
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
88
0
0
0
88
1
1
145
69
0
48
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
47
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
92
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
92
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
47
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
88
1
1
87
1
4
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
45
0
0
0
88
1
1
145
69
0
83
0
0
0
1
3
1
1
0
0
0
1
1
0
4613937818241073152
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
1
3
1
1
0
0
0
1
1
0
4620693217682128896
0
0
0
0
1
15 STD STANDARD 88 8
0
0
0
1
1
0
1
15 ~ ~ 3 2
2
0
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
1
1
145
147
0
0
1
1
ns
1
1
0
0
0
0
1
1
0
1
15 ~ ~ 4 3
3
0
1
15 ieee vital_timing 15 3
1
1
1
87
1
2
88
1
1
145
147
0
0
1
1
ns
1
1
0
0
0
0
88
1
1
145
147
0
0
1
1
ns
1
1
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4607182418800017408
0
1
0
0
1
145
69
1
tr01
0
0
1
0
0
1
145
69
1
tr10
0
0
0
1
15 ieee vital_timing 14 2
0
0
0
1
1
0
1
15 ~ ~ 5 4
4
0
1
15 ieee vital_timing 17 5
1
1
1
87
1
1
88
1
1
145
147
0
0
1
1
ns
1
1
0
0
0
1
1
1
90
0
0
0
1
1
1
1
1
0
0
0
1
1
0
4617315517961601024
0
1
0
0
1
145
69
1
tr01
0
0
1
0
0
1
145
69
1
trz0
0
0
0
1
15 ieee vital_timing 16 4
0
0
0
1
1
0
1
15 ~ ~ 6 5
5
0
1
15 ieee vital_timing 19 7
1
1
1
87
1
1
88
1
1
145
147
0
0
1
1
ns
1
1
0
0
0
1
1
1
90
0
0
0
1
1
1
1
1
0
0
0
1
1
0
4622382067542392832
0
1
0
0
1
145
69
1
tr01
0
0
1
0
0
1
145
69
1
trzx
0
0
0
1
15 ieee vital_timing 18 6
0
0
0
1
5
512
5
15 ~ ~ 7 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4607182418800017408
0
0
0
0
1
15 ~ ~ 8 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4607182418800017408
0
0
0
0
1
15 ~ ~ 8 0
805371389 0
0
0
1
1
0
1
15 ~ ~ 9 6
6
0
1
15 ~ ~ 7 1
0
15 STD STANDARD 90 10
1
1
145
1
"*"
0
0
0
1
1
0
1
15 ~ ~ 10 7
7
0
1
15 STD STANDARD 0 0
1
1
1
145
69
1
FALSE
0
0
0
1
5
512
5
15 ~ ~ 11 2
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4616189618054758400
0
0
0
0
1
15 ~ ~ 12 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 12 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4616189618054758400
0
0
0
0
1
15 ~ ~ 12 0
805371389 0
0
0
1
1
0
1
15 ~ ~ 13 8
8
0
1
15 ~ ~ 11 2
0
15 STD STANDARD 90 10
1
1
145
1
"UNIT"
0
0
0
1
1
0
1
15 ~ ~ 14 9
9
0
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
0
1
1
0
1
15 ~ ~ 15 10
10
0
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
0
1
1
0
1
15 ~ ~ 16 11
11
0
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
0
1
10
0
10
15 ~ ~ 17 0
0
0
0
3
0
0
20
0
1
15 ieee std_logic_1164 5 3
1
1
1
24
0
24
15 ~ ~ 18 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
1
24
0
24
15 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
24
0
24
15 ~ ~ 20 0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
0
0
1
10
0
10
15 ~ ~ 21 1
1
0
0
3
0
0
24
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
24
0
24
15 ~ ~ 22 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
1
24
0
24
15 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
24
0
24
15 ~ ~ 24 0
0
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
0
0
0
1
10
0
10
15 ~ ~ 25 2
2
0
0
1
0
0
26
0
1
15 ieee std_logic_1164 0 0
1
1
1
24
0
24
15 ~ ~ 26 0
0
1
15 ieee std_logic_1164 0 0
1
0
0
0
0
V 000070 60 2505 1463086260843 ./src/work/conversions.vhd*conversions
Ver. 1.01
     …&ß IEEE 'ß IEEE	ß std_logic_1164	1 …77ß conversions(…ïlß justify_side(ß leftß right …ñlß b_spec(ß noß yes …ô{ß
 to_bin_strß xß std_logic_vector …öß rtn_lenß naturalØ     …õß justifyß justify_sideß right …úß basespecß b_specß yes…ùVß string …†{ß
 to_bin_strß xß	 std_logic …°ß rtn_lenß naturalØ     …¢ß justifyß justify_sideß right …£ß basespecß b_specß yes…§Vß string …ß{ß
 to_bin_strß xß natural …®ß rtn_lenß naturalØ     …©ß justifyß justify_sideß right …™ß basespecß b_specß yes…´Vß string …Ø{ß
 to_hex_strß xß std_logic_vector …∞ß rtn_lenß naturalØ     …±ß justifyß justify_sideß right …≤ß basespecß b_specß yes…≥Vß string …∂{ß
 to_hex_strß xß natural …∑ß rtn_lenß naturalØ     …∏ß justifyß justify_sideß right …πß basespecß b_specß yes…∫Vß string …æ{ß
 to_oct_strß xß std_logic_vector …øß rtn_lenß naturalØ     …¿ß justifyß justify_sideß right …¡ß basespecß b_specß yes…¬Vß string …≈{ß
 to_oct_strß xß natural …∆ß rtn_lenß naturalØ     …«ß justifyß justify_sideß right …»ß basespecß b_specß yes……Vß string …Õ{ß
 to_int_strß xß natural …Œß rtn_lenß naturalØ     …œß justifyß justify_sideß right …–ß basespecß b_specß yes…—Vß string …’{ß
 to_int_strß xß std_logic_vector …÷ß rtn_lenß naturalØ     …◊ß justifyß justify_sideß right …ÿß basespecß b_specß yes…ŸVß string …‹{ß to_time_strß xß time…›Vß string …‡{ß fillß	 fill_charß	 character¨* …·ß rtn_lenß integerØ   …‚Vß string …Ï{ß to_natß xß std_logic_vector…ÌVß natural …{ß to_natß xß	 std_logic…ÒVß natural …Ù{ß to_natß xß time…ıVß natural …¯{ß hß xß string …˘ß rtn_lenß positive`Ø   aØ    Ø    …˙Vß std_logic_vector     {ß dß xß string …ß rtn_lenß positive`Ø   aØ    Ø    …Vß std_logic_vector …{ß oß xß string …	ß rtn_lenß positive`Ø   aØ    Ø    …
Vß std_logic_vector …{ß bß xß string …ß rtn_lenß positive`Ø   aØ    Ø    …Vß std_logic_vector …{ß hß xß string…Vß natural …{ß dß xß string…Vß natural …"{ß oß xß string…#Vß natural …'{ß bß xß string…(Vß natural …,{ß to_slvß xß natural …-ß rtn_lenß positive`Ø   aØ    Ø    ….Vß std_logic_vector …3{ß to_slß xß natural…4Vß	 std_logic …7{ß to_timeß xß natural…8Vß time …<{ß to_intß xß std_logic_vector…=Vß integer …?*ß conversions ™
V 000072 60 7 1463086260843 ./src/work/conversions.vhd*conversions__opt
2V 000085 60 17886 1463086260906 ./src/work/conversions.vhd*conversions|4+conversions
Ver. 1.01
    …D7Cß conversions(…Glß basetype(ß binaryß octalß decimalß hex …I{ß maxß xß yß integerVß integer(…J)…KBß xß yJVß x LVß y *B …L*ß max …N{ß minß xß yß integerVß integer(…O)…PBß xß yJVß x LVß y *B …Q*ß min …]{ß
 nextmultofß xß positive …^ß sizeß positiveVß positive(…_)…`Nß x\ß size(…aPØ    Vß sizeß xß size …bP0Vß sizeß xß sizeØ    …c*N …d*ß
 nextmultof …f{ß rtn_baseß baseß basetypeVß	 character(…g)…hNß base(…iPß binaryV¨b …jPß octalV¨o …kPß decimalV¨d …lPß hexV¨h …m*N …n*ß rtn_base …p{ß formatß rß string …qß baseß basetype …rß rtn_lenß natural …sß justifyß justify_side …tß basespecß b_specVß string(…usß int_rtn_lenß integer …v)…wBß basespecß yesJ…xß int_rtn_lenß rtn_lenØ    …yL…zß int_rtn_lenß rtn_len …{*B …|Bß int_rtn_lenß rß lengthJ…}Nß basespec(…~Pß noVß r …Pß yesVß rtn_baseß base!¨"!ß r!¨" …Ä*N …ÅL…ÇNß justify(…ÉPß left…ÑNß basespec(…ÖPß no…ÜVß r!ß fill¨ ß int_rtn_lenß rß length …áPß yes…àVß rtn_baseß base!¨"!ß r!¨"!…âß fill¨ ß int_rtn_lenß rß length …ä*N …ãPß right…åNß basespec(…çPß no…éVß fill¨ ß int_rtn_lenß rß length!ß r …èPß yes…êVß fill¨ ß int_rtn_lenß rß length!…ëß rtn_baseß base!¨"!ß r!¨" …í*N …ì*N …î*B …ï*ß format …ò{ß	 cnvt_baseß xß string …ôß inbaseß natural`Ø   aØ   Vß natural(…úsß rß tß naturalØ     …ùsß placeß positiveØ    …û)…ü/ß iuß xß reverse_rangeQ…†Nß xß i(…°P¨0ß tØ     …¢P¨1ß tØ    …£P¨2ß tØ    …§P¨3ß tØ    …•P¨4ß tØ    …¶P¨5ß tØ    …ßP¨6ß tØ    …®P¨7ß tØ    …©P¨8ß tØ    …™P¨9ß tØ	    …´P¨a¨Aß tØ
    …¨P¨b¨Bß tØ    …≠P¨c¨Cß tØ    …ÆP¨d¨Dß tØ    …ØP¨e¨Eß tØ    …∞P¨f¨Fß tØ    …±P¨_ß tØ     …≤ß placeß placeß inbase …≥P0…¥Gß false…µHß lf!…∂≠0   "CNVT_BASE found input value larger than base: "!ß lf!…∑≠   "Input value: "!ß xß i!…∏≠	   " Base: "!ß
 to_int_strß inbase!ß lf!…π≠   "converting input to integer 0"…∫Iß warning …ªVØ     …º*N …ΩBß tß inbaseØ   J…æGß false…øHß lf!…¿≠0   "CNVT_BASE found input value larger than base: "!ß lf!…¡≠   "Input value: "!ß xß i!…¬≠	   " Base: "!ß
 to_int_strß inbase!ß lf!…√≠   "converting input to integer 0"…ƒIß warning …≈VØ     …∆L…«ß rß rß tß place …»ß placeß placeß inbase ……*B … *Q …ÀVß r …Ã*ß	 cnvt_base …Œ{ß extendß xß	 std_logic …œß lenß positiveVß std_logic_vector(…–sß vß std_logic_vectorØ   aß len0ß x …—)…“Vß v …”*ß extend …ÿ{ß
 to_bin_strß xß std_logic_vector …Ÿß rtn_lenß naturalØ     …⁄ß justifyß justify_sideß right …€ß basespecß b_specß yesVß string(…›sß intß std_logic_vectorØ   aß xß lengthß x …ﬁsß rß stringØ   aß xß length0¨$ …ﬂ)…‡/ß iuß int`Q…·ß rß iaß iß
 to_bin_strß intß iß basespecß no …‚*Q …„Vß formatß rß binaryß rtn_lenß justifyß basespec …‰*ß
 to_bin_str …Ê{ß
 to_bin_strß xß	 std_logic …Áß rtn_lenß naturalØ     …Ëß justifyß justify_sideß right …Èß basespecß b_specß yesVß string(…Ísß rß stringØ   aØ    …Î)…ÏNß x(…ÌP¨0ß rØ   ¨0 …ÓP¨1ß rØ   ¨1 …ÔP¨Uß rØ   ¨U …P¨Xß rØ   ¨X …ÒP¨Zß rØ   ¨Z …ÚP¨Wß rØ   ¨W …ÛP¨Hß rØ   ¨H …ÙP¨Lß rØ   ¨L …ıP¨-ß rØ   ¨- …ˆ*N …˜Vß formatß rß binaryß rtn_lenß justifyß basespec …¯*ß
 to_bin_str …˙{ß
 to_bin_strß xß natural …˚ß rtn_lenß naturalØ     …¸ß justifyß justify_sideß right …˝ß basespecß b_specß yesVß string(…˛sß intß naturalß x  ˇ  sß ptrß positive`Ø   aØ    Ø     …sß rß stringØ   aØ    0¨$ …)…Bß intØ    J…Vß format≠   "0"ß binaryß rtn_lenß justifyß basespec …*B …Sß intØ    Q…Nß int]Ø   (…	PØ    ß rß ptr¨0 …
PØ   ß rß ptr¨1 …P0…Gß falseHß lf!≠   "TO_BIN_STR, shouldn't happen"…Iß failure …V≠   "$" …@ …*N …ß intß intØ    …ß ptrß ptrØ    …*Q …Vß formatß rß ptrØ   aØ    ß binaryß rtn_lenß justifyß basespec …*ß
 to_bin_str …{ß
 to_hex_strß xß std_logic_vector …ß rtn_lenß naturalØ     …ß justifyß justify_sideß right …ß basespecß b_specß yesVß string(…sß nxtß positiveß
 nextmultofß xß lengthØ    …sß intß std_logic_vectorØ   aß nxt0¨0 …sß ptrß positive`Ø   aß nxtØ   Ø   Ø    …sß rß stringØ   aß nxtØ   0¨$ … oß slv4(ß std_logic_vectorØ   aØ    …!)…"ß intß nxtß xß lengthØ   aß nxtß x …#Bß nxtß xß lengthØ    Wß xß xß left¨1J…$ß intØ   aß nxtß xß lengthß extendß xß xß leftß nxtß xß length …%*B …&/ß iuß int`Q…'UPß i]Ø   Ø    …(Nß slv4ß intß iaß iØ   (…)P≠   "0000"ß rß ptr¨0 …*P≠   "0001"ß rß ptr¨1 …+P≠   "0010"ß rß ptr¨2 …,P≠   "0011"ß rß ptr¨3 …-P≠   "0100"ß rß ptr¨4 ….P≠   "0101"ß rß ptr¨5 …/P≠   "0110"ß rß ptr¨6 …0P≠   "0111"ß rß ptr¨7 …1P≠   "1000"ß rß ptr¨8 …2P≠   "1001"ß rß ptr¨9 …3P≠   "1010"ß rß ptr¨A …4P≠   "1011"ß rß ptr¨B …5P≠   "1100"ß rß ptr¨C …6P≠   "1101"ß rß ptr¨D …7P≠   "1110"ß rß ptr¨E …8P≠   "1111"ß rß ptr¨F …9P≠   "ZZZZ"ß rß ptr¨Z …:P≠   "WWWW"ß rß ptr¨W …;P≠   "LLLL"ß rß ptr¨L …<P≠   "HHHH"ß rß ptr¨H …=P≠   "UUUU"ß rß ptr¨U …>P≠   "XXXX"ß rß ptr¨X …?P≠   "----"ß rß ptr¨- …@P0…AGß false…BHß lf!…C≠"   "TO_HEX_STR found illegal value: "!…Dß
 to_bin_strß intß iaß iØ   !ß lf!…E≠   "converting input to '-'"…FIß warning …Gß rß ptr¨- …H*N …Iß ptrß ptrØ    …J*Q …KVß formatß rß hexß rtn_lenß justifyß basespec …L*ß
 to_hex_str …N{ß
 to_hex_strß xß natural …Oß rtn_lenß naturalØ     …Pß justifyß justify_sideß right …Qß basespecß b_specß yesVß string(…Rsß intß naturalß x …Ssß ptrß positive`Ø   aØ   Ø    …Tsß rß stringØ   aØ   0¨$ …U)…VBß xØ    JVß format≠   "0"ß hexß rtn_lenß justifyß basespec *B …WSß intØ    Q…XNß int]Ø   (…YPØ    ß rß ptr¨0 …ZPØ   ß rß ptr¨1 …[PØ   ß rß ptr¨2 …\PØ   ß rß ptr¨3 …]PØ   ß rß ptr¨4 …^PØ   ß rß ptr¨5 …_PØ   ß rß ptr¨6 …`PØ   ß rß ptr¨7 …aPØ   ß rß ptr¨8 …bPØ	   ß rß ptr¨9 …cPØ
   ß rß ptr¨A …dPØ   ß rß ptr¨B …ePØ   ß rß ptr¨C …fPØ   ß rß ptr¨D …gPØ   ß rß ptr¨E …hPØ   ß rß ptr¨F …iP0…jGß falseHß lf!≠   "TO_HEX_STR, shouldn't happen"…kIß failure …lV≠   "$" …m*N …nß intß intØ    …oß ptrß ptrØ    …p*Q …qVß formatß rß ptrØ   aØ   ß hexß rtn_lenß justifyß basespec …r*ß
 to_hex_str …t{ß
 to_oct_strß xß std_logic_vector …uß rtn_lenß naturalØ     …vß justifyß justify_sideß right …wß basespecß b_specß yesVß string(…ysß nxtß positiveß
 nextmultofß xß lengthØ    …zsß intß std_logic_vectorØ   aß nxt0¨0 …{sß ptrß positive`Ø   aß nxtØ   Ø   Ø    …|sß rß stringØ   aß nxtØ   0¨$ …}oß slv3(ß std_logic_vectorØ   aØ    …~)…ß intß nxtß xß lengthØ   aß nxtß x …ÄBß nxtß xß lengthØ    Wß xß xß left¨1J…Åß intØ   aß nxtß xß lengthß extendß xß xß leftß nxtß xß length …Ç*B …É/ß iuß int`Q…ÑUPß i]Ø   Ø    …ÖNß slv3ß intß iaß iØ   (…ÜP≠   "000"ß rß ptr¨0 …áP≠   "001"ß rß ptr¨1 …àP≠   "010"ß rß ptr¨2 …âP≠   "011"ß rß ptr¨3 …äP≠   "100"ß rß ptr¨4 …ãP≠   "101"ß rß ptr¨5 …åP≠   "110"ß rß ptr¨6 …çP≠   "111"ß rß ptr¨7 …éP≠   "ZZZ"ß rß ptr¨Z …èP≠   "WWW"ß rß ptr¨W …êP≠   "LLL"ß rß ptr¨L …ëP≠   "HHH"ß rß ptr¨H …íP≠   "UUU"ß rß ptr¨U …ìP≠   "XXX"ß rß ptr¨X …îP≠   "---"ß rß ptr¨- …ïP0…ñGß false…óHß lf!…ò≠"   "TO_OCT_STR found illegal value: "!…ôß
 to_bin_strß intß iaß iØ   !ß lf!…ö≠   "converting input to '-'"…õIß warning …úß rß ptr¨- …ù*N …ûß ptrß ptrØ    …ü*Q …†Vß formatß rß octalß rtn_lenß justifyß basespec …°*ß
 to_oct_str …£{ß
 to_oct_strß xß natural …§ß rtn_lenß naturalØ     …•ß justifyß justify_sideß right …¶ß basespecß b_specß yesVß string(…ßsß intß naturalß x …®sß ptrß positive`Ø   aØ   Ø    …©sß rß stringØ   aØ   0¨$ …™)…´Bß xØ    JVß format≠   "0"ß octalß rtn_lenß justifyß basespec *B …¨Sß intØ    Q…≠Nß int]Ø   (…ÆPØ    ß rß ptr¨0 …ØPØ   ß rß ptr¨1 …∞PØ   ß rß ptr¨2 …±PØ   ß rß ptr¨3 …≤PØ   ß rß ptr¨4 …≥PØ   ß rß ptr¨5 …¥PØ   ß rß ptr¨6 …µPØ   ß rß ptr¨7 …∂P0…∑Gß falseHß lf!≠   "TO_OCT_STR, shouldn't happen"…∏Iß failure …πV≠   "$" …∫*N …ªß intß intØ    …ºß ptrß ptrØ    …Ω*Q …æVß formatß rß ptrØ   aØ   ß octalß rtn_lenß justifyß basespec …ø*ß
 to_oct_str …¡{ß
 to_int_strß xß natural …¬ß rtn_lenß naturalØ     …√ß justifyß justify_sideß right …ƒß basespecß b_specß yesVß string(…≈sß intß naturalß x …∆sß ptrß positive`Ø   aØ    Ø     …«sß rß stringØ   aØ    0¨$ …»)……Bß xØ    JVß format≠   "0"ß hexß rtn_lenß justifyß basespec … L…ÀSß intØ    Q…ÃNß int]Ø
   (…ÕPØ    ß rß ptr¨0 …ŒPØ   ß rß ptr¨1 …œPØ   ß rß ptr¨2 …–PØ   ß rß ptr¨3 …—PØ   ß rß ptr¨4 …“PØ   ß rß ptr¨5 …”PØ   ß rß ptr¨6 …‘PØ   ß rß ptr¨7 …’PØ   ß rß ptr¨8 …÷PØ	   ß rß ptr¨9 …◊P0…ÿGß falseHß lf!≠   "TO_INT_STR, shouldn't happen"…ŸIß failure …⁄V≠   "$" …€*N …‹ß intß intØ
    …›ß ptrß ptrØ    …ﬁ*Q …ﬂVß formatß rß ptrØ   aØ    ß decimalß rtn_lenß justifyß basespec …‡*B …·*ß
 to_int_str …„{ß
 to_int_strß xß std_logic_vector …‰ß rtn_lenß naturalØ     …Âß justifyß justify_sideß right …Êß basespecß b_specß yes…ÁVß string(…Ë)…ÈVß
 to_int_strß to_natß xß rtn_lenß justifyß basespec …Í*ß
 to_int_str …Ì{ß to_time_strß xß time…ÓVß string(…Ô)…Vß
 to_int_strß to_natß xß basespecß no!≠   " ns" …Ò*ß to_time_str …Û{ß fillß	 fill_charß	 character¨* …Ùß rtn_lenß integerØ   …ıVß string(…ˆsß rß stringØ   aß maxß rtn_lenØ   0ß	 fill_char …˜sß lenß integer …¯)…˘Bß rtn_lenØ   J…˙ß lenØ    …˚L…¸ß lenß rtn_len …˝*B …˛Vß rØ   aß len  ˛  *ß fill …{ß to_natß xß std_logic_vectorVß natural(…sß tß std_logic_vectorØ   aß xß lengthß x …sß intß std_logic_vectorØ   aØ   0¨0 …sß rß naturalØ     …sß placeß positiveØ    …	)…
Bß xß lengthØ    J…ß intß maxØ    ß xß lengthØ   aØ   ß tØ   aß xß length …L…ß intØ   aØ   ß tß xß lengthØ   aß xß length …*B …/ß iuß intß reverse_rangeQ…Nß intß i(…P¨1¨Hß rß rß place …P¨0¨L@ …P0…Gß false…Hß lf!…≠   "TO_NAT found illegal value: "!ß
 to_bin_strß intß i!ß lf!…≠   "converting input to integer 0"…Iß warning …VØ     …*N …TPß iØ    …ß placeß placeØ    …*Q …Vß r …*ß to_nat …!{ß to_natß xß	 std_logic…"Vß natural(…#)…$Nß x(…%P¨0VØ     …&P¨1VØ    …'P0…(Gß false…)Hß lf!…*≠   "TO_NAT found illegal value: "!ß
 to_bin_strß x!ß lf!…+≠   "converting input to integer 0"…,Iß warning …-VØ     ….*N …/*ß to_nat …1{ß to_natß xß time…2Vß natural(…3)…4Vß xØ   ß ns …5*ß to_nat …7{ß hß xß string …8ß rtn_lenß positive`Ø   aØ    Ø    …9Vß std_logic_vector(…>sß intß stringØ   aß xß lengthß x …?sß sizeß positiveß maxß xß lengthØ   ß rtn_len …@sß ptrß integer`Ø   aß sizeß size …Asß rß std_logic_vectorØ   aß size0¨0 …B)…C/ß iuß intß reverse_rangeQ…DNß intß i(…EP¨0ß rß ptrØ   aß ptr≠   "0000" …FP¨1ß rß ptrØ   aß ptr≠   "0001" …GP¨2ß rß ptrØ   aß ptr≠   "0010" …HP¨3ß rß ptrØ   aß ptr≠   "0011" …IP¨4ß rß ptrØ   aß ptr≠   "0100" …JP¨5ß rß ptrØ   aß ptr≠   "0101" …KP¨6ß rß ptrØ   aß ptr≠   "0110" …LP¨7ß rß ptrØ   aß ptr≠   "0111" …MP¨8ß rß ptrØ   aß ptr≠   "1000" …NP¨9ß rß ptrØ   aß ptr≠   "1001" …OP¨a¨Aß rß ptrØ   aß ptr≠   "1010" …PP¨b¨Bß rß ptrØ   aß ptr≠   "1011" …QP¨c¨Cß rß ptrØ   aß ptr≠   "1100" …RP¨d¨Dß rß ptrØ   aß ptr≠   "1101" …SP¨e¨Eß rß ptrØ   aß ptr≠   "1110" …TP¨f¨Fß rß ptrØ   aß ptr≠   "1111" …UP¨Uß rß ptrØ   aß ptr≠   "UUUU" …VP¨Xß rß ptrØ   aß ptr≠   "XXXX" …WP¨Zß rß ptrØ   aß ptr≠   "ZZZZ" …XP¨Wß rß ptrØ   aß ptr≠   "WWWW" …YP¨Hß rß ptrØ   aß ptr≠   "HHHH" …ZP¨Lß rß ptrØ   aß ptr≠   "LLLL" …[P¨-ß rß ptrØ   aß ptr≠   "----" …\P¨_ß ptrß ptrØ    …]P0…^Gß false…_Hß lf!…`≠.   "O conversion found illegal input character: "!…aß intß i!ß lf!≠    "converting character to '----'"…bIß warning …cß rß ptrØ   aß ptr≠   "----" …d*N …eß ptrß ptrØ    …f*Q …gVß rß sizeß rtn_lenØ   aß size …h*ß h …j{ß dß xß string …kß rtn_lenß positive`Ø   aØ    Ø    …lVß std_logic_vector(…p)…qVß to_slvß	 cnvt_baseß xØ
   ß rtn_len …r*ß d …t{ß oß xß string …uß rtn_lenß positive`Ø   aØ    Ø    …vVß std_logic_vector(…zsß intß stringØ   aß xß lengthß x …{sß sizeß positiveß maxß xß lengthØ   ß rtn_len …|sß ptrß integer`Ø   aß sizeß size …}sß rß std_logic_vectorØ   aß size0¨0 …~)…/ß iuß intß reverse_rangeQ…ÄNß intß i(…ÅP¨0ß rß ptrØ   aß ptr≠   "000" …ÇP¨1ß rß ptrØ   aß ptr≠   "001" …ÉP¨2ß rß ptrØ   aß ptr≠   "010" …ÑP¨3ß rß ptrØ   aß ptr≠   "011" …ÖP¨4ß rß ptrØ   aß ptr≠   "100" …ÜP¨5ß rß ptrØ   aß ptr≠   "101" …áP¨6ß rß ptrØ   aß ptr≠   "110" …àP¨7ß rß ptrØ   aß ptr≠   "111" …âP¨Uß rß ptrØ   aß ptr≠   "UUU" …äP¨Xß rß ptrØ   aß ptr≠   "XXX" …ãP¨Zß rß ptrØ   aß ptr≠   "ZZZ" …åP¨Wß rß ptrØ   aß ptr≠   "WWW" …çP¨Hß rß ptrØ   aß ptr≠   "HHH" …éP¨Lß rß ptrØ   aß ptr≠   "LLL" …èP¨-ß rß ptrØ   aß ptr≠   "---" …êP¨_ß ptrß ptrØ    …ëP0…íGß false…ìHß lf!…î≠.   "O conversion found illegal input character: "!…ïß intß i!ß lf!≠   "converting character to '---'"…ñIß warning …óß rß ptrØ   aß ptr≠   "---" …ò*N …ôß ptrß ptrØ    …ö*Q …õVß rß sizeß rtn_lenØ   aß size …ú*ß o …û{ß bß xß string …üß rtn_lenß positive`Ø   aØ    Ø    …†Vß std_logic_vector(…§sß intß stringØ   aß xß lengthß x …•sß sizeß positiveß maxß xß lengthß rtn_len …¶sß ptrß integer`Ø    aß sizeØ   ß size …ßsß rß std_logic_vectorØ   aß size0¨0 …®)…©/ß iuß intß reverse_rangeQ…™Nß intß i(…´P¨0ß rß ptr¨0 …¨P¨1ß rß ptr¨1 …≠P¨Uß rß ptr¨U …ÆP¨Xß rß ptr¨X …ØP¨Zß rß ptr¨Z …∞P¨Wß rß ptr¨W …±P¨Hß rß ptr¨H …≤P¨Lß rß ptr¨L …≥P¨-ß rß ptr¨- …¥P¨_ß ptrß ptrØ    …µP0…∂Gß false…∑Hß lf!…∏≠.   "B conversion found illegal input character: "!…πß intß i!ß lf!≠   "converting character to '-'"…∫Iß warning …ªß rß ptr¨- …º*N …Ωß ptrß ptrØ    …æ*Q …øVß rß sizeß rtn_lenØ   aß size …¿*ß b …¬{ß hß xß string…√Vß natural(…»)……Vß	 cnvt_baseß xØ    … *ß h …Ã{ß dß xß string…ÕVß natural(…—)…“Vß	 cnvt_baseß xØ
    …”*ß d …’{ß oß xß string…÷Vß natural(…⁄)…€Vß	 cnvt_baseß xØ    …‹*ß o …ﬁ{ß bß xß string…ﬂVß natural(…„)…‰Vß	 cnvt_baseß xØ    …Â*ß b …Á{ß to_slvß xß natural …Ëß rtn_lenß positive`Ø   aØ    Ø    …ÈVß std_logic_vector(…Îsß intß naturalß x …Ïsß ptrß positiveØ     …Ìsß rß std_logic_vectorØ   aØ    0¨0 …Ó)…ÔSß intØ    Q…Nß int]Ø   (…ÒPØ    ß rß ptr¨0 …ÚPØ   ß rß ptr¨1 …ÛP0…ÙGß falseHß lf!≠   "TO_SLV, shouldn't happen"…ıIß failure …ˆV≠   "0" …˜*N …¯ß intß intØ    …˘ß ptrß ptrØ    …˙*Q …˚Vß rØ!   ß rtn_lenaØ     …¸*ß to_slv …˛{ß to_slß xß natural ˝  Vß	 std_logic(…sß rß	 std_logic¨0 …)…Nß x(…PØ    @ …PØ   ß r¨1 …P0…Gß false…Hß lf!…	≠'   "TO_SL found illegal input character: "!…
ß
 to_int_strß x!ß lf!≠   "converting character to '-'"…Iß warning …V¨- …*N …Vß r …*ß to_sl …{ß to_timeß xß naturalVß time(…)…Vß xØ   ß ns …*ß to_time …{ß to_intß xß std_logic_vectorVß integer(…sß tß std_logic_vectorß xß lengthbØ   ß x …sß intß std_logic_vectorØ    bØ   0¨0 …sß signß	 std_logic¨0 …sß sizeß integerØ     …sß invß booleanß false …sß rß integerØ     …sß placeß positiveØ    … )…!Bß xß lengthØ!   J…"ß signß tß xß length …#/ß iuß tß reverse_rangeQ…$Bß sign¨1J…%Bß invß trueJ…&ß tß i_ß tß i …'Kß tß i¨1J…(ß invß true …)*B …**B …+ß sizeß sizeØ    …,*Q …-ß invß false …./ß iuØ   aß sizeØ   Q…/Nß tß i(…0P¨1¨Hß rß rß place …1P¨0¨L@ …2P0…3Gß false…4Hß lf!…5≠   " TO_INT found illegal value "…6Iß warning …7VØ     …8*N …9ß placeß placeØ    …:*Q …;Bß sign¨1J…<Vß r …=L…>Vß r …?*B …@L…Aß intß tØ    bØ    …Bß signß tØ     …C/ß iuØ   aØ   Q…DBß sign¨1J…EBß invß trueJ…Fß intß i_ß intß i …GKß intß i¨1J…Hß invß true …I*B …J*B …K*Q …Lß invß false …M/ß iuØ   aØ   Q…NNß intß i(…OP¨1¨Hß rß rß place …PP¨0¨L@ …QP0…RGß false…SHß lf!…T≠   " TO_INT found illegal value "…UIß warning …VVØ     …W*N …Xß placeß placeØ    …Y*Q …ZBß sign¨1J…[Vß r …\L…]Vß r …^*B …_*B …`*ß to_int …b*ß conversions ™
V 000086 60 7 1463086260906 ./src/work/conversions.vhd*conversions|4+conversions__opt
2V 000040 3 84 1463086260844 conversions
TD conversions VHDL
TE justify_side {left, right}
TE b_spec {no, yes}
X conversions
V 000042 3 2926 1463086260844 conversions
#VLB_VERSION 59
#INFO
conversions
P 1463086260844
96
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
justify_side 0 4 66 1 . 149
left 1 61 196 1 . 149
right 2 61 221 1 . 149
b_spec 3 4 247 1 . 150
no 4 61 373 1 . 150
yes 5 61 398 1 . 150
to_bin_str 6 10 425 1 . 153 0 0 0 0
x 7 24 491 0 . 153
rtn_len 8 24 549 0 . 154
justify 9 24 644 0 . 155
basespec 10 24 707 0 . 156
to_bin_str 11 10 771 1 . 160 0 0 0 0
x 12 24 838 0 . 160
rtn_len 13 24 924 0 . 161
justify 14 24 1020 0 . 162
basespec 15 24 1084 0 . 163
to_bin_str 16 10 1148 1 . 167 0 0 0 0
x 17 24 1215 0 . 167
rtn_len 18 24 1289 0 . 168
justify 19 24 1385 0 . 169
basespec 20 24 1449 0 . 170
to_hex_str 21 10 1513 1 . 175 0 0 0 0
x 22 24 1580 0 . 175
rtn_len 23 24 1639 0 . 176
justify 24 24 1735 0 . 177
basespec 25 24 1799 0 . 178
to_hex_str 26 10 1863 1 . 182 0 0 0 0
x 27 24 1930 0 . 182
rtn_len 28 24 2004 0 . 183
justify 29 24 2100 0 . 184
basespec 30 24 2164 0 . 185
to_oct_str 31 10 2228 1 . 190 0 0 0 0
x 32 24 2295 0 . 190
rtn_len 33 24 2354 0 . 191
justify 34 24 2450 0 . 192
basespec 35 24 2514 0 . 193
to_oct_str 36 10 2578 1 . 197 0 0 0 0
x 37 24 2645 0 . 197
rtn_len 38 24 2719 0 . 198
justify 39 24 2815 0 . 199
basespec 40 24 2879 0 . 200
to_int_str 41 10 2943 1 . 205 0 0 0 0
x 42 24 3010 0 . 205
rtn_len 43 24 3084 0 . 206
justify 44 24 3180 0 . 207
basespec 45 24 3244 0 . 208
to_int_str 46 10 3308 1 . 213 0 0 0 0
x 47 24 3375 0 . 213
rtn_len 48 24 3434 0 . 214
justify 49 24 3530 0 . 215
basespec 50 24 3594 0 . 216
to_time_str 51 10 3658 1 . 220 0 0 0 0
x 52 24 3725 0 . 220
fill 53 10 3780 1 . 224 0 0 0 0
fill_char 54 24 3849 0 . 224
rtn_len 55 24 3919 0 . 225
to_nat 56 10 3996 1 . 236 0 0 0 0
x 57 24 4085 0 . 236
to_nat 58 10 4146 1 . 240 0 0 0 0
x 59 24 4235 0 . 240
to_nat 60 10 4323 1 . 244 0 0 0 0
x 61 24 4412 0 . 244
h 62 10 4467 1 . 248 0 0 0 0
x 63 24 4541 0 . 248
~POSITIVE~range~1~to~32~15 64 5 4594 0 . 249
rtn_len 65 24 4799 0 . 249
d 66 10 4889 1 . 256 0 0 0 0
x 67 24 4963 0 . 256
~POSITIVE~range~1~to~32~151 68 5 5016 0 . 257
rtn_len 69 24 5221 0 . 257
o 70 10 5311 1 . 264 0 0 0 0
x 71 24 5385 0 . 264
~POSITIVE~range~1~to~32~152 72 5 5438 0 . 265
rtn_len 73 24 5643 0 . 265
b 74 10 5733 1 . 272 0 0 0 0
x 75 24 5807 0 . 272
~POSITIVE~range~1~to~32~153 76 5 5860 0 . 273
rtn_len 77 24 6065 0 . 273
h 78 10 6155 1 . 280 0 0 0 0
x 79 24 6244 0 . 280
d 80 10 6300 1 . 285 0 0 0 0
x 81 24 6389 0 . 285
o 82 10 6445 1 . 290 0 0 0 0
x 83 24 6534 0 . 290
b 84 10 6590 1 . 295 0 0 0 0
x 85 24 6679 0 . 295
to_slv 86 10 6735 1 . 300 0 0 0 0
x 87 24 6809 0 . 300
~POSITIVE~range~1~to~32~154 88 5 6882 0 . 301
rtn_len 89 24 7087 0 . 301
to_sl 90 10 7177 1 . 307 0 0 0 0
x 91 24 7278 0 . 307
to_time 92 10 7354 1 . 311 0 0 0 0
x 93 24 7422 0 . 311
to_int 94 10 7498 1 . 316 0 0 0 0
x 95 24 7566 0 . 316
#SPECIFICATION 
#END
V 000031 54 7624 0 conversions
15
1
15
00000055
1
./src/work/conversions.vhd
0
0 0 0 0 0 0
1
1
4
0
4
15 ~ ~ 0 0
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4607182418800017408
0
0
0
0
1
15 ~ ~ 0 0
1
1
left
0
1
1
right
1
0
64512 0
0
1
1
61
0
61
15 ~ ~ 1 0
0
0
1
61
0
61
15 ~ ~ 2 0
0
0
0
1
4
0
4
15 ~ ~ 3 1
1
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4607182418800017408
0
0
0
0
1
15 ~ ~ 3 1
1
1
no
0
1
1
yes
1
0
64512 0
0
1
1
61
0
61
15 ~ ~ 4 0
0
0
1
61
0
61
15 ~ ~ 5 0
0
0
0
1
10
0
10
15 ~ ~ 6 0
0
0
0
4
0
0
10
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 7 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
1
24
0
24
15 ~ ~ 8 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 9 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 10 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 11 1
1
0
0
4
0
0
15
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
24
0
24
15 ~ ~ 13 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 14 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 15 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 16 2
2
0
0
4
0
0
20
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 17 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
0
0
1
24
0
24
15 ~ ~ 18 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 19 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 20 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 21 3
3
0
0
4
0
0
25
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 22 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
1
24
0
24
15 ~ ~ 23 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 24 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 25 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 26 4
4
0
0
4
0
0
30
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 27 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
0
0
1
24
0
24
15 ~ ~ 28 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 29 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 30 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 31 5
5
0
0
4
0
0
35
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 32 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
1
24
0
24
15 ~ ~ 33 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 34 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 35 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 36 6
6
0
0
4
0
0
40
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 37 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
0
0
1
24
0
24
15 ~ ~ 38 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 39 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 40 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 41 7
7
0
0
4
0
0
45
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 42 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
0
0
1
24
0
24
15 ~ ~ 43 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 44 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 45 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 46 8
8
0
0
4
0
0
50
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 47 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
1
24
0
24
15 ~ ~ 48 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
145
147
1
0
0
0
0
0
0
1
24
0
24
15 ~ ~ 49 0
0
1
15 ~ ~ 0 0
1
1
1
145
69
1
right
0
0
0
1
24
0
24
15 ~ ~ 50 0
0
1
15 ~ ~ 3 1
1
1
1
145
69
1
yes
0
0
0
0
1
10
0
10
15 ~ ~ 51 9
9
0
0
1
0
0
52
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 52 0
0
1
15 STD STANDARD 77 6
1
0
0
0
1
10
0
10
15 ~ ~ 53 10
10
0
0
2
0
0
55
0
1
15 STD STANDARD 90 10
1
1
1
24
0
24
15 ~ ~ 54 0
0
1
15 STD STANDARD 4 2
1
1
1
145
69
0
42
0
0
0
1
24
0
24
15 ~ ~ 55 0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
1
0
0
0
0
0
0
1
10
0
10
15 ~ ~ 56 11
11
0
0
1
0
0
57
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 57 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
0
1
10
0
10
15 ~ ~ 58 12
12
0
0
1
0
0
59
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
1
10
0
10
15 ~ ~ 60 13
13
0
0
1
0
0
61
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 61 0
0
1
15 STD STANDARD 77 6
1
0
0
0
1
10
0
10
15 ~ ~ 62 14
14
0
0
2
0
0
65
0
1
15 ieee std_logic_1164 5 3
1
1
1
24
0
24
15 ~ ~ 63 0
0
1
15 STD STANDARD 90 10
1
0
0
1
5
512
5
15 ~ ~ 64 2
2
2
1
2
1
15 STD STANDARD 89 9
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4629700416936869888
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
0
1
15 ~ ~ 64 2
805371389 0
0
0
1
24
0
24
15 ~ ~ 65 0
0
1
15 ~ ~ 64 2
0
15 STD STANDARD 89 9
1
1
145
147
1
32
0
0
0
0
0
0
1
10
0
10
15 ~ ~ 66 15
15
0
0
2
0
0
69
0
1
15 ieee std_logic_1164 5 3
1
1
1
24
0
24
15 ~ ~ 67 0
0
1
15 STD STANDARD 90 10
1
0
0
1
5
512
5
15 ~ ~ 68 3
3
2
1
2
1
15 STD STANDARD 89 9
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4629700416936869888
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
0
1
15 ~ ~ 68 3
805371389 0
0
0
1
24
0
24
15 ~ ~ 69 0
0
1
15 ~ ~ 68 3
0
15 STD STANDARD 89 9
1
1
145
147
1
32
0
0
0
0
0
0
1
10
0
10
15 ~ ~ 70 16
16
0
0
2
0
0
73
0
1
15 ieee std_logic_1164 5 3
1
1
1
24
0
24
15 ~ ~ 71 0
0
1
15 STD STANDARD 90 10
1
0
0
1
5
512
5
15 ~ ~ 72 4
4
2
1
2
1
15 STD STANDARD 89 9
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4629700416936869888
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
0
1
15 ~ ~ 72 4
805371389 0
0
0
1
24
0
24
15 ~ ~ 73 0
0
1
15 ~ ~ 72 4
0
15 STD STANDARD 89 9
1
1
145
147
1
32
0
0
0
0
0
0
1
10
0
10
15 ~ ~ 74 17
17
0
0
2
0
0
77
0
1
15 ieee std_logic_1164 5 3
1
1
1
24
0
24
15 ~ ~ 75 0
0
1
15 STD STANDARD 90 10
1
0
0
1
5
512
5
15 ~ ~ 76 5
5
2
1
2
1
15 STD STANDARD 89 9
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4629700416936869888
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
0
1
15 ~ ~ 76 5
805371389 0
0
0
1
24
0
24
15 ~ ~ 77 0
0
1
15 ~ ~ 76 5
0
15 STD STANDARD 89 9
1
1
145
147
1
32
0
0
0
0
0
0
1
10
0
10
15 ~ ~ 78 18
18
0
0
1
0
0
79
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 79 0
0
1
15 STD STANDARD 90 10
1
0
0
0
1
10
0
10
15 ~ ~ 80 19
19
0
0
1
0
0
81
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 81 0
0
1
15 STD STANDARD 90 10
1
0
0
0
1
10
0
10
15 ~ ~ 82 20
20
0
0
1
0
0
83
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 83 0
0
1
15 STD STANDARD 90 10
1
0
0
0
1
10
0
10
15 ~ ~ 84 21
21
0
0
1
0
0
85
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
1
1
24
0
24
15 ~ ~ 85 0
0
1
15 STD STANDARD 90 10
1
0
0
0
1
10
0
10
15 ~ ~ 86 22
22
0
0
2
0
0
89
0
1
15 ieee std_logic_1164 5 3
1
1
1
24
0
24
15 ~ ~ 87 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
0
0
1
5
512
5
15 ~ ~ 88 6
6
2
1
2
1
15 STD STANDARD 89 9
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4629700416936869888
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
0
1
15 ~ ~ 88 6
805371389 0
0
0
1
24
0
24
15 ~ ~ 89 0
0
1
15 ~ ~ 88 6
0
15 STD STANDARD 89 9
1
1
145
147
1
32
0
0
0
0
0
0
1
10
0
10
15 ~ ~ 90 23
23
0
0
1
0
0
91
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
24
0
24
15 ~ ~ 91 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
0
0
0
1
10
0
10
15 ~ ~ 92 24
24
0
0
1
0
0
93
0
1
15 STD STANDARD 77 6
1
1
1
24
0
24
15 ~ ~ 93 0
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
0
0
0
1
10
0
10
15 ~ ~ 94 25
25
0
0
1
0
0
95
0
1
15 STD STANDARD 75 4
1
1
1
24
0
24
15 ~ ~ 95 0
0
1
15 ieee std_logic_1164 5 3
1
0
0
0
0
I 000044 52 1249          1463086262909 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1463086262906 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
     …F8ß RTL.ß addr_ctrl_out(…Jpß lb_bw_nß std_logic_vectorß BWSIZEØ   bØ     …M)…Oß lb_bw_n_ß lb_bw …T;ß clkß reset…U)…VBß reset¨1J…Wß ram_addr0¨0 …Xß ram_rw_n¨0 …Yß ram_adv_ld_n¨0 …Zß ram_bw_n0¨0 …[Kß rising_edgeß clkJ…]ß ram_addrß lb_addr …^ß ram_rw_nß lb_rw_n …_ß ram_adv_ld_nß lb_adv_ld_n …`ß ram_bw_nß lb_bw_n …b*B …c*; …g*ß RTL ™
V 000078 60 7 1463086262906 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 52 1324          1463086263096 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 1364 1463086263093 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
     …B8ß RTL.ß
 data_inout(…Fpß	 tri_r_n_wß std_logic_vectorß DSIZEØ   bØ     …Gpß
 write_dataß std_logic_vectorß DSIZEØ   bØ     …L)…Rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Sß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Tß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Uß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Vß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Wß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Xß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Yß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Zß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …[ß dqØ	   ß
 write_dataØ	   Pß	 tri_r_n_wØ	   ¨1L¨Z …\ß dqØ
   ß
 write_dataØ
   Pß	 tri_r_n_wØ
   ¨1L¨Z …]ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …^ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …_ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …`ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Üß	 read_dataß dq …ä;ß clkß reset…ã)…åBß reset¨1J…çß	 tri_r_n_w0¨0 …éß
 write_data0¨0 …èKß rising_edgeß clkJ…ëß	 tri_r_n_w_ß ctrl_in_rw_n …íß
 write_dataß data_in …î*B …ï*; …ú*ß RTL ™
V 000072 60 7 1463086263093 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000044 52 38            1463086263237 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 431 1463086263234 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
     …N8ß RTL.ß
 pipe_stage(…P)…T;ß clkß reset…U)…VBß reset¨1J…Wß addr_reg0¨0 …Xß data_in_reg0¨0 …Yß data_out_reg0¨0 …Zß rd_wr_n_reg¨0 …[ß addr_adv_ld_n_reg¨0 …\ß dm_reg0¨0 …]Kß rising_edgeß clkJ…_ß addr_regß addr …`ß data_in_regß data_in …aß data_out_regß data_out …bß rd_wr_n_regß rd_wr_n …cß addr_adv_ld_n_regß addr_adv_ld_n …dß dm_regß dm …f*B …g*; …j*ß RTL ™
V 000072 60 7 1463086263234 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000044 52 2168          1463086263361 rtl
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 1857 1463086263343 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
     …L8ß RTL.ß
 pipe_delay(…Opß	 rw_n_pipeß std_logic_vectorØ   bØ     …Qlß my_array(gØ   bØ    .ß std_logic_vectorß DSIZEØ   bØ     …Spß data_in_pipeß my_array …V)…Xß delay_data_inß data_in_pipeØ   ß FLOWTHROUGH …[;ß	 rw_n_pipeØ    ß	 rw_n_pipeØ   ß	 rw_n_pipeØ   …\)…^ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …_ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …`ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …aß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …bß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …cß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …dß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …eß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …fß
 delay_rw_nß DSIZEØ	   ß	 rw_n_pipeØ   ß FLOWTHROUGH …gß
 delay_rw_nß DSIZEØ
   ß	 rw_n_pipeØ   ß FLOWTHROUGH …hß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …iß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …jß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …kß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …lß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Ö*; …â;ß clkß reset…ä)…ãBß reset¨1J…åß	 rw_n_pipe0¨0 …çß data_in_pipeØ    0¨0 …éß data_in_pipeØ   0¨0 …èKß rising_edgeß clkJ…ëß	 rw_n_pipeØ    ß lb_rw_n …íß	 rw_n_pipeØ   bØ   ß	 rw_n_pipeØ   bØ     …îß data_in_pipeØ    ß
 lb_data_in …ïß data_in_pipeØ   ß data_in_pipeØ     …ó*B …ò*; …õ;ß clkß reset…ú)…ùBß reset¨1J…ûß lb_data_out0¨0 …üKß rising_edgeß clkJ…†Bß	 rw_n_pipeØ   ß FLOWTHROUGH¨1J…°ß lb_data_outß ram_data_out …¢*B …£*B …§*; …©*ß RTL ™
V 000072 60 7 1463086263343 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2I 000044 52 21585         1463086263485 rtl
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1463086263468 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
     …S8ß RTL.ß zbt_ctrl_top(…biß
 pipe_stage…d+…eß DSIZEß integerØ    …fß ASIZEß integerØ    …gß BWSIZEß integerØ   …h …j,…kß clkuß	 std_logic …nß resetuß	 std_logic …pß addruß std_logic_vectorß ASIZEØ   bØ     …qß data_inuß std_logic_vectorß DSIZEØ   bØ     …rß data_outuß std_logic_vectorß DSIZEØ   bØ     …sß rd_wr_nuß	 std_logic …tß addr_adv_ld_nuß	 std_logic …uß dmuß std_logic_vectorß BWSIZEØ   bØ     …wß addr_regvß std_logic_vectorß ASIZEØ   bØ     …xß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …yß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …zß rd_wr_n_regvß	 std_logic …{ß addr_adv_ld_n_regvß	 std_logic …|ß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …} …~*i …Åiß addr_ctrl_out…É+…Ñß ASIZEß integerØ    …Öß BWSIZEß integerØ   …Ü …à,…âß clkuß	 std_logic …åß resetuß	 std_logic …éß lb_addruß std_logic_vectorß ASIZEØ   bØ     …èß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …êß lb_rw_nuß	 std_logic …ëß ram_rw_nvß	 std_logic …íß lb_adv_ld_nuß	 std_logic …ìß ram_adv_ld_nvß	 std_logic …îß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …ïß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …ñ …ó*i …öiß
 pipe_delay…ú+…ùß FLOWTHROUGHß integerØ     …ûß DSIZEß integerØ    …üß BWSIZEß integerØ   …† …¢,…£ß clkuß	 std_logic …¶ß resetuß	 std_logic …®ß lb_rw_nuß	 std_logic …©ß
 delay_rw_nvß std_logic_vectorß DSIZEØ   bØ     …´ß
 lb_data_inuß std_logic_vectorß DSIZEØ   bØ     …¨ß delay_data_invß std_logic_vectorß DSIZEØ   bØ     …Æß lb_data_outvß std_logic_vectorß DSIZEØ   bØ     …Øß ram_data_outuß std_logic_vectorß DSIZEØ   bØ    …∞ …±*i …¥iß
 data_inout…∂+…∑ß DSIZEß integerØ    …∏ß BWSIZEß integerØ   …π …ª,…ºß clkuß	 std_logic …øß resetuß	 std_logic …¡ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …¬ß data_inuß std_logic_vectorß DSIZEØ   bØ     …√ß dqwß std_logic_vectorß DSIZEØ   bØ     …ƒß	 read_datavß std_logic_vectorß DSIZEØ   bØ    …≈ …∆*i …Àpß reset_tß	 std_logic …Ãpß clktß	 std_logic …Õpß
 delay_rw_nß std_logic_vectorß DSIZEØ   bØ     …Œpß delay_data_inß	 read_dataß std_logic_vectorß DSIZEØ   bØ     …–pß data_in_regß lb_data_outß std_logic_vectorß DSIZEØ   bØ     …—pß addr_regß std_logic_vectorß ASIZEØ   bØ     …“pß dm_regß std_logic_vectorß BWSIZEØ   bØ     …”pß rd_wr_n_regß addr_adv_ld_n_regß	 std_logic …÷)…Ÿß reset_t_ß RESET_N …⁄ß clktß clk …Ïß pipe_stage1ß
 pipe_stage…Ì+6…Óß ASIZEß ASIZE…Ôß DSIZEß DSIZE…ß BWSIZEß BWSIZE…Ò…Ú,6…Ûß clkß clkt…ˆß resetß reset_t…¯ß addrß addr…˘ß data_inß data_in…˙ß data_outß lb_data_out…˚ß rd_wr_nß rd_wr_n…¸ß addr_adv_ld_nß addr_adv_ld_n…˝ß dmß dm ˇ   ß addr_regß addr_reg…ß data_in_regß data_in_reg…ß data_out_regß data_out…ß rd_wr_n_regß rd_wr_n_reg…ß addr_adv_ld_n_regß addr_adv_ld_n_reg…ß dm_regß dm_reg… …
ß addr_ctrl_out1ß addr_ctrl_out…+6…ß ASIZEß ASIZE…ß BWSIZEß BWSIZE……,6…ß clkß clkt…ß resetß reset_t…ß lb_addrß addr_reg…ß ram_addrß SA…ß lb_rw_nß rd_wr_n_reg…ß ram_rw_nß RW_N…ß lb_adv_ld_nß addr_adv_ld_n_reg…ß ram_adv_ld_nß ADV_LD_N…ß lb_bwß dm_reg…ß ram_bw_nß BW_N… …!ß pipe_delay1ß
 pipe_delay…"+6…#ß FLOWTHROUGHß FLOWTHROUGH…$ß DSIZEß DSIZE…%ß BWSIZEß BWSIZE…&…',6…(ß clkß clkt…+ß resetß reset_t…-ß lb_rw_nß rd_wr_n_reg….ß
 delay_rw_nß
 delay_rw_n…0ß
 lb_data_inß data_in_reg…1ß delay_data_inß delay_data_in…3ß lb_data_outß lb_data_out…4ß ram_data_outß	 read_data…5 …9ß data_inout1ß
 data_inout…:+6…;ß DSIZEß DSIZE…<ß BWSIZEß BWSIZE…=…>,6…?ß clkß clkt…Bß resetß reset_t…Dß ctrl_in_rw_nß
 delay_rw_n…Eß data_inß delay_data_in…Fß dqß dq…Gß	 read_dataß	 read_data…H …M*ß RTL ™
V 000076 60 7 1463086263468 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000044 52 8625          1463086263690 syn
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1463086263687 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
     …58ß SYN.ß pll1(…7pß	 sub_wire0ß STD_LOGIC_VECTORØ   bØ     …8pß	 sub_wire1ß	 STD_LOGIC …9pß	 sub_wire2ß	 STD_LOGIC …:pß sub_wire3_bvß
 BIT_VECTORØ    bØ     …;pß	 sub_wire3ß STD_LOGIC_VECTORØ    bØ     …<pß	 sub_wire4ß STD_LOGIC_VECTORØ   bØ     …=pß sub_wire5_bvß
 BIT_VECTORØ    bØ     …>pß	 sub_wire5ß STD_LOGIC_VECTORØ    bØ     …?pß	 sub_wire6ß	 STD_LOGIC …@pß	 sub_wire7ß STD_LOGIC_VECTORØ   bØ     …Apß	 sub_wire8ß STD_LOGIC_VECTORØ   bØ     …Eiß altpll…F+…Gß bandwidth_typeß STRING …Hß clk0_duty_cycleß NATURAL …Iß lpm_typeß STRING …Jß clk0_multiply_byß NATURAL …Kß lock_lowß NATURAL …Lß invalid_lock_multiplierß NATURAL …Mß inclk0_input_frequencyß NATURAL …Nß gate_lock_signalß STRING …Oß clk0_divide_byß NATURAL …Pß pll_typeß STRING …Qß valid_lock_multiplierß NATURAL …Rß clk0_time_delayß STRING …Sß spread_frequencyß NATURAL …Tß intended_device_familyß STRING …Uß operation_modeß STRING …Vß	 lock_highß NATURAL …Wß compensate_clockß STRING …Xß clk0_phase_shiftß STRING…Y …Z,…[ß clkenauß STD_LOGIC_VECTORØ   bØ     …\ß inclkuß STD_LOGIC_VECTORØ   bØ     …]ß	 extclkenauß STD_LOGIC_VECTORØ   bØ     …^ß lockedvß	 STD_LOGIC …_ß clkvß STD_LOGIC_VECTORØ   bØ    …` …a*i …c)…dß sub_wire3_bvØ    bØ    ≠   "0" …eß	 sub_wire3ß To_stdlogicvectorß sub_wire3_bv …fß sub_wire5_bvØ    bØ    ≠   "0" …gß	 sub_wire5_ß To_stdlogicvectorß sub_wire5_bv …hß	 sub_wire1ß	 sub_wire0Ø     …iß c0ß	 sub_wire1 …jß lockedß	 sub_wire2 …kß	 sub_wire4ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire5Ø    bØ     …lß	 sub_wire6ß inclk0 …mß	 sub_wire7ß	 sub_wire3Ø    bØ    !ß	 sub_wire6 …nß	 sub_wire8ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ     …pß altpll_componentß altpll…q+6…rß bandwidth_type≠   "AUTO"…sß clk0_duty_cycleØ2   …tß lpm_type≠   "altpll"…uß clk0_multiply_byØ   …vß lock_lowØ   …wß invalid_lock_multiplierØ   …xß inclk0_input_frequencyØ_v  …yß gate_lock_signal≠   "NO"…zß clk0_divide_byØ   …{ß pll_type≠
   "ENHANCED"…|ß valid_lock_multiplierØ   …}ß clk0_time_delay≠   "0"…~ß spread_frequencyØ    …ß intended_device_family≠	   "Stratix"…Äß operation_mode≠   "NORMAL"…Åß	 lock_highØ   …Çß compensate_clock≠   "CLK0"…Éß clk0_phase_shift≠   "300"…Ñ…Ö,6…Üß clkenaß	 sub_wire4…áß inclkß	 sub_wire7…àß	 extclkenaß	 sub_wire8…âß clkß	 sub_wire0…äß lockedß	 sub_wire2…ã …è*ß SYN ™
V 000060 60 7 1463086263687 ./src/PLL1.vhd*pll1|21+SYN__opt
2V 000063 60 5192 1463086263796 ./src/idt71v3556.vhd*idt71v3556
Ver. 1.01
     …&ß IEEE 'ß IEEE	ß std_logic_1164	1 …'ß IEEE	ß VITAL_timing	1 …'ß IEEE	ß VITAL_primitives	1 …'ß work	ß	 gen_utils	1 …'ß work	ß conversions	1 …"2ß
 idt71v3556(…#+…%ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …&ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …'ß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …(ß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …)ß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …*ß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …+ß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …,ß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …-ß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 ….ß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …/ß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …0ß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …1ß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …2ß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …3ß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …4ß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …6ß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …7ß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …8ß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …9ß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …?ß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …@ß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …Aß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …Bß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …Hß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Iß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …Jß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …Kß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …Qß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …Rß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …Sß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …Tß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …Zß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …[ß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …\ß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …]ß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …^ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …_ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …aß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …bß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …cß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …dß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …eß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …fß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …hß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …iß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …kß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …lß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …nß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …pß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …qß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …rß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …sß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay …tß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …uß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …vß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …xß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …yß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …zß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …{ß thold_R_CLKß VitalDelayTypeß	 UnitDelay …|ß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …}ß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …~ß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …Äß InstancePathß STRINGß DefaultInstancePath …Åß TimingChecksOnß BOOLEANß DefaultTimingChecks …Çß MsgOnß BOOLEANß DefaultMsgOn …Éß XOnß BOOLEANß
 DefaultXon …Ñß SeverityModeß SEVERITY_LEVELß WARNING …Üß TimingModelß STRINGß DefaultTimingModel…á …à,…âß A0uß	 std_logic¨U …äß A1uß	 std_logic¨U …ãß A2uß	 std_logic¨U …åß A3uß	 std_logic¨U …çß A4uß	 std_logic¨U …éß A5uß	 std_logic¨U …èß A6uß	 std_logic¨U …êß A7uß	 std_logic¨U …ëß A8uß	 std_logic¨U …íß A9uß	 std_logic¨U …ìß A10uß	 std_logic¨U …îß A11uß	 std_logic¨U …ïß A12uß	 std_logic¨U …ñß A13uß	 std_logic¨U …óß A14uß	 std_logic¨U …òß A15uß	 std_logic¨U …öß DQA0wß	 std_logic¨U …õß DQA1wß	 std_logic¨U …úß DQA2wß	 std_logic¨U …ùß DQA3wß	 std_logic¨U …£ß DQB0wß	 std_logic¨U …§ß DQB1wß	 std_logic¨U …•ß DQB2wß	 std_logic¨U …¶ß DQB3wß	 std_logic¨U …¨ß DQC0wß	 std_logic¨U …≠ß DQC1wß	 std_logic¨U …Æß DQC2wß	 std_logic¨U …Øß DQC3wß	 std_logic¨U …µß DQD0wß	 std_logic¨U …∂ß DQD1wß	 std_logic¨U …∑ß DQD2wß	 std_logic¨U …∏ß DQD3wß	 std_logic¨U …æß ADVuß	 std_logic¨U …øß Ruß	 std_logic¨U …¿ß CLKENNeguß	 std_logic¨U …¡ß BWDNeguß	 std_logic¨U …¬ß BWCNeguß	 std_logic¨U …√ß BWBNeguß	 std_logic¨U …ƒß BWANeguß	 std_logic¨U …≈ß CE1Neguß	 std_logic¨U …∆ß CE2Neguß	 std_logic¨U …«ß CE2uß	 std_logic¨U …»ß CLKuß	 std_logic¨U ……ß LBONeguß	 std_logic¨1 … ß OENeguß	 std_logic¨U…À …Ãdß VITAL_LEVEL0.ß
 idt71v35562(ß TRUE …Õ*ß
 idt71v3556 ™
V 000065 60 7 1463086263796 ./src/idt71v3556.vhd*idt71v3556__opt
2I 000044 52 15673         1463086263923 rtl
1140____
58
rtl
140
112
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
211
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
213
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
213
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
213
70
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
215
45
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
216
46
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
217
47
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
218
48
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
219
49
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
220
50
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
221
51
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
222
52
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
223
53
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
224
54
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
225
55
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
226
56
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
227
57
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
228
58
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
229
59
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
230
60
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 20 16
232
61
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 21 17
233
62
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 22 18
234
63
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 23 19
235
64
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 24 20
241
65
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 25 21
242
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 26 22
243
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 27 23
244
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 28 24
250
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 29 25
251
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 30 26
252
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 31 27
253
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 32 28
259
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 33 29
260
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 34 30
261
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 35 31
262
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 36 32
268
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 37 33
269
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 38 34
270
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 39 35
271
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 40 36
272
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 41 37
273
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 42 38
274
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 43 39
275
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 44 40
276
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 45 41
277
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 46 42
278
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 47 43
279
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 48 44
280
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 50 0
288
0
1
WireDelay
0
0
1
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 97 0
363
1
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 98 45
366
90
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 99 45
367
91
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 100 45
368
92
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 101 45
369
93
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 102 1
370
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 103 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 103 0
370
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 104 45
370
94
67
0
1
13 ~ ~ 102 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~133
513
5
13 ~ ~ 105 2
371
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 106 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~132
521
5
13 ~ ~ 106 0
371
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 107 45
371
95
67
0
1
13 ~ ~ 105 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~135
513
5
13 ~ ~ 108 3
372
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 109 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~134
521
5
13 ~ ~ 109 0
372
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 110 45
372
96
67
0
1
13 ~ ~ 108 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~137
513
5
13 ~ ~ 111 4
373
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~136
521
5
13 ~ ~ 112 0
373
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 113 45
373
97
67
0
1
13 ~ ~ 111 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 114 5
374
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 115 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 115 0
374
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 116 45
374
98
68
0
1
13 ~ ~ 114 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 115 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 117 45
376
99
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 118 45
377
100
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{15~downto~0}~139
513
5
13 ~ ~ 119 6
378
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 120 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~138
521
5
13 ~ ~ 120 0
378
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 121 45
378
101
67
0
1
13 ~ ~ 119 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 122 45
379
102
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 123 45
380
103
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 124 45
381
104
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 125 45
382
105
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 126 45
383
106
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 127 45
384
107
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 128 45
385
108
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 129 7
493
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 129 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 135 45
500
109
1
13 ~ ~ 129 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 136 0
502
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 137 8
502
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 138 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 137 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 138 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 139 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
139
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 140 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 141 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
141
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 142 0
0
-1
66
0
1
0
0
143
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 144 0
0
-1
65
0
1
0
0
145
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 146 0
0
-1
65
0
1
0
0
147
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 148 9
502
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
1
13 ~ ~ 137 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~1310
521
5
13 ~ ~ 149 0
503
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 150 10
503
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 149 0
0
1
13 ~ ~ 148 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 151 1
505
71
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
il1
7169
1
13 ~ ~ 152 2
506
72
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 138 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
il2
7169
1
13 ~ ~ 153 3
507
73
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 138 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 138 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
il3
7169
1
13 ~ ~ 154 4
508
74
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 138 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 138 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 138 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
il
7169
1
13 ~ ~ 155 5
509
75
0
1
13 ~ ~ 150 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 151 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 152 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 153 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 154 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 149 0
0
0
1
1
ln0
7169
1
13 ~ ~ 156 6
511
76
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
ln1
7169
1
13 ~ ~ 157 7
512
77
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 138 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
ln2
7169
1
13 ~ ~ 158 8
513
78
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 138 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 138 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
ln3
7169
1
13 ~ ~ 159 9
514
79
0
1
13 ~ ~ 148 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 138 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 138 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 138 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 136 0
0
0
1
1
ln
7169
1
13 ~ ~ 160 10
515
80
0
1
13 ~ ~ 150 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 156 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 157 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 158 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 159 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 149 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 161 46
517
110
1
13 ~ ~ 150 10
1
0
0
1
5
~std_logic_vector{15~downto~0}~1312
513
5
13 ~ ~ 162 11
519
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 163 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~1311
521
5
13 ~ ~ 163 0
519
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 164 47
519
111
1
13 ~ ~ 162 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1137 0
1402
2
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~15~downto~0~13
513
5
13 ~ ~ 1138 116
1402
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1139 68
1402
138
0
1
13 ~ ~ 1138 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
0
0
V 000071 60 29840 1463086263906 ./src/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
     …“8ß rtl.ß
 idt71v3556(…”dß VITAL_LEVEL0.ß rtl8(ß TRUE …’kß partIDß STRING≠   "idt71v3156" …◊pß A0_ipdß
 std_ulogic¨U …ÿpß A1_ipdß
 std_ulogic¨U …Ÿpß A2_ipdß
 std_ulogic¨U …⁄pß A3_ipdß
 std_ulogic¨U …€pß A4_ipdß
 std_ulogic¨U …‹pß A5_ipdß
 std_ulogic¨U …›pß A6_ipdß
 std_ulogic¨U …ﬁpß A7_ipdß
 std_ulogic¨U …ﬂpß A8_ipdß
 std_ulogic¨U …‡pß A9_ipdß
 std_ulogic¨U …·pß A10_ipdß
 std_ulogic¨U …‚pß A11_ipdß
 std_ulogic¨U …„pß A12_ipdß
 std_ulogic¨U …‰pß A13_ipdß
 std_ulogic¨U …Âpß A14_ipdß
 std_ulogic¨U …Êpß A15_ipdß
 std_ulogic¨U …Ëpß DQA0_ipdß
 std_ulogic¨U …Èpß DQA1_ipdß
 std_ulogic¨U …Ípß DQA2_ipdß
 std_ulogic¨U …Îpß DQA3_ipdß
 std_ulogic¨U …Òpß DQB0_ipdß
 std_ulogic¨U …Úpß DQB1_ipdß
 std_ulogic¨U …Ûpß DQB2_ipdß
 std_ulogic¨U …Ùpß DQB3_ipdß
 std_ulogic¨U …˙pß DQC0_ipdß
 std_ulogic¨U …˚pß DQC1_ipdß
 std_ulogic¨U …¸pß DQC2_ipdß
 std_ulogic¨U …˝pß DQC3_ipdß
 std_ulogic¨U    pß DQD0_ipdß
 std_ulogic¨U …pß DQD1_ipdß
 std_ulogic¨U …pß DQD2_ipdß
 std_ulogic¨U …pß DQD3_ipdß
 std_ulogic¨U …	pß ADV_ipdß
 std_ulogic¨U …
pß R_ipdß
 std_ulogic¨U …pß CLKENNeg_ipdß
 std_ulogic¨U …pß
 BWDNeg_ipdß
 std_ulogic¨U …pß
 BWCNeg_ipdß
 std_ulogic¨U …pß
 BWBNeg_ipdß
 std_ulogic¨U …pß
 BWANeg_ipdß
 std_ulogic¨U …pß
 CE1Neg_ipdß
 std_ulogic¨U …pß
 CE2Neg_ipdß
 std_ulogic¨U …pß CE2_ipdß
 std_ulogic¨U …pß CLK_ipdß
 std_ulogic¨U …pß
 LBONeg_ipdß
 std_ulogic¨1 …pß	 OENeg_ipdß
 std_ulogic¨U …)…ß	 WireDelay9…)… ß w_1ß VitalWireDelayß A0_ipdß A0ß tipd_A0 …!ß w_2ß VitalWireDelayß A1_ipdß A1ß tipd_A1 …"ß w_3ß VitalWireDelayß A2_ipdß A2ß tipd_A2 …#ß w_4ß VitalWireDelayß A3_ipdß A3ß tipd_A3 …$ß w_5ß VitalWireDelayß A4_ipdß A4ß tipd_A4 …%ß w_6ß VitalWireDelayß A5_ipdß A5ß tipd_A5 …&ß w_7ß VitalWireDelayß A6_ipdß A6ß tipd_A6 …'ß w_8ß VitalWireDelayß A7_ipdß A7ß tipd_A7 …(ß w_9ß VitalWireDelayß A8_ipdß A8ß tipd_A8 …)ß w_10ß VitalWireDelayß A9_ipdß A9ß tipd_A9 …*ß w_11ß VitalWireDelayß A10_ipdß A10ß tipd_A10 …+ß w_12ß VitalWireDelayß A11_ipdß A11ß tipd_A11 …,ß w_13ß VitalWireDelayß A12_ipdß A12ß tipd_A12 …-ß w_14ß VitalWireDelayß A13_ipdß A13ß tipd_A13 ….ß w_15ß VitalWireDelayß A14_ipdß A14ß tipd_A14 …/ß w_16ß VitalWireDelayß A15_ipdß A15ß tipd_A15 …1ß w_21ß VitalWireDelayß DQA0_ipdß DQA0ß	 tipd_DQA0 …2ß w_22ß VitalWireDelayß DQA1_ipdß DQA1ß	 tipd_DQA1 …3ß w_23ß VitalWireDelayß DQA2_ipdß DQA2ß	 tipd_DQA2 …4ß w_24ß VitalWireDelayß DQA3_ipdß DQA3ß	 tipd_DQA3 …:ß w_31ß VitalWireDelayß DQB0_ipdß DQB0ß	 tipd_DQB0 …;ß w_32ß VitalWireDelayß DQB1_ipdß DQB1ß	 tipd_DQB1 …<ß w_33ß VitalWireDelayß DQB2_ipdß DQB2ß	 tipd_DQB2 …=ß w_34ß VitalWireDelayß DQB3_ipdß DQB3ß	 tipd_DQB3 …Cß w_41ß VitalWireDelayß DQC0_ipdß DQC0ß	 tipd_DQC0 …Dß w_42ß VitalWireDelayß DQC1_ipdß DQC1ß	 tipd_DQC1 …Eß w_43ß VitalWireDelayß DQC2_ipdß DQC2ß	 tipd_DQC2 …Fß w_44ß VitalWireDelayß DQC3_ipdß DQC3ß	 tipd_DQC3 …Lß w_51ß VitalWireDelayß DQD0_ipdß DQD0ß	 tipd_DQD0 …Mß w_52ß VitalWireDelayß DQD1_ipdß DQD1ß	 tipd_DQD1 …Nß w_53ß VitalWireDelayß DQD2_ipdß DQD2ß	 tipd_DQD2 …Oß w_54ß VitalWireDelayß DQD3_ipdß DQD3ß	 tipd_DQD3 …Uß w_61ß VitalWireDelayß ADV_ipdß ADVß tipd_ADV …Vß w_62ß VitalWireDelayß R_ipdß Rß tipd_R …Wß w_63ß VitalWireDelayß CLKENNeg_ipdß CLKENNegß tipd_CLKENNeg …Xß w_64ß VitalWireDelayß
 BWDNeg_ipdß BWDNegß tipd_BWDNeg …Yß w_65ß VitalWireDelayß
 BWCNeg_ipdß BWCNegß tipd_BWCNeg …Zß w_66ß VitalWireDelayß
 BWBNeg_ipdß BWBNegß tipd_BWBNeg …[ß w_67ß VitalWireDelayß
 BWANeg_ipdß BWANegß tipd_BWANeg …\ß w_68ß VitalWireDelayß
 CE1Neg_ipdß CE1Negß tipd_CE1Neg …]ß w_69ß VitalWireDelayß
 CE2Neg_ipdß CE2Negß tipd_CE2Neg …^ß w_70ß VitalWireDelayß CE2_ipdß CE2ß tipd_CE2 …_ß w_71ß VitalWireDelayß CLK_ipdß CLKß tipd_CLK …`ß w_72ß VitalWireDelayß
 LBONeg_ipdß LBONegß tipd_LBONeg …aß w_73ß VitalWireDelayß	 OENeg_ipdß OENegß
 tipd_OENeg …c*9 …hß Behavior9…j,…kß BWDNInuß
 std_ulogic¨U …lß BWCNInuß
 std_ulogic¨U …mß BWBNInuß
 std_ulogic¨U …nß BWANInuß
 std_ulogic¨U …oß DatDInuß std_logic_vectorØ   bØ     …pß DatCInuß std_logic_vectorØ   bØ     …qß DatBInuß std_logic_vectorØ   bØ     …rß DatAInuß std_logic_vectorØ   bØ     …sß DataOutvß std_logic_vectorØ   bØ    …t0¨Z …uß CLKInuß
 std_ulogic¨U …vß CKENInuß
 std_ulogic¨U …wß	 AddressInuß std_logic_vectorØ   bØ     …xß OENegInuß
 std_ulogic¨U …yß RInuß
 std_ulogic¨U …zß ADVInuß
 std_ulogic¨U …{ß CE2Inuß
 std_ulogic¨U …|ß LBONegInuß
 std_ulogic¨1 …}ß CE1NegInuß
 std_ulogic¨U …~ß CE2NegInuß
 std_ulogic¨U… …Ä,6…Åß BWDNInß
 BWDNeg_ipd…Çß BWCNInß
 BWCNeg_ipd…Éß BWBNInß
 BWBNeg_ipd…Ñß BWANInß
 BWANeg_ipd…Öß CLKInß CLK_ipd…Üß CKENInß CLKENNeg_ipd…áß OENegInß	 OENeg_ipd…àß RInß R_ipd…âß ADVInß ADV_ipd…äß CE2Inß CE2_ipd…ãß LBONegInß
 LBONeg_ipd…åß CE1NegInß
 CE1Neg_ipd…çß CE2NegInß
 CE2Neg_ipd…éß DataOutØ    ß DQA0…èß DataOutØ   ß DQA1…êß DataOutØ   ß DQA2…ëß DataOutØ   ß DQA3…óß DataOutØ   ß DQB0…òß DataOutØ   ß DQB1…ôß DataOutØ   ß DQB2…öß DataOutØ   ß DQB3…†ß DataOutØ   ß DQC0…°ß DataOutØ	   ß DQC1…¢ß DataOutØ
   ß DQC2…£ß DataOutØ   ß DQC3…©ß DataOutØ   ß DQD0…™ß DataOutØ   ß DQD1…´ß DataOutØ   ß DQD2…¨ß DataOutØ   ß DQD3…≤ß DatAInØ    ß DQA0_ipd…≥ß DatAInØ   ß DQA1_ipd…¥ß DatAInØ   ß DQA2_ipd…µß DatAInØ   ß DQA3_ipd…ªß DatBInØ    ß DQB0_ipd…ºß DatBInØ   ß DQB1_ipd…Ωß DatBInØ   ß DQB2_ipd…æß DatBInØ   ß DQB3_ipd…ƒß DatCInØ    ß DQC0_ipd…≈ß DatCInØ   ß DQC1_ipd…∆ß DatCInØ   ß DQC2_ipd…«ß DatCInØ   ß DQC3_ipd…Õß DatDInØ    ß DQD0_ipd…Œß DatDInØ   ß DQD1_ipd…œß DatDInØ   ß DQD2_ipd…–ß DatDInØ   ß DQD3_ipd…÷ß	 AddressInØ    ß A0_ipd…◊ß	 AddressInØ   ß A1_ipd…ÿß	 AddressInØ   ß A2_ipd…Ÿß	 AddressInØ   ß A3_ipd…⁄ß	 AddressInØ   ß A4_ipd…€ß	 AddressInØ   ß A5_ipd…‹ß	 AddressInØ   ß A6_ipd…›ß	 AddressInØ   ß A7_ipd…ﬁß	 AddressInØ   ß A8_ipd…ﬂß	 AddressInØ	   ß A9_ipd…‡ß	 AddressInØ
   ß A10_ipd…·ß	 AddressInØ   ß A11_ipd…‚ß	 AddressInØ   ß A12_ipd…„ß	 AddressInØ   ß A13_ipd…‰ß	 AddressInØ   ß A14_ipd…Âß	 AddressInØ   ß A15_ipd…Á …Ílß	 mem_state(ß desel…Îß begin_rd…Ïß begin_wr…Ìß burst_rd…Óß burst_wr…Ô …Òpß stateß	 mem_state …Ûlß sequence(gØ    aØ   .ß INTEGER`Ø   aØ    …Ùlß seqtab(gØ    aØ   .ß sequence …ˆkß il0ß sequenceØ    Ø   Ø   Ø    …˜kß il1ß sequenceØ    Ø   Ø   Ø    …¯kß il2ß sequenceØ    Ø   Ø   Ø    …˘kß il3ß sequenceØ    Ø   Ø   Ø    …˙kß ilß seqtabß il0ß il1ß il2ß il3 …¸kß ln0ß sequenceØ    Ø   Ø   Ø    …˝kß ln1ß sequenceØ    Ø   Ø   Ø    …˛kß ln2ß sequenceØ    Ø   Ø   Ø       kß ln3ß sequenceØ    Ø   Ø   Ø    …kß lnß seqtabß ln0ß ln1ß ln2ß ln3 …pß	 Burst_Seqß seqtab …pß D_zdß std_logic_vectorØ   bØ     …)…	ß Burst_Setup;…)…Bß LBONegIn¨1J…ß	 Burst_Seqß il …L…ß	 Burst_Seqß ln …*B …D …*;ß Burst_Setup …ß Behavior;ß BWDNInß BWCNInß BWBNInß BWANInß DatDInß DatCIn…ß DatBInß DatAInß CLKInß CKENInß	 AddressInß RIn…ß OENegInß ADVInß CE2Inß CE1NegInß CE2NegIn…lß command_type(ß ds…ß burst… ß read…!ß write…" …%sß Tviol_BWDN_CLKß X01¨0 …&sß TD_BWDN_CLKß VitalTimingDataType …(sß Tviol_BWCN_CLKß X01¨0 …)sß TD_BWCN_CLKß VitalTimingDataType …+sß Tviol_BWBN_CLKß X01¨0 …,sß TD_BWBN_CLKß VitalTimingDataType ….sß Tviol_BWAN_CLKß X01¨0 …/sß TD_BWAN_CLKß VitalTimingDataType …1sß Tviol_CKENIn_CLKß X01¨0 …2sß TD_CKENIn_CLKß VitalTimingDataType …4sß Tviol_ADVIn_CLKß X01¨0 …5sß TD_ADVIn_CLKß VitalTimingDataType …7sß Tviol_CE1NegIn_CLKß X01¨0 …8sß TD_CE1NegIn_CLKß VitalTimingDataType …:sß Tviol_CE2NegIn_CLKß X01¨0 …;sß TD_CE2NegIn_CLKß VitalTimingDataType …=sß Tviol_CE2In_CLKß X01¨0 …>sß TD_CE2In_CLKß VitalTimingDataType …@sß Tviol_RIn_CLKß X01¨0 …Asß
 TD_RIn_CLKß VitalTimingDataType …Csß Tviol_DatDIn_CLKß X01¨0 …Dsß TD_DatDIn_CLKß VitalTimingDataType …Fsß Tviol_DatCIn_CLKß X01¨0 …Gsß TD_DatCIn_CLKß VitalTimingDataType …Isß Tviol_DatBIn_CLKß X01¨0 …Jsß TD_DatBIn_CLKß VitalTimingDataType …Lsß Tviol_DatAIn_CLKß X01¨0 …Msß TD_DatAIn_CLKß VitalTimingDataType …Osß Tviol_AddressIn_CLKß X01¨0 …Psß TD_AddressIn_CLKß VitalTimingDataType …Rsß	 Pviol_CLKß X01¨0 …Ssß PD_CLKß VitalPeriodDataTypeß VitalPeriodDataInit …Vlß MemStore(gØ    aØˇˇ .ß INTEGER…W`Ø   aØˇ   …Ysß MemDataAß MemStore …Zsß MemDataBß MemStore …[sß MemDataCß MemStore …\sß MemDataDß MemStore …^sß MemAddrß NATURAL`Ø    aØˇˇ  …_sß MemAddr1ß NATURAL`Ø    aØˇˇ  …`sß	 startaddrß NATURAL`Ø    aØˇˇ  …bsß	 Burst_Cntß NATURAL`Ø    aØ   Ø     …csß memstartß NATURAL`Ø    aØ   Ø     …dsß offsetß INTEGER`Ø   aØ   Ø     …fsß commandß command_type …hsß BWD1ß UX01 …isß BWC1ß UX01 …jsß BWB1ß UX01 …ksß BWA1ß UX01 …msß BWD2ß UX01 …nsß BWC2ß UX01 …osß BWB2ß UX01 …psß BWA2ß UX01 …rsß wr1ß booleanß false …ssß wr2ß booleanß false …tsß wr3ß booleanß false …wsß	 Violationß X01¨0 …ysß OBuf1ß std_logic_vectorØ   bØ    …z0¨Z …{sß OBuf2ß std_logic_vectorØ   bØ    …|0¨Z …~)…ÉBß TimingChecksOnJ…Öß VitalSetupHoldCheck…Üß
 TestSignalß BWDNIn…áß TestSignalName≠   "BWD"…àß	 RefSignalß CLKIn…âß RefSignalName≠   "CLK"…äß	 SetupHighß tsetup_BWANeg_CLK…ãß SetupLowß tsetup_BWANeg_CLK…åß HoldHighß thold_BWANeg_CLK…çß HoldLowß thold_BWANeg_CLK…éß CheckEnabledß CKENIn¨0…èß RefTransition¨/…êß	 HeaderMsgß InstancePath!ß partID…ëß
 TimingDataß TD_BWDN_CLK…íß XOnß XOn…ìß MsgOnß MsgOn…îß	 Violationß Tviol_BWDN_CLK …ñß VitalSetupHoldCheck…óß
 TestSignalß BWCNIn…òß TestSignalName≠   "BWC"…ôß	 RefSignalß CLKIn…öß RefSignalName≠   "CLK"…õß	 SetupHighß tsetup_BWANeg_CLK…úß SetupLowß tsetup_BWANeg_CLK…ùß HoldHighß thold_BWANeg_CLK…ûß HoldLowß thold_BWANeg_CLK…üß CheckEnabledß CKENIn¨0…†ß RefTransition¨/…°ß	 HeaderMsgß InstancePath!ß partID…¢ß
 TimingDataß TD_BWCN_CLK…£ß XOnß XOn…§ß MsgOnß MsgOn…•ß	 Violationß Tviol_BWCN_CLK …ßß VitalSetupHoldCheck…®ß
 TestSignalß BWBNIn…©ß TestSignalName≠   "BWB"…™ß	 RefSignalß CLKIn…´ß RefSignalName≠   "CLK"…¨ß	 SetupHighß tsetup_BWANeg_CLK…≠ß SetupLowß tsetup_BWANeg_CLK…Æß HoldHighß thold_BWANeg_CLK…Øß HoldLowß thold_BWANeg_CLK…∞ß CheckEnabledß CKENIn¨0…±ß RefTransition¨/…≤ß	 HeaderMsgß InstancePath!ß partID…≥ß
 TimingDataß TD_BWBN_CLK…¥ß XOnß XOn…µß MsgOnß MsgOn…∂ß	 Violationß Tviol_BWBN_CLK …∏ß VitalSetupHoldCheck…πß
 TestSignalß BWANIn…∫ß TestSignalName≠   "BWA"…ªß	 RefSignalß CLKIn…ºß RefSignalName≠   "CLK"…Ωß	 SetupHighß tsetup_BWANeg_CLK…æß SetupLowß tsetup_BWANeg_CLK…øß HoldHighß thold_BWANeg_CLK…¿ß HoldLowß thold_BWANeg_CLK…¡ß CheckEnabledß CKENIn¨0…¬ß RefTransition¨/…√ß	 HeaderMsgß InstancePath!ß partID…ƒß
 TimingDataß TD_BWAN_CLK…≈ß XOnß XOn…∆ß MsgOnß MsgOn…«ß	 Violationß Tviol_BWAN_CLK ……ß VitalSetupHoldCheck… ß
 TestSignalß CKENIn…Àß TestSignalName≠
   "CLKENNeg"…Ãß	 RefSignalß CLKIn…Õß RefSignalName≠   "CLK"…Œß	 SetupHighß tsetup_CLKENNeg_CLK…œß SetupLowß tsetup_CLKENNeg_CLK…–ß HoldHighß thold_CLKENNeg_CLK…—ß HoldLowß thold_CLKENNeg_CLK…“ß CheckEnabledß TRUE…”ß RefTransition¨/…‘ß	 HeaderMsgß InstancePath!ß partID…’ß
 TimingDataß TD_CKENIn_CLK…÷ß XOnß XOn…◊ß MsgOnß MsgOn…ÿß	 Violationß Tviol_CKENIn_CLK …⁄ß VitalSetupHoldCheck…€ß
 TestSignalß ADVIn…‹ß TestSignalName≠   "ADV"…›ß	 RefSignalß CLKIn…ﬁß RefSignalName≠   "CLK"…ﬂß	 SetupHighß tsetup_ADV_CLK…‡ß SetupLowß tsetup_ADV_CLK…·ß HoldHighß thold_ADV_CLK…‚ß HoldLowß thold_ADV_CLK…„ß CheckEnabledß CKENIn¨0…‰ß RefTransition¨/…Âß	 HeaderMsgß InstancePath!ß partID…Êß
 TimingDataß TD_ADVIn_CLK…Áß XOnß XOn…Ëß MsgOnß MsgOn…Èß	 Violationß Tviol_ADVIn_CLK …Îß VitalSetupHoldCheck…Ïß
 TestSignalß CE1NegIn…Ìß TestSignalName≠   "CE1Neg"…Óß	 RefSignalß CLKIn…Ôß RefSignalName≠   "CLK"…ß	 SetupHighß tsetup_CE2_CLK…Òß SetupLowß tsetup_CE2_CLK…Úß HoldHighß thold_CE2_CLK…Ûß HoldLowß thold_CE2_CLK…Ùß CheckEnabledß CKENIn¨0…ıß RefTransition¨/…ˆß	 HeaderMsgß InstancePath!ß partID…˜ß
 TimingDataß TD_CE1NegIn_CLK…¯ß XOnß XOn…˘ß MsgOnß MsgOn…˙ß	 Violationß Tviol_CE1NegIn_CLK …¸ß VitalSetupHoldCheck…˝ß
 TestSignalß CE2NegIn…˛ß TestSignalName≠   "CE2Neg"   ß	 RefSignalß CLKIn…ß RefSignalName≠   "CLK"…ß	 SetupHighß tsetup_CE2_CLK…ß SetupLowß tsetup_CE2_CLK…ß HoldHighß thold_CE2_CLK…ß HoldLowß thold_CE2_CLK…ß CheckEnabledß CKENIn¨0…ß RefTransition¨/…ß	 HeaderMsgß InstancePath!ß partID…	ß
 TimingDataß TD_CE2NegIn_CLK…
ß XOnß XOn…ß MsgOnß MsgOn…ß	 Violationß Tviol_CE2NegIn_CLK …ß VitalSetupHoldCheck…ß
 TestSignalß CE2In…ß TestSignalName≠   "CE2"…ß	 RefSignalß CLKIn…ß RefSignalName≠   "CLK"…ß	 SetupHighß tsetup_CE2_CLK…ß SetupLowß tsetup_CE2_CLK…ß HoldHighß thold_CE2_CLK…ß HoldLowß thold_CE2_CLK…ß CheckEnabledß CKENIn¨0…ß RefTransition¨/…ß	 HeaderMsgß InstancePath!ß partID…ß
 TimingDataß TD_CE2In_CLK…ß XOnß XOn…ß MsgOnß MsgOn…ß	 Violationß Tviol_CE2In_CLK …ß VitalSetupHoldCheck… ß
 TestSignalß RIn…!ß TestSignalName≠   "R"…"ß	 RefSignalß CLKIn…#ß RefSignalName≠   "CLK"…$ß	 SetupHighß tsetup_R_CLK…%ß SetupLowß tsetup_R_CLK…&ß HoldHighß thold_R_CLK…'ß HoldLowß thold_R_CLK…(ß CheckEnabledß CKENIn¨0…)ß RefTransition¨/…*ß	 HeaderMsgß InstancePath!ß partID…+ß
 TimingDataß
 TD_RIn_CLK…,ß XOnß XOn…-ß MsgOnß MsgOn….ß	 Violationß Tviol_RIn_CLK …0ß VitalSetupHoldCheck…1ß
 TestSignalß	 AddressIn…2ß TestSignalName≠	   "Address"…3ß	 RefSignalß CLKIn…4ß RefSignalName≠   "CLK"…5ß	 SetupHighß tsetup_A0_CLK…6ß SetupLowß tsetup_A0_CLK…7ß HoldHighß thold_A0_CLK…8ß HoldLowß thold_A0_CLK…9ß CheckEnabledß CKENIn¨0…:ß RefTransition¨/…;ß	 HeaderMsgß InstancePath!ß partID…<ß
 TimingDataß TD_AddressIn_CLK…=ß XOnß XOn…>ß MsgOnß MsgOn…?ß	 Violationß Tviol_AddressIn_CLK …Aß VitalSetupHoldCheck…Bß
 TestSignalß DatDIn…Cß TestSignalName≠   "DatD"…Dß	 RefSignalß CLKIn…Eß RefSignalName≠   "CLK"…Fß	 SetupHighß tsetup_DQA0_CLK…Gß SetupLowß tsetup_DQA0_CLK…Hß HoldHighß thold_DQA0_CLK…Iß HoldLowß thold_DQA0_CLK…Jß CheckEnabledß CKENIn¨0…Kß RefTransition¨/…Lß	 HeaderMsgß InstancePath!ß partID…Mß
 TimingDataß TD_DatDIn_CLK…Nß XOnß XOn…Oß MsgOnß MsgOn…Pß	 Violationß Tviol_DatDIn_CLK …Rß VitalSetupHoldCheck…Sß
 TestSignalß DatCIn…Tß TestSignalName≠   "DatC"…Uß	 RefSignalß CLKIn…Vß RefSignalName≠   "CLK"…Wß	 SetupHighß tsetup_DQA0_CLK…Xß SetupLowß tsetup_DQA0_CLK…Yß HoldHighß thold_DQA0_CLK…Zß HoldLowß thold_DQA0_CLK…[ß CheckEnabledß CKENIn¨0…\ß RefTransition¨/…]ß	 HeaderMsgß InstancePath!ß partID…^ß
 TimingDataß TD_DatCIn_CLK…_ß XOnß XOn…`ß MsgOnß MsgOn…aß	 Violationß Tviol_DatCIn_CLK …cß VitalSetupHoldCheck…dß
 TestSignalß DatBIn…eß TestSignalName≠   "DatB"…fß	 RefSignalß CLKIn…gß RefSignalName≠   "CLK"…hß	 SetupHighß tsetup_DQA0_CLK…iß SetupLowß tsetup_DQA0_CLK…jß HoldHighß thold_DQA0_CLK…kß HoldLowß thold_DQA0_CLK…lß CheckEnabledß CKENIn¨0…mß RefTransition¨/…nß	 HeaderMsgß InstancePath!ß partID…oß
 TimingDataß TD_DatBIn_CLK…pß XOnß XOn…qß MsgOnß MsgOn…rß	 Violationß Tviol_DatBIn_CLK …tß VitalSetupHoldCheck…uß
 TestSignalß DatAIn…vß TestSignalName≠   "DatA"…wß	 RefSignalß CLKIn…xß RefSignalName≠   "CLK"…yß	 SetupHighß tsetup_DQA0_CLK…zß SetupLowß tsetup_DQA0_CLK…{ß HoldHighß thold_DQA0_CLK…|ß HoldLowß thold_DQA0_CLK…}ß CheckEnabledß CKENIn¨0…~ß RefTransition¨/…ß	 HeaderMsgß InstancePath!ß partID…Äß
 TimingDataß TD_DatAIn_CLK…Åß XOnß XOn…Çß MsgOnß MsgOn…Éß	 Violationß Tviol_DatAIn_CLK …Öß VitalPeriodPulseCheck…Üß
 TestSignalß CLKIn…áß TestSignalName≠   "CLK"…àß Periodß tperiod_CLK_posedge…âß PulseWidthLowß tpw_CLK_negedge…äß PulseWidthHighß tpw_CLK_posedge…ãß
 PeriodDataß PD_CLK…åß XOnß XOn…çß MsgOnß MsgOn…éß	 Violationß	 Pviol_CLK…èß	 HeaderMsgß InstancePath!ß partID…êß CheckEnabledß CKENIn¨0 …íß	 Violationß	 Pviol_CLKXß Tviol_DatAIn_CLKXß Tviol_DatBIn_CLK…ìXß Tviol_DatCIn_CLKXß Tviol_DatDIn_CLKX…îß Tviol_AddressIn_CLKXß Tviol_RIn_CLKX…ïß Tviol_CE2In_CLKXß Tviol_CE2NegIn_CLKX…ñß Tviol_CE1NegIn_CLKXß Tviol_ADVIn_CLKX…óß Tviol_CKENIn_CLKXß Tviol_BWAN_CLKX…òß Tviol_BWBN_CLKXß Tviol_BWCN_CLKX…ôß Tviol_BWDN_CLK …úGß	 Violation¨0…ùHß InstancePath!ß partID!≠   ": simulation may be"!…û≠&   " inaccurate due to timing violations"…üIß SeverityMode …°*B …ßBß rising_edgeß CLKInWß CKENIn¨0J…®G_ß Is_Xß BWDNIn…©Hß InstancePath!ß partID!≠   ": Unusable value for BWDN"…™Iß SeverityMode …´G_ß Is_Xß BWCNIn…¨Hß InstancePath!ß partID!≠   ": Unusable value for BWCN"…≠Iß SeverityMode …ÆG_ß Is_Xß BWBNIn…ØHß InstancePath!ß partID!≠   ": Unusable value for BWBN"…∞Iß SeverityMode …±G_ß Is_Xß BWANIn…≤Hß InstancePath!ß partID!≠   ": Unusable value for BWAN"…≥Iß SeverityMode …¥G_ß Is_Xß RIn…µHß InstancePath!ß partID!≠   ": Unusable value for R"…∂Iß SeverityMode …∑G_ß Is_Xß ADVIn…∏Hß InstancePath!ß partID!≠   ": Unusable value for ADV"…πIß SeverityMode …∫G_ß Is_Xß CE2In…ªHß InstancePath!ß partID!≠   ": Unusable value for CE2"…ºIß SeverityMode …ΩG_ß Is_Xß CE1NegIn…æHß InstancePath!ß partID!≠   ": Unusable value for CE1Neg"…øIß SeverityMode …¿G_ß Is_Xß CE2NegIn…¡Hß InstancePath!ß partID!≠   ": Unusable value for CE2Neg"…¬Iß SeverityMode …≈Bß ADVIn¨0Wß CE1NegIn¨1Xß CE2NegIn¨1X…∆ß CE2In¨0J…«ß commandß ds …»Kß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1W……ß ADVIn¨0J… Bß RIn¨1J…Àß commandß read …ÃL…Õß commandß write …Œ*B …œKß ADVIn¨1Wß CE1NegIn¨0Wß CE2NegIn¨0W…–ß CE2In¨1J…—ß commandß burst …“L…”Gß false…‘Hß InstancePath!ß partID!≠   ": Could not decode "…’!≠
   "command."…÷Iß SeverityMode …◊*B …Ÿß wr3ß wr2 …⁄ß wr2ß wr1 …€ß wr1ß false …›Bß wr3J…ﬁBß BWA2¨0J…ﬂBß	 Violation¨XJ…‡ß MemDataAß MemAddr1Ø    …·L…‚ß MemDataAß MemAddr1ß to_natß DatAIn …„*B …‰*B …ÂBß BWB2¨0J…ÊBß	 Violation¨XJ…Áß MemDataBß MemAddr1Ø    …ËL…Èß MemDataBß MemAddr1ß to_natß DatBIn …Í*B …Î*B …ÏBß BWC2¨0J…ÌBß	 Violation¨XJ…Óß MemDataCß MemAddr1Ø    …ÔL…ß MemDataCß MemAddr1ß to_natß DatCIn …Ò*B …Ú*B …ÛBß BWD2¨0J…ÙBß	 Violation¨XJ…ıß MemDataDß MemAddr1Ø    …ˆL…˜ß MemDataDß MemAddr1ß to_natß DatDIn …¯*B …˘*B …˙*B …¸ß MemAddr1ß MemAddr …˝ß OBuf2ß OBuf1    Nß state(…Pß desel…Nß command(…Pß ds…ß OBuf10¨Z …Pß read…ß stateß begin_rd …ß MemAddrß to_natß	 AddressIn …ß	 startaddrß MemAddr …	ß memstartß to_natß	 AddressInØ   bØ     …
Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X …L…ß OBuf1Ø   bØ   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X …L…ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …*B …Bß MemDataDß MemAddrØ   J… ß OBuf1Ø   bØ   0¨U …!Kß MemDataDß MemAddrØ   J…"ß OBuf1Ø   bØ   0¨X …#L…$ß OBuf1Ø   bØ   ß to_slvß MemDataDß MemAddrØ	    …%*B …&Pß write…'ß stateß begin_wr …(ß MemAddrß to_natß	 AddressIn …)ß	 startaddrß MemAddr …*ß memstartß to_natß	 AddressInØ   bØ     …+ß OBuf10¨Z …,ß BWA1ß BWANIn …-ß BWB1ß BWBNIn ….ß BWC1ß BWCNIn …/ß BWD1ß BWDNIn …0ß wr1ß TRUE …1Pß burst…2ß OBuf10¨Z …3*N …5Pß begin_rd…6ß	 Burst_CntØ     …7Nß command(…8Pß ds…9ß stateß desel …:ß OBuf10¨Z …;Pß read…<ß stateß begin_rd …=ß MemAddrß to_natß	 AddressIn …>ß	 startaddrß MemAddr …?ß memstartß to_natß	 AddressInØ   bØ     …@Bß MemDataAß MemAddrØ   J…Aß OBuf1Ø   bØ    0¨U …BKß MemDataAß MemAddrØ   J…Cß OBuf1Ø   bØ    0¨X …DL…Eß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …F*B …GBß MemDataBß MemAddrØ   J…Hß OBuf1Ø   bØ   0¨U …IKß MemDataBß MemAddrØ   J…Jß OBuf1Ø   bØ   0¨X …KL…Lß OBuf1Ø   bØ   ß to_slvß MemDataBß MemAddrØ	    …M*B …NBß MemDataCß MemAddrØ   J…Oß OBuf1Ø   bØ   0¨U …PKß MemDataCß MemAddrØ   J…Qß OBuf1Ø   bØ   0¨X …RL…Sß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …T*B …UBß MemDataDß MemAddrØ   J…Vß OBuf1Ø   bØ   0¨U …WKß MemDataDß MemAddrØ   J…Xß OBuf1Ø   bØ   0¨X …YL…Zß OBuf1Ø   bØ   ß to_slvß MemDataDß MemAddrØ	    …[*B …\Pß write…]ß stateß begin_wr …^ß MemAddrß to_natß	 AddressIn …_ß	 startaddrß MemAddr …`ß memstartß to_natß	 AddressInØ   bØ     …aß OBuf10¨Z …bß BWA1ß BWANIn …cß BWB1ß BWBNIn …dß BWC1ß BWCNIn …eß BWD1ß BWDNIn …fß wr1ß TRUE …gPß burst…hß stateß burst_rd …iß	 Burst_Cntß	 Burst_CntØ    …jBß	 Burst_CntØ   J…kß	 Burst_CntØ     …l*B …mß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …nß MemAddrß	 startaddrß offset …oBß MemDataAß MemAddrØ   J…pß OBuf1Ø   bØ    0¨U …qKß MemDataAß MemAddrØ   J…rß OBuf1Ø   bØ    0¨X …sL…tß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …u*B …vBß MemDataBß MemAddrØ   J…wß OBuf1Ø   bØ   0¨U …xKß MemDataBß MemAddrØ   J…yß OBuf1Ø   bØ   0¨X …zL…{ß OBuf1Ø   bØ   ß to_slvß MemDataBß MemAddrØ	    …|*B …}Bß MemDataCß MemAddrØ   J…~ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…Äß OBuf1Ø   bØ   0¨X …ÅL…Çß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …É*B …ÑBß MemDataDß MemAddrØ   J…Öß OBuf1Ø   bØ   0¨U …ÜKß MemDataDß MemAddrØ   J…áß OBuf1Ø   bØ   0¨X …àL…âß OBuf1Ø   bØ   ß to_slvß MemDataDß MemAddrØ	    …ä*B …ã*N …çPß begin_wr…éß BWA2ß BWA1 …èß BWB2ß BWB1 …êß BWC2ß BWC1 …ëß BWD2ß BWD1 …íß	 Burst_CntØ     …ìNß command(…îPß ds…ïß stateß desel …ñß OBuf10¨Z …óPß read…òß stateß begin_rd …ôß MemAddrß to_natß	 AddressIn …öß	 startaddrß MemAddr …õß memstartß to_natß	 AddressInØ   bØ     …úBß MemDataAß MemAddrØ   J…ùß OBuf1Ø   bØ    0¨U …ûKß MemDataAß MemAddrØ   J…üß OBuf1Ø   bØ    0¨X …†L…°ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …¢*B …£Bß MemDataBß MemAddrØ   J…§ß OBuf1Ø   bØ   0¨U …•Kß MemDataBß MemAddrØ   J…¶ß OBuf1Ø   bØ   0¨X …ßL…®ß OBuf1Ø   bØ   ß to_slvß MemDataBß MemAddrØ	    …©*B …™Bß MemDataCß MemAddrØ   J…´ß OBuf1Ø   bØ   0¨U …¨Kß MemDataCß MemAddrØ   J…≠ß OBuf1Ø   bØ   0¨X …ÆL…Øß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …∞*B …±Bß MemDataDß MemAddrØ   J…≤ß OBuf1Ø   bØ   0¨U …≥Kß MemDataDß MemAddrØ   J…¥ß OBuf1Ø   bØ   0¨X …µL…∂ß OBuf1Ø   bØ   ß to_slvß MemDataDß MemAddrØ	    …∑*B …∏Pß write…πß stateß begin_wr …∫ß MemAddrß to_natß	 AddressIn …ªß	 startaddrß MemAddr …ºß OBuf10¨Z …Ωß BWA1ß BWANIn …æß BWB1ß BWBNIn …øß BWC1ß BWCNIn …¿ß BWD1ß BWDNIn …¡ß wr1ß TRUE …¬Pß burst…√ß stateß burst_wr …ƒß	 Burst_Cntß	 Burst_CntØ    …≈Bß	 Burst_CntØ   J…∆ß	 Burst_CntØ     …«*B …»ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt ……ß MemAddrß	 startaddrß offset … ß BWA1ß BWANIn …Àß BWB1ß BWBNIn …Ãß BWC1ß BWCNIn …Õß BWD1ß BWDNIn …Œß wr1ß TRUE …œ*N …—Pß burst_rd…“Nß command(…”Pß ds…‘ß stateß desel …’ß OBuf10¨Z …÷Pß read…◊ß stateß begin_rd …ÿß MemAddrß to_natß	 AddressIn …Ÿß	 startaddrß MemAddr …⁄ß memstartß to_natß	 AddressInØ   bØ     …€Bß MemDataAß MemAddrØ   J…‹ß OBuf1Ø   bØ    0¨U …›Kß MemDataAß MemAddrØ   J…ﬁß OBuf1Ø   bØ    0¨X …ﬂL…‡ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …·*B …‚Bß MemDataBß MemAddrØ   J…„ß OBuf1Ø   bØ   0¨U …‰Kß MemDataBß MemAddrØ   J…Âß OBuf1Ø   bØ   0¨X …ÊL…Áß OBuf1Ø   bØ   ß to_slvß MemDataBß MemAddrØ	    …Ë*B …ÈBß MemDataCß MemAddrØ   J…Íß OBuf1Ø   bØ   0¨U …ÎKß MemDataCß MemAddrØ   J…Ïß OBuf1Ø   bØ   0¨X …ÌL…Óß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …Ô*B …Bß MemDataDß MemAddrØ   J…Òß OBuf1Ø   bØ   0¨U …ÚKß MemDataDß MemAddrØ   J…Ûß OBuf1Ø   bØ   0¨X …ÙL…ıß OBuf1Ø   bØ   ß to_slvß MemDataDß MemAddrØ	    …ˆ*B …˜Pß write…¯ß stateß begin_wr …˘ß MemAddrß to_natß	 AddressIn …˙ß	 startaddrß MemAddr …˚ß memstartß to_natß	 AddressInØ   bØ     …¸ß OBuf10¨Z …˝ß BWA1ß BWANIn …˛ß BWB1ß BWBNIn     ß BWC1ß BWCNIn …ß BWD1ß BWDNIn …ß wr1ß TRUE …Pß burst…ß	 Burst_Cntß	 Burst_CntØ    …Bß	 Burst_CntØ   J…ß	 Burst_CntØ     …*B …ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …	ß MemAddrß	 startaddrß offset …
Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X …L…ß OBuf1Ø   bØ   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X …L…ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …*B …Bß MemDataDß MemAddrØ   J… ß OBuf1Ø   bØ   0¨U …!Kß MemDataDß MemAddrØ   J…"ß OBuf1Ø   bØ   0¨X …#L…$ß OBuf1Ø   bØ   ß to_slvß MemDataDß MemAddrØ	    …%*B …&*N …(Pß burst_wr…)Nß command(…*Pß ds…+ß stateß desel …,ß OBuf10¨Z …-Pß read….ß stateß begin_rd …/ß MemAddrß to_natß	 AddressIn …0ß	 startaddrß MemAddr …1ß memstartß to_natß	 AddressInØ   bØ     …2Bß MemDataAß MemAddrØ   J…3ß OBuf1Ø   bØ    0¨U …4Kß MemDataAß MemAddrØ   J…5ß OBuf1Ø   bØ    0¨X …6L…7ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …8*B …9Bß MemDataBß MemAddrØ   J…:ß OBuf1Ø   bØ   0¨U …;Kß MemDataBß MemAddrØ   J…<ß OBuf1Ø   bØ   0¨X …=L…>ß OBuf1Ø   bØ   ß to_slvß MemDataBß MemAddrØ	    …?*B …@Bß MemDataCß MemAddrØ   J…Aß OBuf1Ø   bØ   0¨U …BKß MemDataCß MemAddrØ   J…Cß OBuf1Ø   bØ   0¨X …DL…Eß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …F*B …GBß MemDataDß MemAddrØ   J…Hß OBuf1Ø   bØ   0¨U …IKß MemDataDß MemAddrØ   J…Jß OBuf1Ø   bØ   0¨X …KL…Lß OBuf1Ø   bØ   ß to_slvß MemDataDß MemAddrØ	    …M*B …NPß write…Oß stateß begin_wr …Pß MemAddrß to_natß	 AddressIn …Qß	 startaddrß MemAddr …Rß memstartß to_natß	 AddressInØ   bØ     …Sß OBuf10¨Z …Tß BWA1ß BWANIn …Uß BWB1ß BWBNIn …Vß BWC1ß BWCNIn …Wß BWD1ß BWDNIn …Xß wr1ß TRUE …YPß burst…Zß	 Burst_Cntß	 Burst_CntØ    …[Bß	 Burst_CntØ   J…\ß	 Burst_CntØ     …]*B …^ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …_ß MemAddrß	 startaddrß offset …`ß BWA1ß BWANIn …aß BWB1ß BWBNIn …bß BWC1ß BWCNIn …cß BWD1ß BWDNIn …dß wr1ß TRUE …e*N …g*N …iBß OENegIn¨0J…jß D_zd0¨Zß OBuf2}Ø   ß ns …k*B …m*B …oBß OENegIn¨1J…pß D_zd0¨Z …qL…rß D_zdß OBuf2 …s*B …u*; …zß
 DataOutBlk/ß iuØ   bØ    A…{ß DataOut_Delay;ß D_zdß i…|sß D_GlitchDataß VitalGlitchDataArrayTypeØ   bØ     …})…~ß VitalPathDelay01Z…ß	 OutSignalß DataOutß i…Äß OutSignalName≠   "Data"…Åß OutTempß D_zdß i…Çß Modeß VitalTransport…Éß
 GlitchDataß D_GlitchDataß i…Ñß Paths…ÖØ   ß InputChangeTimeß CLKInß
 LAST_EVENT…Üß	 PathDelayß tpd_CLK_DQA0…áß PathConditionß OENegIn¨0…àØ   ß InputChangeTimeß OENegInß
 LAST_EVENT…âß	 PathDelayß tpd_OENeg_DQA0…äß PathConditionß TRUE…ã…å …é*; …è*A …ë*9 …ì*ß rtl ™
V 000072 60 7 1463086263906 ./src/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000042 11 4583 1463086263797 idt71v3556
E idt71v3556 VHDL
L IEEE;STD;
U ieee.vital_timing;STD.STANDARD;ieee.std_logic_1164;
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G InstancePath STRING = DefaultInstancePath
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G MsgOn BOOLEAN = DefaultMsgOn
G XOn BOOLEAN = DefaultXon
G SeverityMode SEVERITY_LEVEL = WARNING
G TimingModel STRING = DefaultTimingModel
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P ADV _in std_logic = 'U'
P R _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CLK _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
X idt71v3556
I 000042 11 3616 1463086263797 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1463086263797
118
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
tipd_A0 0 30 63 1 . 37
tipd_A1 1 30 165 1 . 38
tipd_A2 2 30 267 1 . 39
tipd_A3 3 30 369 1 . 40
tipd_A4 4 30 471 1 . 41
tipd_A5 5 30 573 1 . 42
tipd_A6 6 30 675 1 . 43
tipd_A7 7 30 777 1 . 44
tipd_A8 8 30 879 1 . 45
tipd_A9 9 30 981 1 . 46
tipd_A10 10 30 1083 1 . 47
tipd_A11 11 30 1188 1 . 48
tipd_A12 12 30 1293 1 . 49
tipd_A13 13 30 1398 1 . 50
tipd_A14 14 30 1503 1 . 51
tipd_A15 15 30 1608 1 . 52
tipd_DQA0 16 30 1713 1 . 54
tipd_DQA1 17 30 1818 1 . 55
tipd_DQA2 18 30 1923 1 . 56
tipd_DQA3 19 30 2028 1 . 57
tipd_DQB0 20 30 2133 1 . 63
tipd_DQB1 21 30 2238 1 . 64
tipd_DQB2 22 30 2343 1 . 65
tipd_DQB3 23 30 2448 1 . 66
tipd_DQC0 24 30 2553 1 . 72
tipd_DQC1 25 30 2658 1 . 73
tipd_DQC2 26 30 2763 1 . 74
tipd_DQC3 27 30 2868 1 . 75
tipd_DQD0 28 30 2973 1 . 81
tipd_DQD1 29 30 3078 1 . 82
tipd_DQD2 30 30 3183 1 . 83
tipd_DQD3 31 30 3288 1 . 84
tipd_ADV 32 30 3393 1 . 90
tipd_R 33 30 3498 1 . 91
tipd_CLKENNeg 34 30 3603 1 . 92
tipd_BWDNeg 35 30 3708 1 . 93
tipd_BWCNeg 36 30 3813 1 . 94
tipd_BWBNeg 37 30 3918 1 . 95
tipd_BWANeg 38 30 4023 1 . 96
tipd_CE1Neg 39 30 4128 1 . 97
tipd_CE2Neg 40 30 4233 1 . 98
tipd_CE2 41 30 4338 1 . 99
tipd_CLK 42 30 4443 1 . 100
tipd_LBONeg 43 30 4548 1 . 101
tipd_OENeg 44 30 4653 1 . 102
tpd_CLK_DQA0 45 30 4758 1 . 104
tpd_OENeg_DQA0 46 30 4855 1 . 105
tpw_CLK_posedge 47 30 4952 1 . 107
tpw_CLK_negedge 48 30 5070 1 . 108
tperiod_CLK_posedge 49 30 5188 1 . 110
tsetup_CLKENNeg_CLK 50 30 5306 1 . 112
tsetup_A0_CLK 51 30 5424 1 . 113
tsetup_DQA0_CLK 52 30 5542 1 . 114
tsetup_R_CLK 53 30 5660 1 . 115
tsetup_ADV_CLK 54 30 5778 1 . 116
tsetup_CE2_CLK 55 30 5896 1 . 117
tsetup_BWANeg_CLK 56 30 6014 1 . 118
thold_CLKENNeg_CLK 57 30 6132 1 . 120
thold_A0_CLK 58 30 6250 1 . 121
thold_DQA0_CLK 59 30 6368 1 . 122
thold_R_CLK 60 30 6486 1 . 123
thold_ADV_CLK 61 30 6604 1 . 124
thold_CE2_CLK 62 30 6722 1 . 125
thold_BWANeg_CLK 63 30 6840 1 . 126
~STRING~12 64 5 6957 1 . 128
InstancePath 65 30 7071 1 . 128
TimingChecksOn 66 30 7177 1 . 129
MsgOn 67 30 7270 1 . 130
XOn 68 30 7364 1 . 131
SeverityMode 69 30 7457 1 . 132
~STRING~121 70 5 7536 1 . 134
TimingModel 71 30 7650 1 . 134
A0 72 29 7756 1 . 137
A1 73 29 7865 1 . 138
A2 74 29 7974 1 . 139
A3 75 29 8083 1 . 140
A4 76 29 8192 1 . 141
A5 77 29 8301 1 . 142
A6 78 29 8410 1 . 143
A7 79 29 8519 1 . 144
A8 80 29 8628 1 . 145
A9 81 29 8737 1 . 146
A10 82 29 8846 1 . 147
A11 83 29 8957 1 . 148
A12 84 29 9068 1 . 149
A13 85 29 9179 1 . 150
A14 86 29 9290 1 . 151
A15 87 29 9401 1 . 152
DQA0 88 29 9512 1 . 154
DQA1 89 29 9623 1 . 155
DQA2 90 29 9734 1 . 156
DQA3 91 29 9845 1 . 157
DQB0 92 29 9956 1 . 163
DQB1 93 29 10067 1 . 164
DQB2 94 29 10178 1 . 165
DQB3 95 29 10289 1 . 166
DQC0 96 29 10400 1 . 172
DQC1 97 29 10511 1 . 173
DQC2 98 29 10622 1 . 174
DQC3 99 29 10733 1 . 175
DQD0 100 29 10844 1 . 181
DQD1 101 29 10956 1 . 182
DQD2 102 29 11068 1 . 183
DQD3 103 29 11180 1 . 184
ADV 104 29 11292 1 . 190
R 105 29 11404 1 . 191
CLKENNeg 106 29 11516 1 . 192
BWDNeg 107 29 11628 1 . 193
BWCNeg 108 29 11740 1 . 194
BWBNeg 109 29 11852 1 . 195
BWANeg 110 29 11964 1 . 196
CE1Neg 111 29 12076 1 . 197
CE2Neg 112 29 12188 1 . 198
CE2 113 29 12300 1 . 199
CLK 114 29 12412 1 . 200
LBONeg 115 29 12524 1 . 201
OENeg 116 29 12636 1 . 202
VITAL_LEVEL0 117 11 12748 1 . 204
#SPECIFICATION 
117
#END
I 000031 54 12872 0 idt71v3556
12
1
12
00000034
1
./src/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 4 4
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 5 5
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 6 6
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 7 7
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 8 8
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 9 9
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 10 10
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 11 11
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 12 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 13 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 14 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 45
45
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 46 46
46
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 47 47
47
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 48 48
48
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 49 49
49
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 50 50
50
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 51 51
51
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 52 52
52
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 53 53
53
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 54 54
54
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 55 55
55
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 56 56
56
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 57 57
57
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 58 58
58
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 59 59
59
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 60 60
60
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 61 61
61
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 62 62
62
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 63 63
63
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
5
513
5
12 ~ ~ 64 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 65 64
64
1
12 ~ ~ 64 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 66 65
65
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
30
1
30
12 ~ ~ 67 66
66
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 68 67
67
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
30
1
30
12 ~ ~ 69 68
68
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
5
513
5
12 ~ ~ 70 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 71 69
69
1
12 ~ ~ 70 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
29
1
29
12 ~ ~ 72 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 73 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 74 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 75 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 76 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 77 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 78 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 79 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 80 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 81 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 82 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 83 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 84 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 85 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 86 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 87 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 88 16
16
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 89 17
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 90 18
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 91 19
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 92 20
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 93 21
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 22
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 23
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 24
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 25
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 26
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 27
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 28
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 29
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 32
32
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 33
33
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 34
34
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 35
35
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 36
36
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 37
37
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 38
38
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 39
39
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 40
40
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 41
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 42
42
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 43
43
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 116 44
44
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 117 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
V 000048 60 873 1463086264096 ./src/top.vhd*top
Ver. 1.01
     …&ß IEEE 'ß IEEE	ß std_logic_1164	1 …'ß IEEE	ß VITAL_timing	1 …'ß IEEE	ß VITAL_primitives	1 …&ß work …'ß work	ß	 gen_utils	1 …'ß work	ß conversions	1 …	2ß top(…+…ß FLOWTHROUGHß integerØ     …ß ASIZEß integerØ    …ß DSIZEß integerØ    …ß BWSIZEß integerØ   … …,…ß clkuß	 std_logic …ß RESET_Nuß	 std_logic …ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …ß RD_WR_Nuß	 std_logic …ß ADDR_ADV_LD_Nuß	 std_logic …ß DMuß std_logic_vectorß BWSIZEØ   bØ     …"ß SAvß std_logic_vectorß ASIZEØ   bØ     …#ß DQwß std_logic_vectorß DSIZEØ   bØ     …$ß RW_Nvß	 std_logic …%ß ADV_LD_Nvß	 std_logic …&ß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …' …(*ß top ™
V 000051 60 7 1463086264096 ./src/top.vhd*top__opt
2I 000044 52 18002         1463086264174 RTL
147_____
58
RTL
4
20
std
.
.
1
1
18
PLL1
1
18
13 ~ ~ 0 0
51
0
1
29
inclk0
16385
29
13 ~ ~ 1 0
54
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c0
16385
29
13 ~ ~ 2 0
56
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 3 0
57
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 4 0
61
1
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 5 0
64
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 6 0
65
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 7 0
66
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 8 0
67
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 9 0
72
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 10 0
73
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 11 0
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 12 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 19 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 20 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 21 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
21
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 20 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 21 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 28 0
76
2
67
0
1
13 ~ ~ 11 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 29 1
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 30 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 31 0
77
3
67
0
1
13 ~ ~ 29 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 32 2
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 33 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 34 0
78
4
68
0
1
13 ~ ~ 32 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 35 0
79
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 36 0
80
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 37 3
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 38 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 39 0
81
7
67
0
1
13 ~ ~ 37 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 40 4
85
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 41 0
85
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 42 0
85
8
68
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
86
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
86
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 45 0
86
9
69
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 46 0
87
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 47 0
88
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 48 6
89
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 49 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 49 0
89
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 50 0
89
12
68
0
1
13 ~ ~ 48 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
18
idt71v3556
1
18
13 ~ ~ 51 0
93
2
1
30
tipd_A0
16385
30
13 ~ ~ 52 0
95
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 53 0
96
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 54 0
97
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 55 0
98
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 56 0
99
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 57 0
100
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 58 0
101
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 59 0
102
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 60 0
103
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 61 0
104
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 62 0
105
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 63 0
106
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 64 0
107
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 65 0
108
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 66 0
109
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 67 0
110
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 68 0
112
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 69 0
113
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 70 0
114
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 71 0
115
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 72 0
121
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 73 0
122
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 74 0
123
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 75 0
124
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 76 0
130
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 77 0
131
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 78 0
132
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 79 0
133
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 80 0
139
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 81 0
140
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 82 0
141
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 83 0
142
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
29
A0
16385
29
13 ~ ~ 84 0
167
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 85 0
168
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 86 0
169
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 87 0
170
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 88 0
171
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 89 0
172
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 90 0
173
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 91 0
174
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 92 0
175
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 93 0
176
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 94 0
177
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 95 0
178
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 96 0
179
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 97 0
180
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 98 0
181
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 99 0
182
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 100 0
184
16
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 101 0
185
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 102 0
186
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 103 0
187
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 104 0
193
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 105 0
194
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 106 0
195
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 107 0
196
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 108 0
202
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 109 0
203
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 110 0
204
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 111 0
205
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 112 0
211
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 113 0
212
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 114 0
213
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 115 0
214
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 116 0
220
32
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
221
33
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 118 0
222
34
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 119 0
223
35
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 120 0
224
36
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 121 0
225
37
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 122 0
226
38
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 123 0
227
39
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 124 0
228
40
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 125 0
229
41
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
clk
16385
29
13 ~ ~ 126 0
230
42
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 127 0
231
43
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 128 0
232
44
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
32
45
1
3
PLL_clk
1
3
13 ~ ~ 129 0
237
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 130 1
237
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1318
513
5
13 ~ ~ 131 7
238
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 132 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1317
521
5
13 ~ ~ 132 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 133 2
238
15
1
13 ~ ~ 131 7
0
15 ieee std_logic_1164 5 3
0
0
1
3
clkzbt
1
3
13 ~ ~ 134 3
239
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
adv_ld_n_m
1
3
13 ~ ~ 135 4
240
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 136 5
241
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1320
513
5
13 ~ ~ 137 8
242
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 138 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1319
521
5
13 ~ ~ 138 0
242
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 139 6
242
19
1
13 ~ ~ 137 8
0
15 ieee std_logic_1164 5 3
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 144 0
248
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 145 0
254
1
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 4 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 146 0
281
2
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 51 0
0
0
0
0
1
0
0
V 000056 60 5564 1463086264171 ./src/top.vhd*top|21+RTL
Ver. 1.01
     ….8ß RTL.ß top(…3iß PLL1…5,…6ß inclk0uß	 std_logic …8ß c0vß	 std_logic …9ß lockedvß	 std_logic…: …;*i …=iß zbt_ctrl_top…?+…@ß FLOWTHROUGHß integerØ     …Aß ASIZEß integerØ    …Bß DSIZEß integerØ    …Cß BWSIZEß integerØ   …D …F,…Hß clkuß	 std_logic …Iß RESET_Nuß	 std_logic …Lß ADDRuß std_logic_vectorß ASIZEØ   bØ     …Mß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …Nß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Oß RD_WR_Nuß	 std_logic …Pß ADDR_ADV_LD_Nuß	 std_logic …Qß DMuß std_logic_vectorß BWSIZEØ   bØ     …Uß SAvß std_logic_vectorß ASIZEØ   bØ     …Vß DQwß std_logic_vectorß DSIZEØ   bØ     …Wß RW_Nvß	 std_logic …Xß ADV_LD_Nvß	 std_logic …Yß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …Z …[*i …]iß
 idt71v3556…^+…_ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …aß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …bß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …cß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …dß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …eß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …fß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …gß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …hß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …iß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …jß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …kß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …lß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …mß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …nß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …pß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …qß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …rß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …sß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …yß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …zß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …{ß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …|ß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …Çß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Éß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …Ñß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …Öß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …ãß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …åß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …çß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …éß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01…î …ï,…ßß A0uß	 std_logic¨U …®ß A1uß	 std_logic¨U …©ß A2uß	 std_logic¨U …™ß A3uß	 std_logic¨U …´ß A4uß	 std_logic¨U …¨ß A5uß	 std_logic¨U …≠ß A6uß	 std_logic¨U …Æß A7uß	 std_logic¨U …Øß A8uß	 std_logic¨U …∞ß A9uß	 std_logic¨U …±ß A10uß	 std_logic¨U …≤ß A11uß	 std_logic¨U …≥ß A12uß	 std_logic¨U …¥ß A13uß	 std_logic¨U …µß A14uß	 std_logic¨U …∂ß A15uß	 std_logic¨U …∏ß DQA0wß	 std_logic¨U …πß DQA1wß	 std_logic¨U …∫ß DQA2wß	 std_logic¨U …ªß DQA3wß	 std_logic¨U …¡ß DQB0wß	 std_logic¨U …¬ß DQB1wß	 std_logic¨U …√ß DQB2wß	 std_logic¨U …ƒß DQB3wß	 std_logic¨U … ß DQC0wß	 std_logic¨U …Àß DQC1wß	 std_logic¨U …Ãß DQC2wß	 std_logic¨U …Õß DQC3wß	 std_logic¨U …”ß DQD0wß	 std_logic¨U …‘ß DQD1wß	 std_logic¨U …’ß DQD2wß	 std_logic¨U …÷ß DQD3wß	 std_logic¨U …‹ß ADVuß	 std_logic¨U …›ß Ruß	 std_logic¨U …ﬁß CLKENNeguß	 std_logic¨U …ﬂß BWDNeguß	 std_logic¨U …‡ß BWCNeguß	 std_logic¨U …·ß BWBNeguß	 std_logic¨U …‚ß BWANeguß	 std_logic¨U …„ß CE1Neguß	 std_logic¨U …‰ß CE2Neguß	 std_logic¨U …Âß CE2uß	 std_logic¨U …Êß clkuß	 std_logic¨U …Áß LBONeguß	 std_logic¨1 …Ëß OENeguß	 std_logic¨U…Í …Î*i …Ìpß PLL_clkß lockedß	 std_logic …Ópß satß std_logic_vectorß ASIZEØ   bØ     …Ôpß clkzbtß	 std_logic …pß
 adv_ld_n_mß	 std_logic …Òpß rw_n_mß	 std_logic …Úpß bw_n_mß std_logic_vectorß BWSIZEØ   bØ     …Û)…Ùß BW_Nß bw_n_m …ıß RW_Nß rw_n_m …ˆß ADV_LD_Nß
 adv_ld_n_m …˜ß SAß sat …¯ß	 PLL1_instß PLL1,6…˘ß inclk0ß clk…˙ß lockedß locked…˚ß c0ß PLL_clk…¸ …˛ß zbt_ctrl_top_inst1ß zbt_ctrl_top ˇ   +6…ß FLOWTHROUGHß FLOWTHROUGH…ß ASIZEß ASIZE…ß DSIZEß DSIZE…ß BWSIZEß BWSIZE……,6…ß clkß PLL_clk…ß RESET_Nß RESET_N…ß ADDRß ADDR…ß DATA_INß DATA_IN…ß DATA_OUTß DATA_OUT…ß RD_WR_Nß RD_WR_N…ß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…ß DMß DM…ß SAß SA…ß DQß DQ…ß RW_Nß RW_N…ß ADV_LD_Nß ADV_LD_N…ß BW_Nß BW_N… …ß idt71v3556pß
 idt71v3556…,6…'ß A0ß satØ    …(ß A1ß satØ   …)ß A2ß satØ   …*ß A3ß satØ   …+ß A4ß satØ   …,ß A5ß satØ   …-ß A6ß satØ   ….ß A7ß satØ   …/ß A8ß satØ   …0ß A9ß satØ	   …1ß A10ß satØ
   …2ß A11ß satØ   …3ß A12ß satØ   …4ß A13ß satØ   …5ß A14ß satØ   …6ß A15ß satØ   …8ß DQA0ß DQØ    …9ß DQA1ß DQØ   …:ß DQA2ß DQØ   …;ß DQA3ß DQØ   …Aß DQB0ß DQØ   …Bß DQB1ß DQØ   …Cß DQB2ß DQØ   …Dß DQB3ß DQØ   …Jß DQC0ß DQØ   …Kß DQC1ß DQØ	   …Lß DQC2ß DQØ
   …Mß DQC3ß DQØ   …Sß DQD0ß DQØ   …Tß DQD1ß DQØ   …Uß DQD2ß DQØ   …Vß DQD3ß DQØ   …\ß ADVß
 adv_ld_n_m…]ß Rß rw_n_m…_ß BWDNegß bw_n_mØ   …`ß BWCNegß bw_n_mØ   …aß BWBNegß bw_n_mØ   …bß BWANegß bw_n_mØ    …fß clkß clkzbt…m …o* ™
V 000058 60 7 1463086264171 ./src/top.vhd*top|21+RTL__opt
2I 000034 11 582 1463086264097 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 16
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X top
I 000035 11 1533 1463086264097 top
#VLB_VERSION 59
#INFO
top
E 1463086264097
46
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 54 1 . 12
ASIZE 1 30 130 1 . 13
DSIZE 2 30 207 1 . 14
BWSIZE 3 30 284 1 . 15
clk 4 29 360 1 . 20
RESET_N 5 29 450 1 . 22
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 539 1 . 25
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 819 1 . 25
"-" 14 10 1073 0 . 0
~ANONYMOUS 15 24 1142 0 . 0
~ANONYMOUS 16 24 1195 0 . 0
ADDR 23 29 1250 1 . 25
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1324 1 . 26
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1606 1 . 26
DATA_IN 26 29 1861 1 . 26
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1936 1 . 27
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2218 1 . 27
DATA_OUT 29 29 2473 1 . 27
RD_WR_N 30 29 2549 1 . 28
ADDR_ADV_LD_N 31 29 2640 1 . 29
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2730 1 . 30
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3012 1 . 30
DM 34 29 3267 1 . 30
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3342 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3624 1 . 34
SA 37 29 3879 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3954 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4236 1 . 35
DQ 40 29 4491 1 . 35
RW_N 41 29 4567 1 . 36
ADV_LD_N 42 29 4660 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4752 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5034 1 . 38
BW_N 45 29 5289 1 . 38
#SPECIFICATION 
#END
I 000023 54 5364 0 top
12
1
12
00000009
1
./src/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 14 0
0
54
0
2
0
0
16
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 16 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 60 875 1463086264250 ./src/main.vhd*main
Ver. 1.01
     …&ß IEEE 'ß IEEE	ß std_logic_1164	1 …'ß IEEE	ß VITAL_timing	1 …'ß IEEE	ß VITAL_primitives	1 …&ß work …'ß work	ß	 gen_utils	1 …'ß work	ß conversions	1 …	2ß main(…
+…ß FLOWTHROUGHß integerØ     …ß ASIZEß integerØ    …ß DSIZEß integerØ    …ß BWSIZEß integerØ   … …,…ß clkuß	 std_logic …ß RESET_Nuß	 std_logic …ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …ß RD_WR_Nuß	 std_logic …ß ADDR_ADV_LD_Nuß	 std_logic …ß DMuß std_logic_vectorß BWSIZEØ   bØ     … ß SAvß std_logic_vectorß ASIZEØ   bØ     …!ß DQwß std_logic_vectorß DSIZEØ   bØ     …"ß RW_Nvß	 std_logic …#ß ADV_LD_Nvß	 std_logic …$ß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …% …'*ß main ™
V 000053 60 7 1463086264250 ./src/main.vhd*main__opt
2I 000044 52 6458          1463086264284 RTL
50______
58
RTL
4
14
std
.
.
1
1
18
top
1
18
13 ~ ~ 0 0
47
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 1 0
50
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
51
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 3 0
52
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 4 0
53
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 5 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 6 0
60
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 7 0
63
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 8 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 15 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 16 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 17 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
17
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 16 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 17 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 24 0
63
2
67
0
1
13 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 25 1
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 26 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 27 0
64
3
67
0
1
13 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
65
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 30 0
65
4
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 31 0
66
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 32 0
67
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 33 3
68
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 34 0
68
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 35 0
68
7
67
0
1
13 ~ ~ 33 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 36 4
72
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 37 0
72
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 38 0
72
8
68
0
1
13 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 39 5
73
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 40 0
73
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 41 0
73
9
69
0
1
13 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 42 0
74
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 43 0
75
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 44 6
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 45 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 46 0
76
12
68
0
1
13 ~ ~ 44 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
clkm
1
3
13 ~ ~ 47 0
80
13
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 49 0
84
0
1
TOP_T
1
114
1
top
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000058 60 1165 1463086264281 ./src/main.vhd*main|21+RTL
Ver. 1.01
     …*8ß RTL.ß main(…/iß top…1+…2ß FLOWTHROUGHß integerØ     …3ß ASIZEß integerØ    …4ß DSIZEß integerØ    …5ß BWSIZEß integerØ   …6 …8,…:ß clkuß	 std_logic …<ß RESET_Nuß	 std_logic …?ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …@ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …Aß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Bß RD_WR_Nuß	 std_logic …Cß ADDR_ADV_LD_Nuß	 std_logic …Dß DMuß std_logic_vectorß BWSIZEØ   bØ     …Hß SAvß std_logic_vectorß ASIZEØ   bØ     …Iß DQwß std_logic_vectorß DSIZEØ   bØ     …Jß RW_Nvß	 std_logic …Kß ADV_LD_Nvß	 std_logic …Lß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …M …N*i …Ppß clkmß	 std_logic …R)…Sß clkmß clk …Tß TOP_Tß top…U+6…Vß FLOWTHROUGHß FLOWTHROUGH…Wß ASIZEß ASIZE…Xß DSIZEß DSIZE…Yß BWSIZEß BWSIZE…Z…[,6…\ß clkß clkm…]ß RESET_Nß RESET_N…`ß ADDRß ADDR…aß DATA_INß DATA_IN…bß DATA_OUTß DATA_OUT…cß RD_WR_Nß RD_WR_N…dß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…eß DMß DM…iß SAß SA…jß DQß DQ…kß RW_Nß RW_N…lß ADV_LD_Nß ADV_LD_N…mß BW_Nß BW_N…n …o* ™
V 000060 60 7 1463086264281 ./src/main.vhd*main|21+RTL__opt
2V 000035 11 584 1463086264251 main
E main VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 16
G DSIZE INTEGER = 16
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X main
V 000036 11 1534 1463086264251 main
#VLB_VERSION 59
#INFO
main
E 1463086264251
46
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 55 1 . 11
ASIZE 1 30 131 1 . 12
DSIZE 2 30 208 1 . 13
BWSIZE 3 30 285 1 . 14
clk 4 29 361 1 . 18
RESET_N 5 29 451 1 . 20
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 540 1 . 23
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 820 1 . 23
"-" 14 10 1074 0 . 0
~ANONYMOUS 15 24 1143 0 . 0
~ANONYMOUS 16 24 1196 0 . 0
ADDR 23 29 1251 1 . 23
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1325 1 . 24
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1607 1 . 24
DATA_IN 26 29 1862 1 . 24
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1937 1 . 25
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2219 1 . 25
DATA_OUT 29 29 2474 1 . 25
RD_WR_N 30 29 2550 1 . 26
ADDR_ADV_LD_N 31 29 2641 1 . 27
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2731 1 . 28
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3013 1 . 28
DM 34 29 3268 1 . 28
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3343 1 . 32
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3625 1 . 32
SA 37 29 3880 1 . 32
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3955 1 . 33
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4237 1 . 33
DQ 40 29 4492 1 . 33
RW_N 41 29 4568 1 . 34
ADV_LD_N 42 29 4661 1 . 35
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4753 1 . 36
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5035 1 . 36
BW_N 45 29 5290 1 . 36
#SPECIFICATION 
#END
V 000024 54 5365 0 main
12
1
12
00000009
1
./src/main.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 14 0
0
54
0
2
0
0
16
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 16 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000078 60 1240 1463086264500 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils
Ver. 1.01
     …`7Cß	 gen_utils(…b{ß
 XOR_REDUCEß ARGß std_logic_vectorVß UX01(…dsß resultß	 std_logic …e)…fß result¨0 …g/ß iuß ARG`Q…hß resultß resultYß ARGß i …i*Q …jVß result …k* …o{ß	 GenParity…pß Datauß std_logic_vector …qß ODDEVENuß	 std_logic …rß SIZEuß POSITIVE…sVß std_logic_vector…t(…usß iß NATURAL …vsß resultß std_logic_vectorß Dataß LengthØ   bØ     …w)…xß iØ     …ySß iß SIZEQ…zß resultß iØ   bß iß Dataß iØ   bß i …{ß resultß iØ   ß
 XOR_REDUCEß Dataß iØ   bß iYß ODDEVEN …|ß iß iØ	    …}*Q …~Vß result …*ß	 GenParity …Ñ{ß CheckParity…Öß Datauß std_logic_vector …Üß ODDEVENuß	 std_logic …áß SIZEuß POSITIVE…àVß	 std_logic…â(…äsß iß NATURAL …ãsß resultß	 std_logic …å)…çß iØ     ß result¨1 …éSß iß SIZEQ…èß resultß resultW…ê_ß
 XOR_REDUCEß Dataß iØ   bß iYß ODDEVEN …ëß iß iØ	    …í*Q …ìVß result …î*ß CheckParity …ôlß logic_UXLHZ_table(gß
 std_ulogicß LOWaß
 std_ulogicß HIGH.…öß
 std_ulogic …¶kß cvt_to_UXLHZß logic_UXLHZ_table…ß¨U…®¨X…©¨L…™¨H…´¨Z…¨¨W…≠¨L…Æ¨H…Ø¨-…∞ …µ{ß To_UXLHZß sß
 std_ulogicVß
 std_ulogic(…∂)…∑Vß cvt_to_UXLHZß s …∏* …∫*ß	 gen_utils ™
V 000080 60 7 1463086264500 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils__opt
2V 000085 60 17886 1463086264656 ./src/work/conversions.vhd*conversions|4+conversions
Ver. 1.01
    …D7Cß conversions(…Glß basetype(ß binaryß octalß decimalß hex …I{ß maxß xß yß integerVß integer(…J)…KBß xß yJVß x LVß y *B …L*ß max …N{ß minß xß yß integerVß integer(…O)…PBß xß yJVß x LVß y *B …Q*ß min …]{ß
 nextmultofß xß positive …^ß sizeß positiveVß positive(…_)…`Nß x\ß size(…aPØ    Vß sizeß xß size …bP0Vß sizeß xß sizeØ    …c*N …d*ß
 nextmultof …f{ß rtn_baseß baseß basetypeVß	 character(…g)…hNß base(…iPß binaryV¨b …jPß octalV¨o …kPß decimalV¨d …lPß hexV¨h …m*N …n*ß rtn_base …p{ß formatß rß string …qß baseß basetype …rß rtn_lenß natural …sß justifyß justify_side …tß basespecß b_specVß string(…usß int_rtn_lenß integer …v)…wBß basespecß yesJ…xß int_rtn_lenß rtn_lenØ    …yL…zß int_rtn_lenß rtn_len …{*B …|Bß int_rtn_lenß rß lengthJ…}Nß basespec(…~Pß noVß r …Pß yesVß rtn_baseß base!¨"!ß r!¨" …Ä*N …ÅL…ÇNß justify(…ÉPß left…ÑNß basespec(…ÖPß no…ÜVß r!ß fill¨ ß int_rtn_lenß rß length …áPß yes…àVß rtn_baseß base!¨"!ß r!¨"!…âß fill¨ ß int_rtn_lenß rß length …ä*N …ãPß right…åNß basespec(…çPß no…éVß fill¨ ß int_rtn_lenß rß length!ß r …èPß yes…êVß fill¨ ß int_rtn_lenß rß length!…ëß rtn_baseß base!¨"!ß r!¨" …í*N …ì*N …î*B …ï*ß format …ò{ß	 cnvt_baseß xß string …ôß inbaseß natural`Ø   aØ   Vß natural(…úsß rß tß naturalØ     …ùsß placeß positiveØ    …û)…ü/ß iuß xß reverse_rangeQ…†Nß xß i(…°P¨0ß tØ     …¢P¨1ß tØ    …£P¨2ß tØ    …§P¨3ß tØ    …•P¨4ß tØ    …¶P¨5ß tØ    …ßP¨6ß tØ    …®P¨7ß tØ    …©P¨8ß tØ    …™P¨9ß tØ	    …´P¨a¨Aß tØ
    …¨P¨b¨Bß tØ    …≠P¨c¨Cß tØ    …ÆP¨d¨Dß tØ    …ØP¨e¨Eß tØ    …∞P¨f¨Fß tØ    …±P¨_ß tØ     …≤ß placeß placeß inbase …≥P0…¥Gß false…µHß lf!…∂≠0   "CNVT_BASE found input value larger than base: "!ß lf!…∑≠   "Input value: "!ß xß i!…∏≠	   " Base: "!ß
 to_int_strß inbase!ß lf!…π≠   "converting input to integer 0"…∫Iß warning …ªVØ     …º*N …ΩBß tß inbaseØ   J…æGß false…øHß lf!…¿≠0   "CNVT_BASE found input value larger than base: "!ß lf!…¡≠   "Input value: "!ß xß i!…¬≠	   " Base: "!ß
 to_int_strß inbase!ß lf!…√≠   "converting input to integer 0"…ƒIß warning …≈VØ     …∆L…«ß rß rß tß place …»ß placeß placeß inbase ……*B … *Q …ÀVß r …Ã*ß	 cnvt_base …Œ{ß extendß xß	 std_logic …œß lenß positiveVß std_logic_vector(…–sß vß std_logic_vectorØ   aß len0ß x …—)…“Vß v …”*ß extend …ÿ{ß
 to_bin_strß xß std_logic_vector …Ÿß rtn_lenß naturalØ     …⁄ß justifyß justify_sideß right …€ß basespecß b_specß yesVß string(…›sß intß std_logic_vectorØ   aß xß lengthß x …ﬁsß rß stringØ   aß xß length0¨$ …ﬂ)…‡/ß iuß int`Q…·ß rß iaß iß
 to_bin_strß intß iß basespecß no …‚*Q …„Vß formatß rß binaryß rtn_lenß justifyß basespec …‰*ß
 to_bin_str …Ê{ß
 to_bin_strß xß	 std_logic …Áß rtn_lenß naturalØ     …Ëß justifyß justify_sideß right …Èß basespecß b_specß yesVß string(…Ísß rß stringØ   aØ    …Î)…ÏNß x(…ÌP¨0ß rØ   ¨0 …ÓP¨1ß rØ   ¨1 …ÔP¨Uß rØ   ¨U …P¨Xß rØ   ¨X …ÒP¨Zß rØ   ¨Z …ÚP¨Wß rØ   ¨W …ÛP¨Hß rØ   ¨H …ÙP¨Lß rØ   ¨L …ıP¨-ß rØ   ¨- …ˆ*N …˜Vß formatß rß binaryß rtn_lenß justifyß basespec …¯*ß
 to_bin_str …˙{ß
 to_bin_strß xß natural …˚ß rtn_lenß naturalØ     …¸ß justifyß justify_sideß right …˝ß basespecß b_specß yesVß string(…˛sß intß naturalß x  ˇ  sß ptrß positive`Ø   aØ    Ø     …sß rß stringØ   aØ    0¨$ …)…Bß intØ    J…Vß format≠   "0"ß binaryß rtn_lenß justifyß basespec …*B …Sß intØ    Q…Nß int]Ø   (…	PØ    ß rß ptr¨0 …
PØ   ß rß ptr¨1 …P0…Gß falseHß lf!≠   "TO_BIN_STR, shouldn't happen"…Iß failure …V≠   "$" …@ …*N …ß intß intØ    …ß ptrß ptrØ    …*Q …Vß formatß rß ptrØ   aØ    ß binaryß rtn_lenß justifyß basespec …*ß
 to_bin_str …{ß
 to_hex_strß xß std_logic_vector …ß rtn_lenß naturalØ     …ß justifyß justify_sideß right …ß basespecß b_specß yesVß string(…sß nxtß positiveß
 nextmultofß xß lengthØ    …sß intß std_logic_vectorØ   aß nxt0¨0 …sß ptrß positive`Ø   aß nxtØ   Ø   Ø    …sß rß stringØ   aß nxtØ   0¨$ … oß slv4(ß std_logic_vectorØ   aØ    …!)…"ß intß nxtß xß lengthØ   aß nxtß x …#Bß nxtß xß lengthØ    Wß xß xß left¨1J…$ß intØ   aß nxtß xß lengthß extendß xß xß leftß nxtß xß length …%*B …&/ß iuß int`Q…'UPß i]Ø   Ø    …(Nß slv4ß intß iaß iØ   (…)P≠   "0000"ß rß ptr¨0 …*P≠   "0001"ß rß ptr¨1 …+P≠   "0010"ß rß ptr¨2 …,P≠   "0011"ß rß ptr¨3 …-P≠   "0100"ß rß ptr¨4 ….P≠   "0101"ß rß ptr¨5 …/P≠   "0110"ß rß ptr¨6 …0P≠   "0111"ß rß ptr¨7 …1P≠   "1000"ß rß ptr¨8 …2P≠   "1001"ß rß ptr¨9 …3P≠   "1010"ß rß ptr¨A …4P≠   "1011"ß rß ptr¨B …5P≠   "1100"ß rß ptr¨C …6P≠   "1101"ß rß ptr¨D …7P≠   "1110"ß rß ptr¨E …8P≠   "1111"ß rß ptr¨F …9P≠   "ZZZZ"ß rß ptr¨Z …:P≠   "WWWW"ß rß ptr¨W …;P≠   "LLLL"ß rß ptr¨L …<P≠   "HHHH"ß rß ptr¨H …=P≠   "UUUU"ß rß ptr¨U …>P≠   "XXXX"ß rß ptr¨X …?P≠   "----"ß rß ptr¨- …@P0…AGß false…BHß lf!…C≠"   "TO_HEX_STR found illegal value: "!…Dß
 to_bin_strß intß iaß iØ   !ß lf!…E≠   "converting input to '-'"…FIß warning …Gß rß ptr¨- …H*N …Iß ptrß ptrØ    …J*Q …KVß formatß rß hexß rtn_lenß justifyß basespec …L*ß
 to_hex_str …N{ß
 to_hex_strß xß natural …Oß rtn_lenß naturalØ     …Pß justifyß justify_sideß right …Qß basespecß b_specß yesVß string(…Rsß intß naturalß x …Ssß ptrß positive`Ø   aØ   Ø    …Tsß rß stringØ   aØ   0¨$ …U)…VBß xØ    JVß format≠   "0"ß hexß rtn_lenß justifyß basespec *B …WSß intØ    Q…XNß int]Ø   (…YPØ    ß rß ptr¨0 …ZPØ   ß rß ptr¨1 …[PØ   ß rß ptr¨2 …\PØ   ß rß ptr¨3 …]PØ   ß rß ptr¨4 …^PØ   ß rß ptr¨5 …_PØ   ß rß ptr¨6 …`PØ   ß rß ptr¨7 …aPØ   ß rß ptr¨8 …bPØ	   ß rß ptr¨9 …cPØ
   ß rß ptr¨A …dPØ   ß rß ptr¨B …ePØ   ß rß ptr¨C …fPØ   ß rß ptr¨D …gPØ   ß rß ptr¨E …hPØ   ß rß ptr¨F …iP0…jGß falseHß lf!≠   "TO_HEX_STR, shouldn't happen"…kIß failure …lV≠   "$" …m*N …nß intß intØ    …oß ptrß ptrØ    …p*Q …qVß formatß rß ptrØ   aØ   ß hexß rtn_lenß justifyß basespec …r*ß
 to_hex_str …t{ß
 to_oct_strß xß std_logic_vector …uß rtn_lenß naturalØ     …vß justifyß justify_sideß right …wß basespecß b_specß yesVß string(…ysß nxtß positiveß
 nextmultofß xß lengthØ    …zsß intß std_logic_vectorØ   aß nxt0¨0 …{sß ptrß positive`Ø   aß nxtØ   Ø   Ø    …|sß rß stringØ   aß nxtØ   0¨$ …}oß slv3(ß std_logic_vectorØ   aØ    …~)…ß intß nxtß xß lengthØ   aß nxtß x …ÄBß nxtß xß lengthØ    Wß xß xß left¨1J…Åß intØ   aß nxtß xß lengthß extendß xß xß leftß nxtß xß length …Ç*B …É/ß iuß int`Q…ÑUPß i]Ø   Ø    …ÖNß slv3ß intß iaß iØ   (…ÜP≠   "000"ß rß ptr¨0 …áP≠   "001"ß rß ptr¨1 …àP≠   "010"ß rß ptr¨2 …âP≠   "011"ß rß ptr¨3 …äP≠   "100"ß rß ptr¨4 …ãP≠   "101"ß rß ptr¨5 …åP≠   "110"ß rß ptr¨6 …çP≠   "111"ß rß ptr¨7 …éP≠   "ZZZ"ß rß ptr¨Z …èP≠   "WWW"ß rß ptr¨W …êP≠   "LLL"ß rß ptr¨L …ëP≠   "HHH"ß rß ptr¨H …íP≠   "UUU"ß rß ptr¨U …ìP≠   "XXX"ß rß ptr¨X …îP≠   "---"ß rß ptr¨- …ïP0…ñGß false…óHß lf!…ò≠"   "TO_OCT_STR found illegal value: "!…ôß
 to_bin_strß intß iaß iØ   !ß lf!…ö≠   "converting input to '-'"…õIß warning …úß rß ptr¨- …ù*N …ûß ptrß ptrØ    …ü*Q …†Vß formatß rß octalß rtn_lenß justifyß basespec …°*ß
 to_oct_str …£{ß
 to_oct_strß xß natural …§ß rtn_lenß naturalØ     …•ß justifyß justify_sideß right …¶ß basespecß b_specß yesVß string(…ßsß intß naturalß x …®sß ptrß positive`Ø   aØ   Ø    …©sß rß stringØ   aØ   0¨$ …™)…´Bß xØ    JVß format≠   "0"ß octalß rtn_lenß justifyß basespec *B …¨Sß intØ    Q…≠Nß int]Ø   (…ÆPØ    ß rß ptr¨0 …ØPØ   ß rß ptr¨1 …∞PØ   ß rß ptr¨2 …±PØ   ß rß ptr¨3 …≤PØ   ß rß ptr¨4 …≥PØ   ß rß ptr¨5 …¥PØ   ß rß ptr¨6 …µPØ   ß rß ptr¨7 …∂P0…∑Gß falseHß lf!≠   "TO_OCT_STR, shouldn't happen"…∏Iß failure …πV≠   "$" …∫*N …ªß intß intØ    …ºß ptrß ptrØ    …Ω*Q …æVß formatß rß ptrØ   aØ   ß octalß rtn_lenß justifyß basespec …ø*ß
 to_oct_str …¡{ß
 to_int_strß xß natural …¬ß rtn_lenß naturalØ     …√ß justifyß justify_sideß right …ƒß basespecß b_specß yesVß string(…≈sß intß naturalß x …∆sß ptrß positive`Ø   aØ    Ø     …«sß rß stringØ   aØ    0¨$ …»)……Bß xØ    JVß format≠   "0"ß hexß rtn_lenß justifyß basespec … L…ÀSß intØ    Q…ÃNß int]Ø
   (…ÕPØ    ß rß ptr¨0 …ŒPØ   ß rß ptr¨1 …œPØ   ß rß ptr¨2 …–PØ   ß rß ptr¨3 …—PØ   ß rß ptr¨4 …“PØ   ß rß ptr¨5 …”PØ   ß rß ptr¨6 …‘PØ   ß rß ptr¨7 …’PØ   ß rß ptr¨8 …÷PØ	   ß rß ptr¨9 …◊P0…ÿGß falseHß lf!≠   "TO_INT_STR, shouldn't happen"…ŸIß failure …⁄V≠   "$" …€*N …‹ß intß intØ
    …›ß ptrß ptrØ    …ﬁ*Q …ﬂVß formatß rß ptrØ   aØ    ß decimalß rtn_lenß justifyß basespec …‡*B …·*ß
 to_int_str …„{ß
 to_int_strß xß std_logic_vector …‰ß rtn_lenß naturalØ     …Âß justifyß justify_sideß right …Êß basespecß b_specß yes…ÁVß string(…Ë)…ÈVß
 to_int_strß to_natß xß rtn_lenß justifyß basespec …Í*ß
 to_int_str …Ì{ß to_time_strß xß time…ÓVß string(…Ô)…Vß
 to_int_strß to_natß xß basespecß no!≠   " ns" …Ò*ß to_time_str …Û{ß fillß	 fill_charß	 character¨* …Ùß rtn_lenß integerØ   …ıVß string(…ˆsß rß stringØ   aß maxß rtn_lenØ   0ß	 fill_char …˜sß lenß integer …¯)…˘Bß rtn_lenØ   J…˙ß lenØ    …˚L…¸ß lenß rtn_len …˝*B …˛Vß rØ   aß len  ˛  *ß fill …{ß to_natß xß std_logic_vectorVß natural(…sß tß std_logic_vectorØ   aß xß lengthß x …sß intß std_logic_vectorØ   aØ   0¨0 …sß rß naturalØ     …sß placeß positiveØ    …	)…
Bß xß lengthØ    J…ß intß maxØ    ß xß lengthØ   aØ   ß tØ   aß xß length …L…ß intØ   aØ   ß tß xß lengthØ   aß xß length …*B …/ß iuß intß reverse_rangeQ…Nß intß i(…P¨1¨Hß rß rß place …P¨0¨L@ …P0…Gß false…Hß lf!…≠   "TO_NAT found illegal value: "!ß
 to_bin_strß intß i!ß lf!…≠   "converting input to integer 0"…Iß warning …VØ     …*N …TPß iØ    …ß placeß placeØ    …*Q …Vß r …*ß to_nat …!{ß to_natß xß	 std_logic…"Vß natural(…#)…$Nß x(…%P¨0VØ     …&P¨1VØ    …'P0…(Gß false…)Hß lf!…*≠   "TO_NAT found illegal value: "!ß
 to_bin_strß x!ß lf!…+≠   "converting input to integer 0"…,Iß warning …-VØ     ….*N …/*ß to_nat …1{ß to_natß xß time…2Vß natural(…3)…4Vß xØ   ß ns …5*ß to_nat …7{ß hß xß string …8ß rtn_lenß positive`Ø   aØ    Ø    …9Vß std_logic_vector(…>sß intß stringØ   aß xß lengthß x …?sß sizeß positiveß maxß xß lengthØ   ß rtn_len …@sß ptrß integer`Ø   aß sizeß size …Asß rß std_logic_vectorØ   aß size0¨0 …B)…C/ß iuß intß reverse_rangeQ…DNß intß i(…EP¨0ß rß ptrØ   aß ptr≠   "0000" …FP¨1ß rß ptrØ   aß ptr≠   "0001" …GP¨2ß rß ptrØ   aß ptr≠   "0010" …HP¨3ß rß ptrØ   aß ptr≠   "0011" …IP¨4ß rß ptrØ   aß ptr≠   "0100" …JP¨5ß rß ptrØ   aß ptr≠   "0101" …KP¨6ß rß ptrØ   aß ptr≠   "0110" …LP¨7ß rß ptrØ   aß ptr≠   "0111" …MP¨8ß rß ptrØ   aß ptr≠   "1000" …NP¨9ß rß ptrØ   aß ptr≠   "1001" …OP¨a¨Aß rß ptrØ   aß ptr≠   "1010" …PP¨b¨Bß rß ptrØ   aß ptr≠   "1011" …QP¨c¨Cß rß ptrØ   aß ptr≠   "1100" …RP¨d¨Dß rß ptrØ   aß ptr≠   "1101" …SP¨e¨Eß rß ptrØ   aß ptr≠   "1110" …TP¨f¨Fß rß ptrØ   aß ptr≠   "1111" …UP¨Uß rß ptrØ   aß ptr≠   "UUUU" …VP¨Xß rß ptrØ   aß ptr≠   "XXXX" …WP¨Zß rß ptrØ   aß ptr≠   "ZZZZ" …XP¨Wß rß ptrØ   aß ptr≠   "WWWW" …YP¨Hß rß ptrØ   aß ptr≠   "HHHH" …ZP¨Lß rß ptrØ   aß ptr≠   "LLLL" …[P¨-ß rß ptrØ   aß ptr≠   "----" …\P¨_ß ptrß ptrØ    …]P0…^Gß false…_Hß lf!…`≠.   "O conversion found illegal input character: "!…aß intß i!ß lf!≠    "converting character to '----'"…bIß warning …cß rß ptrØ   aß ptr≠   "----" …d*N …eß ptrß ptrØ    …f*Q …gVß rß sizeß rtn_lenØ   aß size …h*ß h …j{ß dß xß string …kß rtn_lenß positive`Ø   aØ    Ø    …lVß std_logic_vector(…p)…qVß to_slvß	 cnvt_baseß xØ
   ß rtn_len …r*ß d …t{ß oß xß string …uß rtn_lenß positive`Ø   aØ    Ø    …vVß std_logic_vector(…zsß intß stringØ   aß xß lengthß x …{sß sizeß positiveß maxß xß lengthØ   ß rtn_len …|sß ptrß integer`Ø   aß sizeß size …}sß rß std_logic_vectorØ   aß size0¨0 …~)…/ß iuß intß reverse_rangeQ…ÄNß intß i(…ÅP¨0ß rß ptrØ   aß ptr≠   "000" …ÇP¨1ß rß ptrØ   aß ptr≠   "001" …ÉP¨2ß rß ptrØ   aß ptr≠   "010" …ÑP¨3ß rß ptrØ   aß ptr≠   "011" …ÖP¨4ß rß ptrØ   aß ptr≠   "100" …ÜP¨5ß rß ptrØ   aß ptr≠   "101" …áP¨6ß rß ptrØ   aß ptr≠   "110" …àP¨7ß rß ptrØ   aß ptr≠   "111" …âP¨Uß rß ptrØ   aß ptr≠   "UUU" …äP¨Xß rß ptrØ   aß ptr≠   "XXX" …ãP¨Zß rß ptrØ   aß ptr≠   "ZZZ" …åP¨Wß rß ptrØ   aß ptr≠   "WWW" …çP¨Hß rß ptrØ   aß ptr≠   "HHH" …éP¨Lß rß ptrØ   aß ptr≠   "LLL" …èP¨-ß rß ptrØ   aß ptr≠   "---" …êP¨_ß ptrß ptrØ    …ëP0…íGß false…ìHß lf!…î≠.   "O conversion found illegal input character: "!…ïß intß i!ß lf!≠   "converting character to '---'"…ñIß warning …óß rß ptrØ   aß ptr≠   "---" …ò*N …ôß ptrß ptrØ    …ö*Q …õVß rß sizeß rtn_lenØ   aß size …ú*ß o …û{ß bß xß string …üß rtn_lenß positive`Ø   aØ    Ø    …†Vß std_logic_vector(…§sß intß stringØ   aß xß lengthß x …•sß sizeß positiveß maxß xß lengthß rtn_len …¶sß ptrß integer`Ø    aß sizeØ   ß size …ßsß rß std_logic_vectorØ   aß size0¨0 …®)…©/ß iuß intß reverse_rangeQ…™Nß intß i(…´P¨0ß rß ptr¨0 …¨P¨1ß rß ptr¨1 …≠P¨Uß rß ptr¨U …ÆP¨Xß rß ptr¨X …ØP¨Zß rß ptr¨Z …∞P¨Wß rß ptr¨W …±P¨Hß rß ptr¨H …≤P¨Lß rß ptr¨L …≥P¨-ß rß ptr¨- …¥P¨_ß ptrß ptrØ    …µP0…∂Gß false…∑Hß lf!…∏≠.   "B conversion found illegal input character: "!…πß intß i!ß lf!≠   "converting character to '-'"…∫Iß warning …ªß rß ptr¨- …º*N …Ωß ptrß ptrØ    …æ*Q …øVß rß sizeß rtn_lenØ   aß size …¿*ß b …¬{ß hß xß string…√Vß natural(…»)……Vß	 cnvt_baseß xØ    … *ß h …Ã{ß dß xß string…ÕVß natural(…—)…“Vß	 cnvt_baseß xØ
    …”*ß d …’{ß oß xß string…÷Vß natural(…⁄)…€Vß	 cnvt_baseß xØ    …‹*ß o …ﬁ{ß bß xß string…ﬂVß natural(…„)…‰Vß	 cnvt_baseß xØ    …Â*ß b …Á{ß to_slvß xß natural …Ëß rtn_lenß positive`Ø   aØ    Ø    …ÈVß std_logic_vector(…Îsß intß naturalß x …Ïsß ptrß positiveØ     …Ìsß rß std_logic_vectorØ   aØ    0¨0 …Ó)…ÔSß intØ    Q…Nß int]Ø   (…ÒPØ    ß rß ptr¨0 …ÚPØ   ß rß ptr¨1 …ÛP0…ÙGß falseHß lf!≠   "TO_SLV, shouldn't happen"…ıIß failure …ˆV≠   "0" …˜*N …¯ß intß intØ    …˘ß ptrß ptrØ    …˙*Q …˚Vß rØ!   ß rtn_lenaØ     …¸*ß to_slv …˛{ß to_slß xß natural ˝  Vß	 std_logic(…sß rß	 std_logic¨0 …)…Nß x(…PØ    @ …PØ   ß r¨1 …P0…Gß false…Hß lf!…	≠'   "TO_SL found illegal input character: "!…
ß
 to_int_strß x!ß lf!≠   "converting character to '-'"…Iß warning …V¨- …*N …Vß r …*ß to_sl …{ß to_timeß xß naturalVß time(…)…Vß xØ   ß ns …*ß to_time …{ß to_intß xß std_logic_vectorVß integer(…sß tß std_logic_vectorß xß lengthbØ   ß x …sß intß std_logic_vectorØ    bØ   0¨0 …sß signß	 std_logic¨0 …sß sizeß integerØ     …sß invß booleanß false …sß rß integerØ     …sß placeß positiveØ    … )…!Bß xß lengthØ!   J…"ß signß tß xß length …#/ß iuß tß reverse_rangeQ…$Bß sign¨1J…%Bß invß trueJ…&ß tß i_ß tß i …'Kß tß i¨1J…(ß invß true …)*B …**B …+ß sizeß sizeØ    …,*Q …-ß invß false …./ß iuØ   aß sizeØ   Q…/Nß tß i(…0P¨1¨Hß rß rß place …1P¨0¨L@ …2P0…3Gß false…4Hß lf!…5≠   " TO_INT found illegal value "…6Iß warning …7VØ     …8*N …9ß placeß placeØ    …:*Q …;Bß sign¨1J…<Vß r …=L…>Vß r …?*B …@L…Aß intß tØ    bØ    …Bß signß tØ     …C/ß iuØ   aØ   Q…DBß sign¨1J…EBß invß trueJ…Fß intß i_ß intß i …GKß intß i¨1J…Hß invß true …I*B …J*B …K*Q …Lß invß false …M/ß iuØ   aØ   Q…NNß intß i(…OP¨1¨Hß rß rß place …PP¨0¨L@ …QP0…RGß false…SHß lf!…T≠   " TO_INT found illegal value "…UIß warning …VVØ     …W*N …Xß placeß placeØ    …Y*Q …ZBß sign¨1J…[Vß r …\L…]Vß r …^*B …_*B …`*ß to_int …b*ß conversions ™
V 000086 60 7 1463086264656 ./src/work/conversions.vhd*conversions|4+conversions__opt
2I 000044 52 1249          1463086368621 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1463086368618 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
     …F8ß RTL.ß addr_ctrl_out(…Jpß lb_bw_nß std_logic_vectorß BWSIZEØ   bØ     …M)…Oß lb_bw_n_ß lb_bw …T;ß clkß reset…U)…VBß reset¨1J…Wß ram_addr0¨0 …Xß ram_rw_n¨0 …Yß ram_adv_ld_n¨0 …Zß ram_bw_n0¨0 …[Kß rising_edgeß clkJ…]ß ram_addrß lb_addr …^ß ram_rw_nß lb_rw_n …_ß ram_adv_ld_nß lb_adv_ld_n …`ß ram_bw_nß lb_bw_n …b*B …c*; …g*ß RTL ™
V 000078 60 7 1463086368618 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2V 000068 60 562 1463086542421 ./src/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
     …)&ß ieee …*'ß ieee	ß std_logic_1164	1 …,2ß addr_ctrl_out(….+…/ß ASIZEß integerØ    …0ß BWSIZEß integerØ   …1 …3,…4ß clkuß	 std_logic …7ß resetuß	 std_logic …9ß lb_addruß std_logic_vectorß ASIZEØ   bØ     …:ß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …;ß lb_rw_nuß	 std_logic …<ß ram_rw_nvß	 std_logic …=ß lb_adv_ld_nuß	 std_logic …>ß ram_adv_ld_nvß	 std_logic …?ß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …@ß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …A …B*ß addr_ctrl_out ™
V 000071 60 7 1463086542421 ./src/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1463086542471 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1463086542468 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
     …F8ß RTL.ß addr_ctrl_out(…Jpß lb_bw_nß std_logic_vectorß BWSIZEØ   bØ     …M)…Oß lb_bw_n_ß lb_bw …T;ß clkß reset…U)…VBß reset¨1J…Wß ram_addr0¨0 …Xß ram_rw_n¨0 …Yß ram_adv_ld_n¨0 …Zß ram_bw_n0¨0 …[Kß rising_edgeß clkJ…]ß ram_addrß lb_addr …^ß ram_rw_nß lb_rw_n …_ß ram_adv_ld_nß lb_adv_ld_n …`ß ram_bw_nß lb_bw_n …b*B …c*; …g*ß RTL ™
V 000078 60 7 1463086542468 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1463086542422 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P ram_addr _out std_logic_vector[ASIZE-1:0]
P lb_rw_n _in std_logic
P ram_rw_n _out std_logic
P lb_adv_ld_n _in std_logic
P ram_adv_ld_n _out std_logic
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 994 1463086542422 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1463086542422
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 64 1 . 47
BWSIZE 1 30 141 1 . 48
clk 2 29 217 1 . 52
reset 3 29 307 1 . 55
~std_logic_vector{{ASIZE-1}~downto~0}~12 4 5 396 1 . 57
~NATURAL~range~{ASIZE-1}~downto~0~12 5 5 675 1 . 57
"-" 9 10 928 0 . 0
~ANONYMOUS 10 24 996 0 . 0
~ANONYMOUS 11 24 1049 0 . 0
lb_addr 21 29 1104 1 . 57
~std_logic_vector{{ASIZE-1}~downto~0}~122 22 5 1178 1 . 58
~NATURAL~range~{ASIZE-1}~downto~0~121 23 5 1459 1 . 58
ram_addr 24 29 1713 1 . 58
lb_rw_n 25 29 1789 1 . 59
ram_rw_n 26 29 1880 1 . 60
lb_adv_ld_n 27 29 1971 1 . 61
ram_adv_ld_n 28 29 2062 1 . 62
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2152 1 . 63
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2433 1 . 63
lb_bw 31 29 2687 1 . 63
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2762 1 . 64
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3043 1 . 64
ram_bw_n 34 29 3297 1 . 64
#SPECIFICATION 
#END
I 000033 54 3370 0 addr_ctrl_out
12
1
12
00000044
1
./src/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 438 1463086542549 ./src/data_inout.vhd*data_inout
Ver. 1.01
     …)&ß ieee …*'ß ieee	ß std_logic_1164	1 …-2ß
 data_inout(…/+…0ß DSIZEß integerØ$    …1ß BWSIZEß integerØ   …2 …4,…5ß clkuß	 std_logic …8ß resetuß	 std_logic …:ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …;ß data_inuß std_logic_vectorß DSIZEØ   bØ     …<ß dqwß std_logic_vectorß DSIZEØ   bØ     …=ß	 read_datavß std_logic_vectorß DSIZEØ   bØ    …> …?*ß
 data_inout ™
V 000065 60 7 1463086542549 ./src/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1463086542626 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 2598 1463086542608 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
     …B8ß RTL.ß
 data_inout(…Fpß	 tri_r_n_wß std_logic_vectorß DSIZEØ   bØ     …Gpß
 write_dataß std_logic_vectorß DSIZEØ   bØ     …L)…Rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Sß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Tß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Uß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Vß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Wß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Xß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Yß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Zß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …[ß dqØ	   ß
 write_dataØ	   Pß	 tri_r_n_wØ	   ¨1L¨Z …\ß dqØ
   ß
 write_dataØ
   Pß	 tri_r_n_wØ
   ¨1L¨Z …]ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …^ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …_ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …`ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …bß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …cß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …dß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …eß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …fß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …gß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …hß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …iß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …jß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …kß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …lß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …mß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …nß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …oß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …pß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …qß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …sß dqØ!   ß
 write_dataØ!   Pß	 tri_r_n_wØ!   ¨1L¨Z …tß dqØ"   ß
 write_dataØ"   Pß	 tri_r_n_wØ"   ¨1L¨Z …uß dqØ#   ß
 write_dataØ#   Pß	 tri_r_n_wØ#   ¨1L¨Z …Üß	 read_dataß dq …ä;ß clkß reset…ã)…åBß reset¨1J…çß	 tri_r_n_w0¨0 …éß
 write_data0¨0 …è*B …êBß clk¨1J…ëß	 tri_r_n_w_ß ctrl_in_rw_n …íß
 write_dataß data_in …î*B …ï*; …ú*ß RTL ™
V 000072 60 7 1463086542608 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1463086542562 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1463086542562 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1463086542562
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 48
BWSIZE 1 30 138 1 . 49
clk 2 29 214 1 . 53
reset 3 29 304 1 . 56
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 393 1 . 58
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 672 1 . 58
"-" 9 10 925 0 . 0
~ANONYMOUS 10 24 993 0 . 0
~ANONYMOUS 11 24 1046 0 . 0
ctrl_in_rw_n 21 29 1101 1 . 58
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1175 1 . 59
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1456 1 . 59
data_in 24 29 1710 1 . 59
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1785 1 . 60
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2066 1 . 60
dq 27 29 2320 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2395 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2676 1 . 61
read_data 30 29 2930 1 . 61
#SPECIFICATION 
#END
I 000030 54 3003 0 data_inout
12
1
12
00000045
1
./src/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
69
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
68
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000063 60 6912 1463086542796 ./src/idt71v3556.vhd*idt71v3556
Ver. 1.01
     …&ß IEEE 'ß IEEE	ß std_logic_1164	1 …'ß IEEE	ß VITAL_timing	1 …'ß IEEE	ß VITAL_primitives	1 …'ß work	ß	 gen_utils	1 …'ß work	ß conversions	1 …"2ß
 idt71v3556(…#+…%ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …&ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …'ß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …(ß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …)ß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …*ß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …+ß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …,ß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …-ß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 ….ß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …/ß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …0ß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …1ß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …2ß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …3ß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …4ß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …5ß tipd_A16ß VitalDelayType01ß VitalZeroDelay01 …6ß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …7ß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …8ß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …9ß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …:ß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …;ß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …<ß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …=ß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …>ß	 tipd_DQA8ß VitalDelayType01ß VitalZeroDelay01 …?ß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …@ß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …Aß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …Bß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …Cß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …Dß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …Eß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …Fß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …Gß	 tipd_DQB8ß VitalDelayType01ß VitalZeroDelay01 …Hß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Iß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …Jß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …Kß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …Lß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …Mß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …Nß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …Oß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …Pß	 tipd_DQC8ß VitalDelayType01ß VitalZeroDelay01 …Qß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …Rß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …Sß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …Tß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …Uß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …Vß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …Wß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …Xß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …Yß	 tipd_DQD8ß VitalDelayType01ß VitalZeroDelay01 …Zß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …[ß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …\ß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …]ß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …^ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …_ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …aß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …bß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …cß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …dß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …eß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …fß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …hß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …iß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …kß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …lß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …nß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …pß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …qß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …rß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …sß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay …tß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …uß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …vß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …xß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …yß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …zß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …{ß thold_R_CLKß VitalDelayTypeß	 UnitDelay …|ß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …}ß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …~ß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …Äß InstancePathß STRINGß DefaultInstancePath …Åß TimingChecksOnß BOOLEANß DefaultTimingChecks …Çß MsgOnß BOOLEANß DefaultMsgOn …Éß XOnß BOOLEANß
 DefaultXon …Ñß SeverityModeß SEVERITY_LEVELß WARNING …Üß TimingModelß STRINGß DefaultTimingModel…á …à,…âß A0uß	 std_logic¨U …äß A1uß	 std_logic¨U …ãß A2uß	 std_logic¨U …åß A3uß	 std_logic¨U …çß A4uß	 std_logic¨U …éß A5uß	 std_logic¨U …èß A6uß	 std_logic¨U …êß A7uß	 std_logic¨U …ëß A8uß	 std_logic¨U …íß A9uß	 std_logic¨U …ìß A10uß	 std_logic¨U …îß A11uß	 std_logic¨U …ïß A12uß	 std_logic¨U …ñß A13uß	 std_logic¨U …óß A14uß	 std_logic¨U …òß A15uß	 std_logic¨U …ôß A16uß	 std_logic¨U …öß DQA0wß	 std_logic¨U …õß DQA1wß	 std_logic¨U …úß DQA2wß	 std_logic¨U …ùß DQA3wß	 std_logic¨U …ûß DQA4wß	 std_logic¨U …üß DQA5wß	 std_logic¨U …†ß DQA6wß	 std_logic¨U …°ß DQA7wß	 std_logic¨U …¢ß DQA8wß	 std_logic¨U …£ß DQB0wß	 std_logic¨U …§ß DQB1wß	 std_logic¨U …•ß DQB2wß	 std_logic¨U …¶ß DQB3wß	 std_logic¨U …ßß DQB4wß	 std_logic¨U …®ß DQB5wß	 std_logic¨U …©ß DQB6wß	 std_logic¨U …™ß DQB7wß	 std_logic¨U …´ß DQB8wß	 std_logic¨U …¨ß DQC0wß	 std_logic¨U …≠ß DQC1wß	 std_logic¨U …Æß DQC2wß	 std_logic¨U …Øß DQC3wß	 std_logic¨U …∞ß DQC4wß	 std_logic¨U …±ß DQC5wß	 std_logic¨U …≤ß DQC6wß	 std_logic¨U …≥ß DQC7wß	 std_logic¨U …¥ß DQC8wß	 std_logic¨U …µß DQD0wß	 std_logic¨U …∂ß DQD1wß	 std_logic¨U …∑ß DQD2wß	 std_logic¨U …∏ß DQD3wß	 std_logic¨U …πß DQD4wß	 std_logic¨U …∫ß DQD5wß	 std_logic¨U …ªß DQD6wß	 std_logic¨U …ºß DQD7wß	 std_logic¨U …Ωß DQD8wß	 std_logic¨U …æß ADVuß	 std_logic¨U …øß Ruß	 std_logic¨U …¿ß CLKENNeguß	 std_logic¨U …¡ß BWDNeguß	 std_logic¨U …¬ß BWCNeguß	 std_logic¨U …√ß BWBNeguß	 std_logic¨U …ƒß BWANeguß	 std_logic¨U …≈ß CE1Neguß	 std_logic¨U …∆ß CE2Neguß	 std_logic¨U …«ß CE2uß	 std_logic¨U …»ß CLKuß	 std_logic¨U ……ß LBONeguß	 std_logic¨1 … ß OENeguß	 std_logic¨U…À …Ãdß VITAL_LEVEL0.ß
 idt71v35562(ß TRUE …Õ*ß
 idt71v3556 ™
V 000065 60 7 1463086542796 ./src/idt71v3556.vhd*idt71v3556__opt
2I 000044 52 17605         1463086542969 rtl
1182____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
211
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
213
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
213
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
213
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
215
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
216
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
217
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
218
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
219
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
220
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
221
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
222
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
223
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
224
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
225
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
226
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
227
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
228
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
229
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
230
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
231
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
232
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
233
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
234
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
235
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
236
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
237
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
238
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
239
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
240
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
241
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
242
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
243
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
244
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
245
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
246
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
247
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
248
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
249
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
250
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
251
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
252
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
253
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
254
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
255
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
256
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
257
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
258
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
259
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
260
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
261
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
262
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
263
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
264
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
265
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
266
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
267
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
268
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
269
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
270
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
271
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
272
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
273
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
274
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
275
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
276
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
277
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
278
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
279
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
280
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
288
0
1
WireDelay
0
0
1
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 139 0
363
1
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 140 66
366
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 141 66
367
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 142 66
368
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 143 66
369
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 144 1
370
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 145 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 145 0
370
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 146 66
370
136
67
0
1
13 ~ ~ 144 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 147 2
371
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 148 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 148 0
371
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 149 66
371
137
67
0
1
13 ~ ~ 147 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 150 3
372
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 151 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 151 0
372
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 152 66
372
138
67
0
1
13 ~ ~ 150 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 153 4
373
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 154 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 154 0
373
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 155 66
373
139
67
0
1
13 ~ ~ 153 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 156 5
374
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 157 0
374
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 158 66
374
140
68
0
1
13 ~ ~ 156 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 159 66
376
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 160 66
377
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 161 6
378
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 162 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 162 0
378
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 163 66
378
143
67
0
1
13 ~ ~ 161 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 164 66
379
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 165 66
380
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 166 66
381
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 167 66
382
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 168 66
383
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 169 66
384
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 170 66
385
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 171 7
493
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 171 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 177 66
500
151
1
13 ~ ~ 171 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 178 0
502
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 179 8
502
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 179 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 180 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 181 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
181
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 182 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 183 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
183
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 184 0
0
-1
66
0
1
0
0
185
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 186 0
0
-1
65
0
1
0
0
187
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 188 0
0
-1
65
0
1
0
0
189
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 190 9
502
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
1
13 ~ ~ 179 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 191 0
503
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 192 10
503
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
1
13 ~ ~ 190 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 193 1
505
92
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il1
7169
1
13 ~ ~ 194 2
506
93
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il2
7169
1
13 ~ ~ 195 3
507
94
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il3
7169
1
13 ~ ~ 196 4
508
95
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il
7169
1
13 ~ ~ 197 5
509
96
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 193 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 194 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 195 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 196 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
1
ln0
7169
1
13 ~ ~ 198 6
511
97
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln1
7169
1
13 ~ ~ 199 7
512
98
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln2
7169
1
13 ~ ~ 200 8
513
99
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln3
7169
1
13 ~ ~ 201 9
514
100
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln
7169
1
13 ~ ~ 202 10
515
101
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 198 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 199 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 200 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 201 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 203 67
517
152
1
13 ~ ~ 192 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 204 11
519
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 205 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 205 0
519
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 206 68
519
153
1
13 ~ ~ 204 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1179 0
1402
2
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1180 116
1402
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1181 68
1402
159
0
1
13 ~ ~ 1180 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
0
0
V 000071 60 33023 1463086542937 ./src/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
     …“8ß rtl.ß
 idt71v3556(…”dß VITAL_LEVEL0.ß rtl8(ß TRUE …’kß partIDß STRING≠   "idt71v3156" …◊pß A0_ipdß
 std_ulogic¨U …ÿpß A1_ipdß
 std_ulogic¨U …Ÿpß A2_ipdß
 std_ulogic¨U …⁄pß A3_ipdß
 std_ulogic¨U …€pß A4_ipdß
 std_ulogic¨U …‹pß A5_ipdß
 std_ulogic¨U …›pß A6_ipdß
 std_ulogic¨U …ﬁpß A7_ipdß
 std_ulogic¨U …ﬂpß A8_ipdß
 std_ulogic¨U …‡pß A9_ipdß
 std_ulogic¨U …·pß A10_ipdß
 std_ulogic¨U …‚pß A11_ipdß
 std_ulogic¨U …„pß A12_ipdß
 std_ulogic¨U …‰pß A13_ipdß
 std_ulogic¨U …Âpß A14_ipdß
 std_ulogic¨U …Êpß A15_ipdß
 std_ulogic¨U …Ápß A16_ipdß
 std_ulogic¨U …Ëpß DQA0_ipdß
 std_ulogic¨U …Èpß DQA1_ipdß
 std_ulogic¨U …Ípß DQA2_ipdß
 std_ulogic¨U …Îpß DQA3_ipdß
 std_ulogic¨U …Ïpß DQA4_ipdß
 std_ulogic¨U …Ìpß DQA5_ipdß
 std_ulogic¨U …Ópß DQA6_ipdß
 std_ulogic¨U …Ôpß DQA7_ipdß
 std_ulogic¨U …pß DQA8_ipdß
 std_ulogic¨U …Òpß DQB0_ipdß
 std_ulogic¨U …Úpß DQB1_ipdß
 std_ulogic¨U …Ûpß DQB2_ipdß
 std_ulogic¨U …Ùpß DQB3_ipdß
 std_ulogic¨U …ıpß DQB4_ipdß
 std_ulogic¨U …ˆpß DQB5_ipdß
 std_ulogic¨U …˜pß DQB6_ipdß
 std_ulogic¨U …¯pß DQB7_ipdß
 std_ulogic¨U …˘pß DQB8_ipdß
 std_ulogic¨U …˙pß DQC0_ipdß
 std_ulogic¨U …˚pß DQC1_ipdß
 std_ulogic¨U …¸pß DQC2_ipdß
 std_ulogic¨U …˝pß DQC3_ipdß
 std_ulogic¨U …˛pß DQC4_ipdß
 std_ulogic¨U  ˇ   pß DQC5_ipdß
 std_ulogic¨U …pß DQC6_ipdß
 std_ulogic¨U …pß DQC7_ipdß
 std_ulogic¨U …pß DQC8_ipdß
 std_ulogic¨U …pß DQD0_ipdß
 std_ulogic¨U …pß DQD1_ipdß
 std_ulogic¨U …pß DQD2_ipdß
 std_ulogic¨U …pß DQD3_ipdß
 std_ulogic¨U …pß DQD4_ipdß
 std_ulogic¨U …	pß DQD5_ipdß
 std_ulogic¨U …
pß DQD6_ipdß
 std_ulogic¨U …pß DQD7_ipdß
 std_ulogic¨U …pß DQD8_ipdß
 std_ulogic¨U …pß ADV_ipdß
 std_ulogic¨U …pß R_ipdß
 std_ulogic¨U …pß CLKENNeg_ipdß
 std_ulogic¨U …pß
 BWDNeg_ipdß
 std_ulogic¨U …pß
 BWCNeg_ipdß
 std_ulogic¨U …pß
 BWBNeg_ipdß
 std_ulogic¨U …pß
 BWANeg_ipdß
 std_ulogic¨U …pß
 CE1Neg_ipdß
 std_ulogic¨U …pß
 CE2Neg_ipdß
 std_ulogic¨U …pß CE2_ipdß
 std_ulogic¨U …pß CLK_ipdß
 std_ulogic¨U …pß
 LBONeg_ipdß
 std_ulogic¨1 …pß	 OENeg_ipdß
 std_ulogic¨U …)…!ß	 WireDelay9…")…$ß w_1ß VitalWireDelayß A0_ipdß A0ß tipd_A0 …%ß w_2ß VitalWireDelayß A1_ipdß A1ß tipd_A1 …&ß w_3ß VitalWireDelayß A2_ipdß A2ß tipd_A2 …'ß w_4ß VitalWireDelayß A3_ipdß A3ß tipd_A3 …(ß w_5ß VitalWireDelayß A4_ipdß A4ß tipd_A4 …)ß w_6ß VitalWireDelayß A5_ipdß A5ß tipd_A5 …*ß w_7ß VitalWireDelayß A6_ipdß A6ß tipd_A6 …+ß w_8ß VitalWireDelayß A7_ipdß A7ß tipd_A7 …,ß w_9ß VitalWireDelayß A8_ipdß A8ß tipd_A8 …-ß w_10ß VitalWireDelayß A9_ipdß A9ß tipd_A9 ….ß w_11ß VitalWireDelayß A10_ipdß A10ß tipd_A10 …/ß w_12ß VitalWireDelayß A11_ipdß A11ß tipd_A11 …0ß w_13ß VitalWireDelayß A12_ipdß A12ß tipd_A12 …1ß w_14ß VitalWireDelayß A13_ipdß A13ß tipd_A13 …2ß w_15ß VitalWireDelayß A14_ipdß A14ß tipd_A14 …3ß w_16ß VitalWireDelayß A15_ipdß A15ß tipd_A15 …4ß w_17ß VitalWireDelayß A16_ipdß A16ß tipd_A16 …5ß w_21ß VitalWireDelayß DQA0_ipdß DQA0ß	 tipd_DQA0 …6ß w_22ß VitalWireDelayß DQA1_ipdß DQA1ß	 tipd_DQA1 …7ß w_23ß VitalWireDelayß DQA2_ipdß DQA2ß	 tipd_DQA2 …8ß w_24ß VitalWireDelayß DQA3_ipdß DQA3ß	 tipd_DQA3 …9ß w_25ß VitalWireDelayß DQA4_ipdß DQA4ß	 tipd_DQA4 …:ß w_26ß VitalWireDelayß DQA5_ipdß DQA5ß	 tipd_DQA5 …;ß w_27ß VitalWireDelayß DQA6_ipdß DQA6ß	 tipd_DQA6 …<ß w_28ß VitalWireDelayß DQA7_ipdß DQA7ß	 tipd_DQA7 …=ß w_29ß VitalWireDelayß DQA8_ipdß DQA8ß	 tipd_DQA8 …>ß w_31ß VitalWireDelayß DQB0_ipdß DQB0ß	 tipd_DQB0 …?ß w_32ß VitalWireDelayß DQB1_ipdß DQB1ß	 tipd_DQB1 …@ß w_33ß VitalWireDelayß DQB2_ipdß DQB2ß	 tipd_DQB2 …Aß w_34ß VitalWireDelayß DQB3_ipdß DQB3ß	 tipd_DQB3 …Bß w_35ß VitalWireDelayß DQB4_ipdß DQB4ß	 tipd_DQB4 …Cß w_36ß VitalWireDelayß DQB5_ipdß DQB5ß	 tipd_DQB5 …Dß w_37ß VitalWireDelayß DQB6_ipdß DQB6ß	 tipd_DQB6 …Eß w_38ß VitalWireDelayß DQB7_ipdß DQB7ß	 tipd_DQB7 …Fß w_39ß VitalWireDelayß DQB8_ipdß DQB8ß	 tipd_DQB8 …Gß w_41ß VitalWireDelayß DQC0_ipdß DQC0ß	 tipd_DQC0 …Hß w_42ß VitalWireDelayß DQC1_ipdß DQC1ß	 tipd_DQC1 …Iß w_43ß VitalWireDelayß DQC2_ipdß DQC2ß	 tipd_DQC2 …Jß w_44ß VitalWireDelayß DQC3_ipdß DQC3ß	 tipd_DQC3 …Kß w_45ß VitalWireDelayß DQC4_ipdß DQC4ß	 tipd_DQC4 …Lß w_46ß VitalWireDelayß DQC5_ipdß DQC5ß	 tipd_DQC5 …Mß w_47ß VitalWireDelayß DQC6_ipdß DQC6ß	 tipd_DQC6 …Nß w_48ß VitalWireDelayß DQC7_ipdß DQC7ß	 tipd_DQC7 …Oß w_49ß VitalWireDelayß DQC8_ipdß DQC8ß	 tipd_DQC8 …Pß w_51ß VitalWireDelayß DQD0_ipdß DQD0ß	 tipd_DQD0 …Qß w_52ß VitalWireDelayß DQD1_ipdß DQD1ß	 tipd_DQD1 …Rß w_53ß VitalWireDelayß DQD2_ipdß DQD2ß	 tipd_DQD2 …Sß w_54ß VitalWireDelayß DQD3_ipdß DQD3ß	 tipd_DQD3 …Tß w_55ß VitalWireDelayß DQD4_ipdß DQD4ß	 tipd_DQD4 …Uß w_56ß VitalWireDelayß DQD5_ipdß DQD5ß	 tipd_DQD5 …Vß w_57ß VitalWireDelayß DQD6_ipdß DQD6ß	 tipd_DQD6 …Wß w_58ß VitalWireDelayß DQD7_ipdß DQD7ß	 tipd_DQD7 …Xß w_59ß VitalWireDelayß DQD8_ipdß DQD8ß	 tipd_DQD8 …Yß w_61ß VitalWireDelayß ADV_ipdß ADVß tipd_ADV …Zß w_62ß VitalWireDelayß R_ipdß Rß tipd_R …[ß w_63ß VitalWireDelayß CLKENNeg_ipdß CLKENNegß tipd_CLKENNeg …\ß w_64ß VitalWireDelayß
 BWDNeg_ipdß BWDNegß tipd_BWDNeg …]ß w_65ß VitalWireDelayß
 BWCNeg_ipdß BWCNegß tipd_BWCNeg …^ß w_66ß VitalWireDelayß
 BWBNeg_ipdß BWBNegß tipd_BWBNeg …_ß w_67ß VitalWireDelayß
 BWANeg_ipdß BWANegß tipd_BWANeg …`ß w_68ß VitalWireDelayß
 CE1Neg_ipdß CE1Negß tipd_CE1Neg …aß w_69ß VitalWireDelayß
 CE2Neg_ipdß CE2Negß tipd_CE2Neg …bß w_70ß VitalWireDelayß CE2_ipdß CE2ß tipd_CE2 …cß w_71ß VitalWireDelayß CLK_ipdß CLKß tipd_CLK …dß w_72ß VitalWireDelayß
 LBONeg_ipdß LBONegß tipd_LBONeg …eß w_73ß VitalWireDelayß	 OENeg_ipdß OENegß
 tipd_OENeg …g*9 …lß Behavior9…n,…oß BWDNInuß
 std_ulogic¨U …pß BWCNInuß
 std_ulogic¨U …qß BWBNInuß
 std_ulogic¨U …rß BWANInuß
 std_ulogic¨U …sß DatDInuß std_logic_vectorØ   bØ     …tß DatCInuß std_logic_vectorØ   bØ     …uß DatBInuß std_logic_vectorØ   bØ     …vß DatAInuß std_logic_vectorØ   bØ     …wß DataOutvß std_logic_vectorØ#   bØ    …x0¨Z …yß CLKInuß
 std_ulogic¨U …zß CKENInuß
 std_ulogic¨U …{ß	 AddressInuß std_logic_vectorØ   bØ     …|ß OENegInuß
 std_ulogic¨U …}ß RInuß
 std_ulogic¨U …~ß ADVInuß
 std_ulogic¨U …ß CE2Inuß
 std_ulogic¨U …Äß LBONegInuß
 std_ulogic¨1 …Åß CE1NegInuß
 std_ulogic¨U …Çß CE2NegInuß
 std_ulogic¨U…É …Ñ,6…Öß BWDNInß
 BWDNeg_ipd…Üß BWCNInß
 BWCNeg_ipd…áß BWBNInß
 BWBNeg_ipd…àß BWANInß
 BWANeg_ipd…âß CLKInß CLK_ipd…äß CKENInß CLKENNeg_ipd…ãß OENegInß	 OENeg_ipd…åß RInß R_ipd…çß ADVInß ADV_ipd…éß CE2Inß CE2_ipd…èß LBONegInß
 LBONeg_ipd…êß CE1NegInß
 CE1Neg_ipd…ëß CE2NegInß
 CE2Neg_ipd…íß DataOutØ    ß DQA0…ìß DataOutØ   ß DQA1…îß DataOutØ   ß DQA2…ïß DataOutØ   ß DQA3…ñß DataOutØ   ß DQA4…óß DataOutØ   ß DQA5…òß DataOutØ   ß DQA6…ôß DataOutØ   ß DQA7…öß DataOutØ   ß DQA8…õß DataOutØ	   ß DQB0…úß DataOutØ
   ß DQB1…ùß DataOutØ   ß DQB2…ûß DataOutØ   ß DQB3…üß DataOutØ   ß DQB4…†ß DataOutØ   ß DQB5…°ß DataOutØ   ß DQB6…¢ß DataOutØ   ß DQB7…£ß DataOutØ   ß DQB8…§ß DataOutØ   ß DQC0…•ß DataOutØ   ß DQC1…¶ß DataOutØ   ß DQC2…ßß DataOutØ   ß DQC3…®ß DataOutØ   ß DQC4…©ß DataOutØ   ß DQC5…™ß DataOutØ   ß DQC6…´ß DataOutØ   ß DQC7…¨ß DataOutØ   ß DQC8…≠ß DataOutØ   ß DQD0…Æß DataOutØ   ß DQD1…Øß DataOutØ   ß DQD2…∞ß DataOutØ   ß DQD3…±ß DataOutØ   ß DQD4…≤ß DataOutØ    ß DQD5…≥ß DataOutØ!   ß DQD6…¥ß DataOutØ"   ß DQD7…µß DataOutØ#   ß DQD8…∂ß DatAInØ    ß DQA0_ipd…∑ß DatAInØ   ß DQA1_ipd…∏ß DatAInØ   ß DQA2_ipd…πß DatAInØ   ß DQA3_ipd…∫ß DatAInØ   ß DQA4_ipd…ªß DatAInØ   ß DQA5_ipd…ºß DatAInØ   ß DQA6_ipd…Ωß DatAInØ   ß DQA7_ipd…æß DatAInØ   ß DQA8_ipd…øß DatBInØ    ß DQB0_ipd…¿ß DatBInØ   ß DQB1_ipd…¡ß DatBInØ   ß DQB2_ipd…¬ß DatBInØ   ß DQB3_ipd…√ß DatBInØ   ß DQB4_ipd…ƒß DatBInØ   ß DQB5_ipd…≈ß DatBInØ   ß DQB6_ipd…∆ß DatBInØ   ß DQB7_ipd…«ß DatBInØ   ß DQB8_ipd…»ß DatCInØ    ß DQC0_ipd……ß DatCInØ   ß DQC1_ipd… ß DatCInØ   ß DQC2_ipd…Àß DatCInØ   ß DQC3_ipd…Ãß DatCInØ   ß DQC4_ipd…Õß DatCInØ   ß DQC5_ipd…Œß DatCInØ   ß DQC6_ipd…œß DatCInØ   ß DQC7_ipd…–ß DatCInØ   ß DQC8_ipd…—ß DatDInØ    ß DQD0_ipd…“ß DatDInØ   ß DQD1_ipd…”ß DatDInØ   ß DQD2_ipd…‘ß DatDInØ   ß DQD3_ipd…’ß DatDInØ   ß DQD4_ipd…÷ß DatDInØ   ß DQD5_ipd…◊ß DatDInØ   ß DQD6_ipd…ÿß DatDInØ   ß DQD7_ipd…Ÿß DatDInØ   ß DQD8_ipd…⁄ß	 AddressInØ    ß A0_ipd…€ß	 AddressInØ   ß A1_ipd…‹ß	 AddressInØ   ß A2_ipd…›ß	 AddressInØ   ß A3_ipd…ﬁß	 AddressInØ   ß A4_ipd…ﬂß	 AddressInØ   ß A5_ipd…‡ß	 AddressInØ   ß A6_ipd…·ß	 AddressInØ   ß A7_ipd…‚ß	 AddressInØ   ß A8_ipd…„ß	 AddressInØ	   ß A9_ipd…‰ß	 AddressInØ
   ß A10_ipd…Âß	 AddressInØ   ß A11_ipd…Êß	 AddressInØ   ß A12_ipd…Áß	 AddressInØ   ß A13_ipd…Ëß	 AddressInØ   ß A14_ipd…Èß	 AddressInØ   ß A15_ipd…Íß	 AddressInØ   ß A16_ipd…Î …Ólß	 mem_state(ß desel…Ôß begin_rd…ß begin_wr…Òß burst_rd…Úß burst_wr…Û …ıpß stateß	 mem_state …˜lß sequence(gØ    aØ   .ß INTEGER`Ø   aØ    …¯lß seqtab(gØ    aØ   .ß sequence …˙kß il0ß sequenceØ    Ø   Ø   Ø    …˚kß il1ß sequenceØ    Ø   Ø   Ø    …¸kß il2ß sequenceØ    Ø   Ø   Ø    …˝kß il3ß sequenceØ    Ø   Ø   Ø    …˛kß ilß seqtabß il0ß il1ß il2ß il3  ˇ  kß ln0ß sequenceØ    Ø   Ø   Ø    …kß ln1ß sequenceØ    Ø   Ø   Ø    …kß ln2ß sequenceØ    Ø   Ø   Ø    …kß ln3ß sequenceØ    Ø   Ø   Ø    …kß lnß seqtabß ln0ß ln1ß ln2ß ln3 …pß	 Burst_Seqß seqtab …pß D_zdß std_logic_vectorØ#   bØ     …
)…ß Burst_Setup;…)…Bß LBONegIn¨1J…ß	 Burst_Seqß il …L…ß	 Burst_Seqß ln …*B …D …*;ß Burst_Setup …ß Behavior;ß BWDNInß BWCNInß BWBNInß BWANInß DatDInß DatCIn…ß DatBInß DatAInß CLKInß CKENInß	 AddressInß RIn…ß OENegInß ADVInß CE2Inß CE1NegInß CE2NegIn…!lß command_type(ß ds…"ß burst…#ß read…$ß write…% …(sß Tviol_BWDN_CLKß X01¨0 …)sß TD_BWDN_CLKß VitalTimingDataType …+sß Tviol_BWCN_CLKß X01¨0 …,sß TD_BWCN_CLKß VitalTimingDataType ….sß Tviol_BWBN_CLKß X01¨0 …/sß TD_BWBN_CLKß VitalTimingDataType …1sß Tviol_BWAN_CLKß X01¨0 …2sß TD_BWAN_CLKß VitalTimingDataType …4sß Tviol_CKENIn_CLKß X01¨0 …5sß TD_CKENIn_CLKß VitalTimingDataType …7sß Tviol_ADVIn_CLKß X01¨0 …8sß TD_ADVIn_CLKß VitalTimingDataType …:sß Tviol_CE1NegIn_CLKß X01¨0 …;sß TD_CE1NegIn_CLKß VitalTimingDataType …=sß Tviol_CE2NegIn_CLKß X01¨0 …>sß TD_CE2NegIn_CLKß VitalTimingDataType …@sß Tviol_CE2In_CLKß X01¨0 …Asß TD_CE2In_CLKß VitalTimingDataType …Csß Tviol_RIn_CLKß X01¨0 …Dsß
 TD_RIn_CLKß VitalTimingDataType …Fsß Tviol_DatDIn_CLKß X01¨0 …Gsß TD_DatDIn_CLKß VitalTimingDataType …Isß Tviol_DatCIn_CLKß X01¨0 …Jsß TD_DatCIn_CLKß VitalTimingDataType …Lsß Tviol_DatBIn_CLKß X01¨0 …Msß TD_DatBIn_CLKß VitalTimingDataType …Osß Tviol_DatAIn_CLKß X01¨0 …Psß TD_DatAIn_CLKß VitalTimingDataType …Rsß Tviol_AddressIn_CLKß X01¨0 …Ssß TD_AddressIn_CLKß VitalTimingDataType …Usß	 Pviol_CLKß X01¨0 …Vsß PD_CLKß VitalPeriodDataTypeß VitalPeriodDataInit …Ylß MemStore(gØ    aØ÷¸  .ß INTEGER…Z`Ø   aØˇ   …\sß MemDataAß MemStore …]sß MemDataBß MemStore …^sß MemDataCß MemStore …_sß MemDataDß MemStore …asß MemAddrß NATURAL`Ø    aØ÷¸   …bsß MemAddr1ß NATURAL`Ø    aØ÷¸   …csß	 startaddrß NATURAL`Ø    aØ÷¸   …esß	 Burst_Cntß NATURAL`Ø    aØ   Ø     …fsß memstartß NATURAL`Ø    aØ   Ø     …gsß offsetß INTEGER`Ø   aØ   Ø     …isß commandß command_type …ksß BWD1ß UX01 …lsß BWC1ß UX01 …msß BWB1ß UX01 …nsß BWA1ß UX01 …psß BWD2ß UX01 …qsß BWC2ß UX01 …rsß BWB2ß UX01 …ssß BWA2ß UX01 …usß wr1ß booleanß false …vsß wr2ß booleanß false …wsß wr3ß booleanß false …zsß	 Violationß X01¨0 …|sß OBuf1ß std_logic_vectorØ#   bØ    …}0¨Z …~sß OBuf2ß std_logic_vectorØ#   bØ    …0¨Z …Å)…ÜBß TimingChecksOnJ…àß VitalSetupHoldCheck…âß
 TestSignalß BWDNIn…äß TestSignalName≠   "BWD"…ãß	 RefSignalß CLKIn…åß RefSignalName≠   "CLK"…çß	 SetupHighß tsetup_BWANeg_CLK…éß SetupLowß tsetup_BWANeg_CLK…èß HoldHighß thold_BWANeg_CLK…êß HoldLowß thold_BWANeg_CLK…ëß CheckEnabledß CKENIn¨0…íß RefTransition¨/…ìß	 HeaderMsgß InstancePath!ß partID…îß
 TimingDataß TD_BWDN_CLK…ïß XOnß XOn…ñß MsgOnß MsgOn…óß	 Violationß Tviol_BWDN_CLK …ôß VitalSetupHoldCheck…öß
 TestSignalß BWCNIn…õß TestSignalName≠   "BWC"…úß	 RefSignalß CLKIn…ùß RefSignalName≠   "CLK"…ûß	 SetupHighß tsetup_BWANeg_CLK…üß SetupLowß tsetup_BWANeg_CLK…†ß HoldHighß thold_BWANeg_CLK…°ß HoldLowß thold_BWANeg_CLK…¢ß CheckEnabledß CKENIn¨0…£ß RefTransition¨/…§ß	 HeaderMsgß InstancePath!ß partID…•ß
 TimingDataß TD_BWCN_CLK…¶ß XOnß XOn…ßß MsgOnß MsgOn…®ß	 Violationß Tviol_BWCN_CLK …™ß VitalSetupHoldCheck…´ß
 TestSignalß BWBNIn…¨ß TestSignalName≠   "BWB"…≠ß	 RefSignalß CLKIn…Æß RefSignalName≠   "CLK"…Øß	 SetupHighß tsetup_BWANeg_CLK…∞ß SetupLowß tsetup_BWANeg_CLK…±ß HoldHighß thold_BWANeg_CLK…≤ß HoldLowß thold_BWANeg_CLK…≥ß CheckEnabledß CKENIn¨0…¥ß RefTransition¨/…µß	 HeaderMsgß InstancePath!ß partID…∂ß
 TimingDataß TD_BWBN_CLK…∑ß XOnß XOn…∏ß MsgOnß MsgOn…πß	 Violationß Tviol_BWBN_CLK …ªß VitalSetupHoldCheck…ºß
 TestSignalß BWANIn…Ωß TestSignalName≠   "BWA"…æß	 RefSignalß CLKIn…øß RefSignalName≠   "CLK"…¿ß	 SetupHighß tsetup_BWANeg_CLK…¡ß SetupLowß tsetup_BWANeg_CLK…¬ß HoldHighß thold_BWANeg_CLK…√ß HoldLowß thold_BWANeg_CLK…ƒß CheckEnabledß CKENIn¨0…≈ß RefTransition¨/…∆ß	 HeaderMsgß InstancePath!ß partID…«ß
 TimingDataß TD_BWAN_CLK…»ß XOnß XOn……ß MsgOnß MsgOn… ß	 Violationß Tviol_BWAN_CLK …Ãß VitalSetupHoldCheck…Õß
 TestSignalß CKENIn…Œß TestSignalName≠
   "CLKENNeg"…œß	 RefSignalß CLKIn…–ß RefSignalName≠   "CLK"…—ß	 SetupHighß tsetup_CLKENNeg_CLK…“ß SetupLowß tsetup_CLKENNeg_CLK…”ß HoldHighß thold_CLKENNeg_CLK…‘ß HoldLowß thold_CLKENNeg_CLK…’ß CheckEnabledß TRUE…÷ß RefTransition¨/…◊ß	 HeaderMsgß InstancePath!ß partID…ÿß
 TimingDataß TD_CKENIn_CLK…Ÿß XOnß XOn…⁄ß MsgOnß MsgOn…€ß	 Violationß Tviol_CKENIn_CLK …›ß VitalSetupHoldCheck…ﬁß
 TestSignalß ADVIn…ﬂß TestSignalName≠   "ADV"…‡ß	 RefSignalß CLKIn…·ß RefSignalName≠   "CLK"…‚ß	 SetupHighß tsetup_ADV_CLK…„ß SetupLowß tsetup_ADV_CLK…‰ß HoldHighß thold_ADV_CLK…Âß HoldLowß thold_ADV_CLK…Êß CheckEnabledß CKENIn¨0…Áß RefTransition¨/…Ëß	 HeaderMsgß InstancePath!ß partID…Èß
 TimingDataß TD_ADVIn_CLK…Íß XOnß XOn…Îß MsgOnß MsgOn…Ïß	 Violationß Tviol_ADVIn_CLK …Óß VitalSetupHoldCheck…Ôß
 TestSignalß CE1NegIn…ß TestSignalName≠   "CE1Neg"…Òß	 RefSignalß CLKIn…Úß RefSignalName≠   "CLK"…Ûß	 SetupHighß tsetup_CE2_CLK…Ùß SetupLowß tsetup_CE2_CLK…ıß HoldHighß thold_CE2_CLK…ˆß HoldLowß thold_CE2_CLK…˜ß CheckEnabledß CKENIn¨0…¯ß RefTransition¨/…˘ß	 HeaderMsgß InstancePath!ß partID…˙ß
 TimingDataß TD_CE1NegIn_CLK…˚ß XOnß XOn…¸ß MsgOnß MsgOn…˝ß	 Violationß Tviol_CE1NegIn_CLK  ˛  ß VitalSetupHoldCheck…ß
 TestSignalß CE2NegIn…ß TestSignalName≠   "CE2Neg"…ß	 RefSignalß CLKIn…ß RefSignalName≠   "CLK"…ß	 SetupHighß tsetup_CE2_CLK…ß SetupLowß tsetup_CE2_CLK…ß HoldHighß thold_CE2_CLK…ß HoldLowß thold_CE2_CLK…	ß CheckEnabledß CKENIn¨0…
ß RefTransition¨/…ß	 HeaderMsgß InstancePath!ß partID…ß
 TimingDataß TD_CE2NegIn_CLK…ß XOnß XOn…ß MsgOnß MsgOn…ß	 Violationß Tviol_CE2NegIn_CLK …ß VitalSetupHoldCheck…ß
 TestSignalß CE2In…ß TestSignalName≠   "CE2"…ß	 RefSignalß CLKIn…ß RefSignalName≠   "CLK"…ß	 SetupHighß tsetup_CE2_CLK…ß SetupLowß tsetup_CE2_CLK…ß HoldHighß thold_CE2_CLK…ß HoldLowß thold_CE2_CLK…ß CheckEnabledß CKENIn¨0…ß RefTransition¨/…ß	 HeaderMsgß InstancePath!ß partID…ß
 TimingDataß TD_CE2In_CLK…ß XOnß XOn…ß MsgOnß MsgOn… ß	 Violationß Tviol_CE2In_CLK …"ß VitalSetupHoldCheck…#ß
 TestSignalß RIn…$ß TestSignalName≠   "R"…%ß	 RefSignalß CLKIn…&ß RefSignalName≠   "CLK"…'ß	 SetupHighß tsetup_R_CLK…(ß SetupLowß tsetup_R_CLK…)ß HoldHighß thold_R_CLK…*ß HoldLowß thold_R_CLK…+ß CheckEnabledß CKENIn¨0…,ß RefTransition¨/…-ß	 HeaderMsgß InstancePath!ß partID….ß
 TimingDataß
 TD_RIn_CLK…/ß XOnß XOn…0ß MsgOnß MsgOn…1ß	 Violationß Tviol_RIn_CLK …3ß VitalSetupHoldCheck…4ß
 TestSignalß	 AddressIn…5ß TestSignalName≠	   "Address"…6ß	 RefSignalß CLKIn…7ß RefSignalName≠   "CLK"…8ß	 SetupHighß tsetup_A0_CLK…9ß SetupLowß tsetup_A0_CLK…:ß HoldHighß thold_A0_CLK…;ß HoldLowß thold_A0_CLK…<ß CheckEnabledß CKENIn¨0…=ß RefTransition¨/…>ß	 HeaderMsgß InstancePath!ß partID…?ß
 TimingDataß TD_AddressIn_CLK…@ß XOnß XOn…Aß MsgOnß MsgOn…Bß	 Violationß Tviol_AddressIn_CLK …Dß VitalSetupHoldCheck…Eß
 TestSignalß DatDIn…Fß TestSignalName≠   "DatD"…Gß	 RefSignalß CLKIn…Hß RefSignalName≠   "CLK"…Iß	 SetupHighß tsetup_DQA0_CLK…Jß SetupLowß tsetup_DQA0_CLK…Kß HoldHighß thold_DQA0_CLK…Lß HoldLowß thold_DQA0_CLK…Mß CheckEnabledß CKENIn¨0…Nß RefTransition¨/…Oß	 HeaderMsgß InstancePath!ß partID…Pß
 TimingDataß TD_DatDIn_CLK…Qß XOnß XOn…Rß MsgOnß MsgOn…Sß	 Violationß Tviol_DatDIn_CLK …Uß VitalSetupHoldCheck…Vß
 TestSignalß DatCIn…Wß TestSignalName≠   "DatC"…Xß	 RefSignalß CLKIn…Yß RefSignalName≠   "CLK"…Zß	 SetupHighß tsetup_DQA0_CLK…[ß SetupLowß tsetup_DQA0_CLK…\ß HoldHighß thold_DQA0_CLK…]ß HoldLowß thold_DQA0_CLK…^ß CheckEnabledß CKENIn¨0…_ß RefTransition¨/…`ß	 HeaderMsgß InstancePath!ß partID…aß
 TimingDataß TD_DatCIn_CLK…bß XOnß XOn…cß MsgOnß MsgOn…dß	 Violationß Tviol_DatCIn_CLK …fß VitalSetupHoldCheck…gß
 TestSignalß DatBIn…hß TestSignalName≠   "DatB"…iß	 RefSignalß CLKIn…jß RefSignalName≠   "CLK"…kß	 SetupHighß tsetup_DQA0_CLK…lß SetupLowß tsetup_DQA0_CLK…mß HoldHighß thold_DQA0_CLK…nß HoldLowß thold_DQA0_CLK…oß CheckEnabledß CKENIn¨0…pß RefTransition¨/…qß	 HeaderMsgß InstancePath!ß partID…rß
 TimingDataß TD_DatBIn_CLK…sß XOnß XOn…tß MsgOnß MsgOn…uß	 Violationß Tviol_DatBIn_CLK …wß VitalSetupHoldCheck…xß
 TestSignalß DatAIn…yß TestSignalName≠   "DatA"…zß	 RefSignalß CLKIn…{ß RefSignalName≠   "CLK"…|ß	 SetupHighß tsetup_DQA0_CLK…}ß SetupLowß tsetup_DQA0_CLK…~ß HoldHighß thold_DQA0_CLK…ß HoldLowß thold_DQA0_CLK…Äß CheckEnabledß CKENIn¨0…Åß RefTransition¨/…Çß	 HeaderMsgß InstancePath!ß partID…Éß
 TimingDataß TD_DatAIn_CLK…Ñß XOnß XOn…Öß MsgOnß MsgOn…Üß	 Violationß Tviol_DatAIn_CLK …àß VitalPeriodPulseCheck…âß
 TestSignalß CLKIn…äß TestSignalName≠   "CLK"…ãß Periodß tperiod_CLK_posedge…åß PulseWidthLowß tpw_CLK_negedge…çß PulseWidthHighß tpw_CLK_posedge…éß
 PeriodDataß PD_CLK…èß XOnß XOn…êß MsgOnß MsgOn…ëß	 Violationß	 Pviol_CLK…íß	 HeaderMsgß InstancePath!ß partID…ìß CheckEnabledß CKENIn¨0 …ïß	 Violationß	 Pviol_CLKXß Tviol_DatAIn_CLKXß Tviol_DatBIn_CLK…ñXß Tviol_DatCIn_CLKXß Tviol_DatDIn_CLKX…óß Tviol_AddressIn_CLKXß Tviol_RIn_CLKX…òß Tviol_CE2In_CLKXß Tviol_CE2NegIn_CLKX…ôß Tviol_CE1NegIn_CLKXß Tviol_ADVIn_CLKX…öß Tviol_CKENIn_CLKXß Tviol_BWAN_CLKX…õß Tviol_BWBN_CLKXß Tviol_BWCN_CLKX…úß Tviol_BWDN_CLK …üGß	 Violation¨0…†Hß InstancePath!ß partID!≠   ": simulation may be"!…°≠&   " inaccurate due to timing violations"…¢Iß SeverityMode …§*B …™Bß rising_edgeß CLKInWß CKENIn¨0J…´G_ß Is_Xß BWDNIn…¨Hß InstancePath!ß partID!≠   ": Unusable value for BWDN"…≠Iß SeverityMode …ÆG_ß Is_Xß BWCNIn…ØHß InstancePath!ß partID!≠   ": Unusable value for BWCN"…∞Iß SeverityMode …±G_ß Is_Xß BWBNIn…≤Hß InstancePath!ß partID!≠   ": Unusable value for BWBN"…≥Iß SeverityMode …¥G_ß Is_Xß BWANIn…µHß InstancePath!ß partID!≠   ": Unusable value for BWAN"…∂Iß SeverityMode …∑G_ß Is_Xß RIn…∏Hß InstancePath!ß partID!≠   ": Unusable value for R"…πIß SeverityMode …∫G_ß Is_Xß ADVIn…ªHß InstancePath!ß partID!≠   ": Unusable value for ADV"…ºIß SeverityMode …ΩG_ß Is_Xß CE2In…æHß InstancePath!ß partID!≠   ": Unusable value for CE2"…øIß SeverityMode …¿G_ß Is_Xß CE1NegIn…¡Hß InstancePath!ß partID!≠   ": Unusable value for CE1Neg"…¬Iß SeverityMode …√G_ß Is_Xß CE2NegIn…ƒHß InstancePath!ß partID!≠   ": Unusable value for CE2Neg"…≈Iß SeverityMode …»Bß ADVIn¨0Wß CE1NegIn¨1Xß CE2NegIn¨1X……ß CE2In¨0J… ß commandß ds …ÀKß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1W…Ãß ADVIn¨0J…ÕBß RIn¨1J…Œß commandß read …œL…–ß commandß write …—*B …“Kß ADVIn¨1Wß CE1NegIn¨0Wß CE2NegIn¨0W…”ß CE2In¨1J…‘ß commandß burst …’L…÷Gß false…◊Hß InstancePath!ß partID!≠   ": Could not decode "…ÿ!≠
   "command."…ŸIß SeverityMode …⁄*B …‹ß wr3ß wr2 …›ß wr2ß wr1 …ﬁß wr1ß false …‡Bß wr3J…·Bß BWA2¨0J…‚Bß	 Violation¨XJ…„ß MemDataAß MemAddr1Ø    …‰L…Âß MemDataAß MemAddr1ß to_natß DatAIn …Ê*B …Á*B …ËBß BWB2¨0J…ÈBß	 Violation¨XJ…Íß MemDataBß MemAddr1Ø    …ÎL…Ïß MemDataBß MemAddr1ß to_natß DatBIn …Ì*B …Ó*B …ÔBß BWC2¨0J…Bß	 Violation¨XJ…Òß MemDataCß MemAddr1Ø    …ÚL…Ûß MemDataCß MemAddr1ß to_natß DatCIn …Ù*B …ı*B …ˆBß BWD2¨0J…˜Bß	 Violation¨XJ…¯ß MemDataDß MemAddr1Ø    …˘L…˙ß MemDataDß MemAddr1ß to_natß DatDIn …˚*B …¸*B …˝*B  ˝  ß MemAddr1ß MemAddr …ß OBuf2ß OBuf1 …Nß state(…Pß desel…Nß command(…Pß ds…ß OBuf10¨Z …	Pß read…
ß stateß begin_rd …ß MemAddrß to_natß	 AddressIn …ß	 startaddrß MemAddr …ß memstartß to_natß	 AddressInØ   bØ     …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X … L…!ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …"*B …#Bß MemDataDß MemAddrØ   J…$ß OBuf1Ø#   bØ   0¨U …%Kß MemDataDß MemAddrØ   J…&ß OBuf1Ø#   bØ   0¨X …'L…(ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …)*B …*Pß write…+ß stateß begin_wr …,ß MemAddrß to_natß	 AddressIn …-ß	 startaddrß MemAddr ….ß memstartß to_natß	 AddressInØ   bØ     …/ß OBuf10¨Z …0ß BWA1ß BWANIn …1ß BWB1ß BWBNIn …2ß BWC1ß BWCNIn …3ß BWD1ß BWDNIn …4ß wr1ß TRUE …5Pß burst…6ß OBuf10¨Z …7*N …9Pß begin_rd…:ß	 Burst_CntØ     …;Nß command(…<Pß ds…=ß stateß desel …>ß OBuf10¨Z …?Pß read…@ß stateß begin_rd …Aß MemAddrß to_natß	 AddressIn …Bß	 startaddrß MemAddr …Cß memstartß to_natß	 AddressInØ   bØ     …DBß MemDataAß MemAddrØ   J…Eß OBuf1Ø   bØ    0¨U …FKß MemDataAß MemAddrØ   J…Gß OBuf1Ø   bØ    0¨X …HL…Iß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …J*B …KBß MemDataBß MemAddrØ   J…Lß OBuf1Ø   bØ	   0¨U …MKß MemDataBß MemAddrØ   J…Nß OBuf1Ø   bØ	   0¨X …OL…Pß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Q*B …RBß MemDataCß MemAddrØ   J…Sß OBuf1Ø   bØ   0¨U …TKß MemDataCß MemAddrØ   J…Uß OBuf1Ø   bØ   0¨X …VL…Wß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …X*B …YBß MemDataDß MemAddrØ   J…Zß OBuf1Ø#   bØ   0¨U …[Kß MemDataDß MemAddrØ   J…\ß OBuf1Ø#   bØ   0¨X …]L…^ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …_*B …`Pß write…aß stateß begin_wr …bß MemAddrß to_natß	 AddressIn …cß	 startaddrß MemAddr …dß memstartß to_natß	 AddressInØ   bØ     …eß OBuf10¨Z …fß BWA1ß BWANIn …gß BWB1ß BWBNIn …hß BWC1ß BWCNIn …iß BWD1ß BWDNIn …jß wr1ß TRUE …kPß burst…lß stateß burst_rd …mß	 Burst_Cntß	 Burst_CntØ    …nBß	 Burst_CntØ   J…oß	 Burst_CntØ     …p*B …qß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …rß MemAddrß	 startaddrß offset …sBß MemDataAß MemAddrØ   J…tß OBuf1Ø   bØ    0¨U …uKß MemDataAß MemAddrØ   J…vß OBuf1Ø   bØ    0¨X …wL…xß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …y*B …zBß MemDataBß MemAddrØ   J…{ß OBuf1Ø   bØ	   0¨U …|Kß MemDataBß MemAddrØ   J…}ß OBuf1Ø   bØ	   0¨X …~L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Ä*B …ÅBß MemDataCß MemAddrØ   J…Çß OBuf1Ø   bØ   0¨U …ÉKß MemDataCß MemAddrØ   J…Ñß OBuf1Ø   bØ   0¨X …ÖL…Üß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …á*B …àBß MemDataDß MemAddrØ   J…âß OBuf1Ø#   bØ   0¨U …äKß MemDataDß MemAddrØ   J…ãß OBuf1Ø#   bØ   0¨X …åL…çß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …é*B …è*N …ëPß begin_wr…íß BWA2ß BWA1 …ìß BWB2ß BWB1 …îß BWC2ß BWC1 …ïß BWD2ß BWD1 …ñß	 Burst_CntØ     …óNß command(…òPß ds…ôß stateß desel …öß OBuf10¨Z …õPß read…úß stateß begin_rd …ùß MemAddrß to_natß	 AddressIn …ûß	 startaddrß MemAddr …üß memstartß to_natß	 AddressInØ   bØ     …†Bß MemDataAß MemAddrØ   J…°ß OBuf1Ø   bØ    0¨U …¢Kß MemDataAß MemAddrØ   J…£ß OBuf1Ø   bØ    0¨X …§L…•ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …¶*B …ßBß MemDataBß MemAddrØ   J…®ß OBuf1Ø   bØ	   0¨U …©Kß MemDataBß MemAddrØ   J…™ß OBuf1Ø   bØ	   0¨X …´L…¨ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …≠*B …ÆBß MemDataCß MemAddrØ   J…Øß OBuf1Ø   bØ   0¨U …∞Kß MemDataCß MemAddrØ   J…±ß OBuf1Ø   bØ   0¨X …≤L…≥ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …¥*B …µBß MemDataDß MemAddrØ   J…∂ß OBuf1Ø#   bØ   0¨U …∑Kß MemDataDß MemAddrØ   J…∏ß OBuf1Ø#   bØ   0¨X …πL…∫ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …ª*B …ºPß write…Ωß stateß begin_wr …æß MemAddrß to_natß	 AddressIn …øß	 startaddrß MemAddr …¿ß OBuf10¨Z …¡ß BWA1ß BWANIn …¬ß BWB1ß BWBNIn …√ß BWC1ß BWCNIn …ƒß BWD1ß BWDNIn …≈ß wr1ß TRUE …∆Pß burst…«ß stateß burst_wr …»ß	 Burst_Cntß	 Burst_CntØ    ……Bß	 Burst_CntØ   J… ß	 Burst_CntØ     …À*B …Ãß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …Õß MemAddrß	 startaddrß offset …Œß BWA1ß BWANIn …œß BWB1ß BWBNIn …–ß BWC1ß BWCNIn …—ß BWD1ß BWDNIn …“ß wr1ß TRUE …”*N …’Pß burst_rd…÷Nß command(…◊Pß ds…ÿß stateß desel …Ÿß OBuf10¨Z …⁄Pß read…€ß stateß begin_rd …‹ß MemAddrß to_natß	 AddressIn …›ß	 startaddrß MemAddr …ﬁß memstartß to_natß	 AddressInØ   bØ     …ﬂBß MemDataAß MemAddrØ   J…‡ß OBuf1Ø   bØ    0¨U …·Kß MemDataAß MemAddrØ   J…‚ß OBuf1Ø   bØ    0¨X …„L…‰ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …Â*B …ÊBß MemDataBß MemAddrØ   J…Áß OBuf1Ø   bØ	   0¨U …ËKß MemDataBß MemAddrØ   J…Èß OBuf1Ø   bØ	   0¨X …ÍL…Îß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Ï*B …ÌBß MemDataCß MemAddrØ   J…Óß OBuf1Ø   bØ   0¨U …ÔKß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X …ÒL…Úß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …Û*B …ÙBß MemDataDß MemAddrØ   J…ıß OBuf1Ø#   bØ   0¨U …ˆKß MemDataDß MemAddrØ   J…˜ß OBuf1Ø#   bØ   0¨X …¯L…˘ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …˙*B …˚Pß write…¸ß stateß begin_wr …˝ß MemAddrß to_natß	 AddressIn …˛ß	 startaddrß MemAddr  ¸  ß memstartß to_natß	 AddressInØ   bØ     …ß OBuf10¨Z …ß BWA1ß BWANIn …ß BWB1ß BWBNIn …ß BWC1ß BWCNIn …ß BWD1ß BWDNIn …ß wr1ß TRUE …Pß burst…ß	 Burst_Cntß	 Burst_CntØ    …	Bß	 Burst_CntØ   J…
ß	 Burst_CntØ     …*B …ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …ß MemAddrß	 startaddrß offset …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X … L…!ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …"*B …#Bß MemDataDß MemAddrØ   J…$ß OBuf1Ø#   bØ   0¨U …%Kß MemDataDß MemAddrØ   J…&ß OBuf1Ø#   bØ   0¨X …'L…(ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …)*B …**N …,Pß burst_wr…-Nß command(….Pß ds…/ß stateß desel …0ß OBuf10¨Z …1Pß read…2ß stateß begin_rd …3ß MemAddrß to_natß	 AddressIn …4ß	 startaddrß MemAddr …5ß memstartß to_natß	 AddressInØ   bØ     …6Bß MemDataAß MemAddrØ   J…7ß OBuf1Ø   bØ    0¨U …8Kß MemDataAß MemAddrØ   J…9ß OBuf1Ø   bØ    0¨X …:L…;ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …<*B …=Bß MemDataBß MemAddrØ   J…>ß OBuf1Ø   bØ	   0¨U …?Kß MemDataBß MemAddrØ   J…@ß OBuf1Ø   bØ	   0¨X …AL…Bß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …C*B …DBß MemDataCß MemAddrØ   J…Eß OBuf1Ø   bØ   0¨U …FKß MemDataCß MemAddrØ   J…Gß OBuf1Ø   bØ   0¨X …HL…Iß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …J*B …KBß MemDataDß MemAddrØ   J…Lß OBuf1Ø#   bØ   0¨U …MKß MemDataDß MemAddrØ   J…Nß OBuf1Ø#   bØ   0¨X …OL…Pß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Q*B …RPß write…Sß stateß begin_wr …Tß MemAddrß to_natß	 AddressIn …Uß	 startaddrß MemAddr …Vß memstartß to_natß	 AddressInØ   bØ     …Wß OBuf10¨Z …Xß BWA1ß BWANIn …Yß BWB1ß BWBNIn …Zß BWC1ß BWCNIn …[ß BWD1ß BWDNIn …\ß wr1ß TRUE …]Pß burst…^ß	 Burst_Cntß	 Burst_CntØ    …_Bß	 Burst_CntØ   J…`ß	 Burst_CntØ     …a*B …bß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …cß MemAddrß	 startaddrß offset …dß BWA1ß BWANIn …eß BWB1ß BWBNIn …fß BWC1ß BWCNIn …gß BWD1ß BWDNIn …hß wr1ß TRUE …i*N …k*N …mBß OENegIn¨0J…nß D_zd0¨Zß OBuf2}Ø   ß ns …o*B …q*B …sBß OENegIn¨1J…tß D_zd0¨Z …uL…vß D_zdß OBuf2 …w*B …y*; …~ß
 DataOutBlk/ß iuØ#   bØ    A…ß DataOut_Delay;ß D_zdß i…Äsß D_GlitchDataß VitalGlitchDataArrayTypeØ   bØ     …Å)…Çß VitalPathDelay01Z…Éß	 OutSignalß DataOutß i…Ñß OutSignalName≠   "Data"…Öß OutTempß D_zdß i…Üß Modeß VitalTransport…áß
 GlitchDataß D_GlitchDataß i…àß Paths…âØ   ß InputChangeTimeß CLKInß
 LAST_EVENT…äß	 PathDelayß tpd_CLK_DQA0…ãß PathConditionß OENegIn¨0…åØ   ß InputChangeTimeß OENegInß
 LAST_EVENT…çß	 PathDelayß tpd_OENeg_DQA0…éß PathConditionß TRUE…è…ê …í*; …ì*A …ï*9 …ó*ß rtl ™
V 000072 60 7 1463086542937 ./src/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000042 11 6216 1463086542797 idt71v3556
E idt71v3556 VHDL
L IEEE;STD;
U ieee.vital_timing;STD.STANDARD;ieee.std_logic_1164;
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G InstancePath STRING = DefaultInstancePath
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G MsgOn BOOLEAN = DefaultMsgOn
G XOn BOOLEAN = DefaultXon
G SeverityMode SEVERITY_LEVEL = WARNING
G TimingModel STRING = DefaultTimingModel
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
P ADV _in std_logic = 'U'
P R _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CLK _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
X idt71v3556
I 000042 11 4831 1463086542797 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1463086542797
160
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
tipd_A0 0 30 63 1 . 37
tipd_A1 1 30 165 1 . 38
tipd_A2 2 30 267 1 . 39
tipd_A3 3 30 369 1 . 40
tipd_A4 4 30 471 1 . 41
tipd_A5 5 30 573 1 . 42
tipd_A6 6 30 675 1 . 43
tipd_A7 7 30 777 1 . 44
tipd_A8 8 30 879 1 . 45
tipd_A9 9 30 981 1 . 46
tipd_A10 10 30 1083 1 . 47
tipd_A11 11 30 1188 1 . 48
tipd_A12 12 30 1293 1 . 49
tipd_A13 13 30 1398 1 . 50
tipd_A14 14 30 1503 1 . 51
tipd_A15 15 30 1608 1 . 52
tipd_A16 16 30 1713 1 . 53
tipd_DQA0 17 30 1818 1 . 54
tipd_DQA1 18 30 1923 1 . 55
tipd_DQA2 19 30 2028 1 . 56
tipd_DQA3 20 30 2133 1 . 57
tipd_DQA4 21 30 2238 1 . 58
tipd_DQA5 22 30 2343 1 . 59
tipd_DQA6 23 30 2448 1 . 60
tipd_DQA7 24 30 2553 1 . 61
tipd_DQA8 25 30 2658 1 . 62
tipd_DQB0 26 30 2763 1 . 63
tipd_DQB1 27 30 2868 1 . 64
tipd_DQB2 28 30 2973 1 . 65
tipd_DQB3 29 30 3078 1 . 66
tipd_DQB4 30 30 3183 1 . 67
tipd_DQB5 31 30 3288 1 . 68
tipd_DQB6 32 30 3393 1 . 69
tipd_DQB7 33 30 3498 1 . 70
tipd_DQB8 34 30 3603 1 . 71
tipd_DQC0 35 30 3708 1 . 72
tipd_DQC1 36 30 3813 1 . 73
tipd_DQC2 37 30 3918 1 . 74
tipd_DQC3 38 30 4023 1 . 75
tipd_DQC4 39 30 4128 1 . 76
tipd_DQC5 40 30 4233 1 . 77
tipd_DQC6 41 30 4338 1 . 78
tipd_DQC7 42 30 4443 1 . 79
tipd_DQC8 43 30 4548 1 . 80
tipd_DQD0 44 30 4653 1 . 81
tipd_DQD1 45 30 4758 1 . 82
tipd_DQD2 46 30 4863 1 . 83
tipd_DQD3 47 30 4968 1 . 84
tipd_DQD4 48 30 5073 1 . 85
tipd_DQD5 49 30 5178 1 . 86
tipd_DQD6 50 30 5283 1 . 87
tipd_DQD7 51 30 5388 1 . 88
tipd_DQD8 52 30 5493 1 . 89
tipd_ADV 53 30 5598 1 . 90
tipd_R 54 30 5703 1 . 91
tipd_CLKENNeg 55 30 5808 1 . 92
tipd_BWDNeg 56 30 5913 1 . 93
tipd_BWCNeg 57 30 6018 1 . 94
tipd_BWBNeg 58 30 6123 1 . 95
tipd_BWANeg 59 30 6228 1 . 96
tipd_CE1Neg 60 30 6333 1 . 97
tipd_CE2Neg 61 30 6438 1 . 98
tipd_CE2 62 30 6543 1 . 99
tipd_CLK 63 30 6648 1 . 100
tipd_LBONeg 64 30 6753 1 . 101
tipd_OENeg 65 30 6858 1 . 102
tpd_CLK_DQA0 66 30 6963 1 . 104
tpd_OENeg_DQA0 67 30 7060 1 . 105
tpw_CLK_posedge 68 30 7157 1 . 107
tpw_CLK_negedge 69 30 7275 1 . 108
tperiod_CLK_posedge 70 30 7393 1 . 110
tsetup_CLKENNeg_CLK 71 30 7511 1 . 112
tsetup_A0_CLK 72 30 7629 1 . 113
tsetup_DQA0_CLK 73 30 7747 1 . 114
tsetup_R_CLK 74 30 7865 1 . 115
tsetup_ADV_CLK 75 30 7983 1 . 116
tsetup_CE2_CLK 76 30 8101 1 . 117
tsetup_BWANeg_CLK 77 30 8219 1 . 118
thold_CLKENNeg_CLK 78 30 8337 1 . 120
thold_A0_CLK 79 30 8455 1 . 121
thold_DQA0_CLK 80 30 8573 1 . 122
thold_R_CLK 81 30 8691 1 . 123
thold_ADV_CLK 82 30 8809 1 . 124
thold_CE2_CLK 83 30 8927 1 . 125
thold_BWANeg_CLK 84 30 9045 1 . 126
~STRING~12 85 5 9162 1 . 128
InstancePath 86 30 9276 1 . 128
TimingChecksOn 87 30 9382 1 . 129
MsgOn 88 30 9475 1 . 130
XOn 89 30 9569 1 . 131
SeverityMode 90 30 9662 1 . 132
~STRING~121 91 5 9741 1 . 134
TimingModel 92 30 9855 1 . 134
A0 93 29 9961 1 . 137
A1 94 29 10070 1 . 138
A2 95 29 10179 1 . 139
A3 96 29 10288 1 . 140
A4 97 29 10397 1 . 141
A5 98 29 10506 1 . 142
A6 99 29 10615 1 . 143
A7 100 29 10724 1 . 144
A8 101 29 10834 1 . 145
A9 102 29 10944 1 . 146
A10 103 29 11054 1 . 147
A11 104 29 11166 1 . 148
A12 105 29 11278 1 . 149
A13 106 29 11390 1 . 150
A14 107 29 11502 1 . 151
A15 108 29 11614 1 . 152
A16 109 29 11726 1 . 153
DQA0 110 29 11838 1 . 154
DQA1 111 29 11950 1 . 155
DQA2 112 29 12062 1 . 156
DQA3 113 29 12174 1 . 157
DQA4 114 29 12286 1 . 158
DQA5 115 29 12398 1 . 159
DQA6 116 29 12510 1 . 160
DQA7 117 29 12622 1 . 161
DQA8 118 29 12734 1 . 162
DQB0 119 29 12846 1 . 163
DQB1 120 29 12958 1 . 164
DQB2 121 29 13070 1 . 165
DQB3 122 29 13182 1 . 166
DQB4 123 29 13294 1 . 167
DQB5 124 29 13406 1 . 168
DQB6 125 29 13518 1 . 169
DQB7 126 29 13630 1 . 170
DQB8 127 29 13742 1 . 171
DQC0 128 29 13854 1 . 172
DQC1 129 29 13966 1 . 173
DQC2 130 29 14078 1 . 174
DQC3 131 29 14190 1 . 175
DQC4 132 29 14302 1 . 176
DQC5 133 29 14414 1 . 177
DQC6 134 29 14526 1 . 178
DQC7 135 29 14638 1 . 179
DQC8 136 29 14750 1 . 180
DQD0 137 29 14862 1 . 181
DQD1 138 29 14974 1 . 182
DQD2 139 29 15086 1 . 183
DQD3 140 29 15198 1 . 184
DQD4 141 29 15310 1 . 185
DQD5 142 29 15422 1 . 186
DQD6 143 29 15534 1 . 187
DQD7 144 29 15646 1 . 188
DQD8 145 29 15758 1 . 189
ADV 146 29 15870 1 . 190
R 147 29 15982 1 . 191
CLKENNeg 148 29 16094 1 . 192
BWDNeg 149 29 16206 1 . 193
BWCNeg 150 29 16318 1 . 194
BWBNeg 151 29 16430 1 . 195
BWANeg 152 29 16542 1 . 196
CE1Neg 153 29 16654 1 . 197
CE2Neg 154 29 16766 1 . 198
CE2 155 29 16878 1 . 199
CLK 156 29 16990 1 . 200
LBONeg 157 29 17102 1 . 201
OENeg 158 29 17214 1 . 202
VITAL_LEVEL0 159 11 17326 1 . 204
#SPECIFICATION 
159
#END
I 000031 54 17450 0 idt71v3556
12
1
12
00000034
1
./src/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 4 4
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 5 5
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 6 6
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 7 7
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 8 8
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 9 9
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 10 10
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 11 11
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 12 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 13 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 14 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 66
66
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 67 67
67
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 68 68
68
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 69 69
69
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 70 70
70
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 71 71
71
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 72 72
72
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 73 73
73
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 74 74
74
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 75 75
75
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 76 76
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 77 77
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 78 78
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 79 79
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 80 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 81 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 82 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 83 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 84 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
5
513
5
12 ~ ~ 85 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 86 85
85
1
12 ~ ~ 85 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 87 86
86
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
30
1
30
12 ~ ~ 88 87
87
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 89 88
88
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
30
1
30
12 ~ ~ 90 89
89
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
5
513
5
12 ~ ~ 91 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 92 90
90
1
12 ~ ~ 91 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
I 000044 52 6458          1463086543190 rtl
50______
58
RTL
4
14
std
.
.
1
1
18
top
1
18
13 ~ ~ 0 0
47
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 1 0
50
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
51
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 3 0
52
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 4 0
53
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 5 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 6 0
60
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 7 0
63
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 8 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 15 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 16 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 17 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
17
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 16 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 17 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 24 0
63
2
67
0
1
13 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 25 1
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 26 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 27 0
64
3
67
0
1
13 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
65
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 30 0
65
4
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 31 0
66
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 32 0
67
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 33 3
68
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 34 0
68
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 35 0
68
7
67
0
1
13 ~ ~ 33 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 36 4
72
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 37 0
72
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 38 0
72
8
68
0
1
13 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 39 5
73
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 40 0
73
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 41 0
73
9
69
0
1
13 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 42 0
74
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 43 0
75
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 44 6
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 45 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 46 0
76
12
68
0
1
13 ~ ~ 44 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
clkm
1
3
13 ~ ~ 47 0
80
13
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 49 0
84
0
1
TOP_T
1
114
1
top
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000058 60 1165 1463086543187 ./src/main.vhd*main|21+RTL
Ver. 1.01
     …*8ß RTL.ß main(…/iß top…1+…2ß FLOWTHROUGHß integerØ     …3ß ASIZEß integerØ    …4ß DSIZEß integerØ    …5ß BWSIZEß integerØ   …6 …8,…:ß clkuß	 std_logic …<ß RESET_Nuß	 std_logic …?ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …@ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …Aß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Bß RD_WR_Nuß	 std_logic …Cß ADDR_ADV_LD_Nuß	 std_logic …Dß DMuß std_logic_vectorß BWSIZEØ   bØ     …Hß SAvß std_logic_vectorß ASIZEØ   bØ     …Iß DQwß std_logic_vectorß DSIZEØ   bØ     …Jß RW_Nvß	 std_logic …Kß ADV_LD_Nvß	 std_logic …Lß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …M …N*i …Ppß clkmß	 std_logic …R)…Sß clkmß clk …Tß TOP_Tß top…U+6…Vß FLOWTHROUGHß FLOWTHROUGH…Wß ASIZEß ASIZE…Xß DSIZEß DSIZE…Yß BWSIZEß BWSIZE…Z…[,6…\ß clkß clkm…]ß RESET_Nß RESET_N…`ß ADDRß ADDR…aß DATA_INß DATA_IN…bß DATA_OUTß DATA_OUT…cß RD_WR_Nß RD_WR_N…dß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…eß DMß DM…iß SAß SA…jß DQß DQ…kß RW_Nß RW_N…lß ADV_LD_Nß ADV_LD_N…mß BW_Nß BW_N…n …o* ™
V 000060 60 7 1463086543187 ./src/main.vhd*main|21+RTL__opt
2V 000062 60 574 1463086543252 ./src/pipe_delay.vhd*pipe_delay
Ver. 1.01
     …)&ß ieee …*'ß ieee	ß std_logic_1164	1 ….2ß
 pipe_delay(…0+…1ß FLOWTHROUGHß integerØ     …2ß DSIZEß integerØ$    …3ß BWSIZEß integerØ   …4 …6,…7ß clkuß	 std_logic …:ß resetuß	 std_logic …<ß lb_rw_nuß	 std_logic …=ß
 delay_rw_nvß std_logic_vectorß DSIZEØ   bØ     …?ß
 lb_data_inuß std_logic_vectorß DSIZEØ   bØ     …@ß delay_data_invß std_logic_vectorß DSIZEØ   bØ     …Bß lb_data_outvß std_logic_vectorß DSIZEØ   bØ     …Cß ram_data_outuß std_logic_vectorß DSIZEØ   bØ    …D …H*ß
 pipe_delay ™
V 000065 60 7 1463086543252 ./src/pipe_delay.vhd*pipe_delay__opt
2I 000044 52 2168          1463086543299 rtl
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 3284 1463086543296 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
     …L8ß RTL.ß
 pipe_delay(…Opß	 rw_n_pipeß std_logic_vectorØ   bØ     …Qlß my_array(gØ   bØ    .ß std_logic_vectorß DSIZEØ   bØ     …Spß data_in_pipeß my_array …V)…Xß delay_data_inß data_in_pipeØ   ß FLOWTHROUGH …[;ß	 rw_n_pipeØ    ß	 rw_n_pipeØ   ß	 rw_n_pipeØ   …\)…^ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …_ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …`ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …aß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …bß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …cß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …dß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …eß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …fß
 delay_rw_nß DSIZEØ	   ß	 rw_n_pipeØ   ß FLOWTHROUGH …gß
 delay_rw_nß DSIZEØ
   ß	 rw_n_pipeØ   ß FLOWTHROUGH …hß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …iß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …jß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …kß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …lß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …mß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …nß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …oß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …pß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …qß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …rß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …sß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …tß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …uß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …vß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …wß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …xß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …yß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …zß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …{ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …|ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …}ß
 delay_rw_nß DSIZEØ    ß	 rw_n_pipeØ   ß FLOWTHROUGH …~ß
 delay_rw_nß DSIZEØ!   ß	 rw_n_pipeØ   ß FLOWTHROUGH …ß
 delay_rw_nß DSIZEØ"   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Äß
 delay_rw_nß DSIZEØ#   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Åß
 delay_rw_nß DSIZEØ$   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Ö*; …â;ß clkß reset…ä)…ãBß reset¨1J…åß	 rw_n_pipe0¨0 …çß data_in_pipeØ    0¨0 …éß data_in_pipeØ   0¨0 …èKß rising_edgeß clkJ…êBß clk¨1J…ëß	 rw_n_pipeØ    ß lb_rw_n …íß	 rw_n_pipeØ   bØ   ß	 rw_n_pipeØ   bØ     …îß data_in_pipeØ    ß
 lb_data_in …ïß data_in_pipeØ   ß data_in_pipeØ     …ñ*B …ó*B …ò*; …õ;ß clkß reset…ú)…ùBß reset¨1J…ûß lb_data_out0¨0 …üKß rising_edgeß clkJ…†Bß	 rw_n_pipeØ   ß FLOWTHROUGH¨1J…°ß lb_data_outß ram_data_out …¢*B …£*B …§*; …©*ß RTL ™
V 000072 60 7 1463086543296 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2I 000041 11 447 1463086543253 pipe_delay
E pipe_delay VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_rw_n _in std_logic
P delay_rw_n _out std_logic_vector[DSIZE-1:0]
P lb_data_in _in std_logic_vector[DSIZE-1:0]
P delay_data_in _out std_logic_vector[DSIZE-1:0]
P lb_data_out _out std_logic_vector[DSIZE-1:0]
P ram_data_out _in std_logic_vector[DSIZE-1:0]
X pipe_delay
I 000042 11 1092 1463086543253 pipe_delay
#VLB_VERSION 59
#INFO
pipe_delay
E 1463086543253
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 61 1 . 49
DSIZE 1 30 137 1 . 50
BWSIZE 2 30 214 1 . 51
clk 3 29 290 1 . 55
reset 4 29 380 1 . 58
lb_rw_n 5 29 470 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 6 5 559 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 7 5 839 1 . 61
"-" 11 10 1093 0 . 0
~ANONYMOUS 12 24 1162 0 . 0
~ANONYMOUS 13 24 1215 0 . 0
delay_rw_n 23 29 1270 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 24 5 1344 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~121 25 5 1626 1 . 63
lb_data_in 26 29 1881 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~124 27 5 1956 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~123 28 5 2238 1 . 64
delay_data_in 29 29 2493 1 . 64
~std_logic_vector{{DSIZE-1}~downto~0}~126 30 5 2568 1 . 66
~NATURAL~range~{DSIZE-1}~downto~0~125 31 5 2850 1 . 66
lb_data_out 32 29 3105 1 . 66
~std_logic_vector{{DSIZE-1}~downto~0}~128 33 5 3180 1 . 67
~NATURAL~range~{DSIZE-1}~downto~0~127 34 5 3462 1 . 67
ram_data_out 35 29 3717 1 . 67
#SPECIFICATION 
#END
I 000030 54 3790 0 pipe_delay
12
1
12
00000046
1
./src/pipe_delay.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 3
3
68
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 4
4
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 5
5
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 30 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 31 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 31 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 32 6
6
68
0
1
12 ~ ~ 30 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 33 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 34 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 35 7
7
67
0
1
12 ~ ~ 33 4
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 820 1463086543393 ./src/pipe_stage.vhd*pipe_stage
Ver. 1.01
     …*&ß ieee …+'ß ieee	ß std_logic_1164	1 ….2ß
 pipe_stage(…0+…1ß DSIZEß integerØ    …2ß ASIZEß integerØ$    …3ß BWSIZEß integerØ   …4 …6,…7ß clkuß	 std_logic …:ß resetuß	 std_logic …<ß addruß std_logic_vectorß ASIZEØ   bØ     …=ß data_inuß std_logic_vectorß DSIZEØ   bØ     …>ß data_outuß std_logic_vectorß DSIZEØ   bØ     …?ß rd_wr_nuß	 std_logic …@ß addr_adv_ld_nuß	 std_logic …Aß dmuß std_logic_vectorß BWSIZEØ   bØ     …Cß addr_regvß std_logic_vectorß ASIZEØ   bØ     …Dß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …Eß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …Fß rd_wr_n_regvß	 std_logic …Gß addr_adv_ld_n_regvß	 std_logic …Hß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …I …J*ß
 pipe_stage ™
V 000065 60 7 1463086543393 ./src/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1463086543455 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 425 1463086543452 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
     …N8ß RTL.ß
 pipe_stage(…P)…T;ß clkß reset…U)…VBß reset¨1J…Wß addr_reg0¨0 …Xß data_in_reg0¨0 …Yß data_out_reg0¨0 …Zß rd_wr_n_reg¨0 …[ß addr_adv_ld_n_reg¨0 …\ß dm_reg0¨0 …]*B …^Bß clk¨1J…_ß addr_regß addr …`ß data_in_regß data_in …aß data_out_regß data_out …bß rd_wr_n_regß rd_wr_n …cß addr_adv_ld_n_regß addr_adv_ld_n …dß dm_regß dm …e*B …g*; …j*ß RTL ™
V 000072 60 7 1463086543452 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1463086543394 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 17
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P rd_wr_n _in std_logic
P addr_adv_ld_n _in std_logic
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P rd_wr_n_reg _out std_logic
P addr_adv_ld_n_reg _out std_logic
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1600 1463086543394 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1463086543394
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 49
ASIZE 1 30 138 1 . 50
BWSIZE 2 30 215 1 . 51
clk 3 29 291 1 . 55
reset 4 29 381 1 . 58
~std_logic_vector{{ASIZE-1}~downto~0}~12 5 5 470 1 . 60
~NATURAL~range~{ASIZE-1}~downto~0~12 6 5 750 1 . 60
"-" 10 10 1004 0 . 0
~ANONYMOUS 11 24 1073 0 . 0
~ANONYMOUS 12 24 1126 0 . 0
addr 22 29 1181 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 23 5 1255 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 24 5 1537 1 . 61
data_in 25 29 1792 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 26 5 1867 1 . 62
~NATURAL~range~{DSIZE-1}~downto~0~121 27 5 2149 1 . 62
data_out 28 29 2404 1 . 62
rd_wr_n 29 29 2480 1 . 63
addr_adv_ld_n 30 29 2571 1 . 64
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2661 1 . 65
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2943 1 . 65
dm 33 29 3198 1 . 65
~std_logic_vector{{ASIZE-1}~downto~0}~124 34 5 3273 1 . 67
~NATURAL~range~{ASIZE-1}~downto~0~123 35 5 3555 1 . 67
addr_reg 36 29 3810 1 . 67
~std_logic_vector{{DSIZE-1}~downto~0}~126 37 5 3885 1 . 68
~NATURAL~range~{DSIZE-1}~downto~0~125 38 5 4167 1 . 68
data_in_reg 39 29 4422 1 . 68
~std_logic_vector{{DSIZE-1}~downto~0}~128 40 5 4497 1 . 69
~NATURAL~range~{DSIZE-1}~downto~0~127 41 5 4779 1 . 69
data_out_reg 42 29 5034 1 . 69
rd_wr_n_reg 43 29 5112 1 . 70
addr_adv_ld_n_reg 44 29 5205 1 . 71
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5297 1 . 72
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5579 1 . 72
dm_reg 47 29 5834 1 . 72
#SPECIFICATION 
#END
I 000030 54 5909 0 pipe_stage
12
1
12
00000046
1
./src/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 10 0
0
54
0
2
0
0
12
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 22 2
2
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 3
3
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 4
4
67
0
1
12 ~ ~ 26 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 29 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 34 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 8
8
68
0
1
12 ~ ~ 34 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 9
9
68
0
1
12 ~ ~ 37 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 10
10
68
0
1
12 ~ ~ 40 6
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 43 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
I 000044 52 8625          1463086543674 syn
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1463086543671 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
     …58ß SYN.ß pll1(…7pß	 sub_wire0ß STD_LOGIC_VECTORØ   bØ     …8pß	 sub_wire1ß	 STD_LOGIC …9pß	 sub_wire2ß	 STD_LOGIC …:pß sub_wire3_bvß
 BIT_VECTORØ    bØ     …;pß	 sub_wire3ß STD_LOGIC_VECTORØ    bØ     …<pß	 sub_wire4ß STD_LOGIC_VECTORØ   bØ     …=pß sub_wire5_bvß
 BIT_VECTORØ    bØ     …>pß	 sub_wire5ß STD_LOGIC_VECTORØ    bØ     …?pß	 sub_wire6ß	 STD_LOGIC …@pß	 sub_wire7ß STD_LOGIC_VECTORØ   bØ     …Apß	 sub_wire8ß STD_LOGIC_VECTORØ   bØ     …Eiß altpll…F+…Gß bandwidth_typeß STRING …Hß clk0_duty_cycleß NATURAL …Iß lpm_typeß STRING …Jß clk0_multiply_byß NATURAL …Kß lock_lowß NATURAL …Lß invalid_lock_multiplierß NATURAL …Mß inclk0_input_frequencyß NATURAL …Nß gate_lock_signalß STRING …Oß clk0_divide_byß NATURAL …Pß pll_typeß STRING …Qß valid_lock_multiplierß NATURAL …Rß clk0_time_delayß STRING …Sß spread_frequencyß NATURAL …Tß intended_device_familyß STRING …Uß operation_modeß STRING …Vß	 lock_highß NATURAL …Wß compensate_clockß STRING …Xß clk0_phase_shiftß STRING…Y …Z,…[ß clkenauß STD_LOGIC_VECTORØ   bØ     …\ß inclkuß STD_LOGIC_VECTORØ   bØ     …]ß	 extclkenauß STD_LOGIC_VECTORØ   bØ     …^ß lockedvß	 STD_LOGIC …_ß clkvß STD_LOGIC_VECTORØ   bØ    …` …a*i …c)…dß sub_wire3_bvØ    bØ    ≠   "0" …eß	 sub_wire3ß To_stdlogicvectorß sub_wire3_bv …fß sub_wire5_bvØ    bØ    ≠   "0" …gß	 sub_wire5_ß To_stdlogicvectorß sub_wire5_bv …hß	 sub_wire1ß	 sub_wire0Ø     …iß c0ß	 sub_wire1 …jß lockedß	 sub_wire2 …kß	 sub_wire4ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire5Ø    bØ     …lß	 sub_wire6ß inclk0 …mß	 sub_wire7ß	 sub_wire3Ø    bØ    !ß	 sub_wire6 …nß	 sub_wire8ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ     …pß altpll_componentß altpll…q+6…rß bandwidth_type≠   "AUTO"…sß clk0_duty_cycleØ2   …tß lpm_type≠   "altpll"…uß clk0_multiply_byØ   …vß lock_lowØ   …wß invalid_lock_multiplierØ   …xß inclk0_input_frequencyØ_v  …yß gate_lock_signal≠   "NO"…zß clk0_divide_byØ   …{ß pll_type≠
   "ENHANCED"…|ß valid_lock_multiplierØ   …}ß clk0_time_delay≠   "0"…~ß spread_frequencyØ    …ß intended_device_family≠	   "Stratix"…Äß operation_mode≠   "NORMAL"…Åß	 lock_highØ   …Çß compensate_clock≠   "CLK0"…Éß clk0_phase_shift≠   "300"…Ñ…Ö,6…Üß clkenaß	 sub_wire4…áß inclkß	 sub_wire7…àß	 extclkenaß	 sub_wire8…âß clkß	 sub_wire0…äß lockedß	 sub_wire2…ã …è*ß SYN ™
V 000060 60 7 1463086543671 ./src/PLL1.vhd*pll1|21+SYN__opt
2V 000048 60 873 1463086543752 ./src/top.vhd*top
Ver. 1.01
     …&ß IEEE 'ß IEEE	ß std_logic_1164	1 …'ß IEEE	ß VITAL_timing	1 …'ß IEEE	ß VITAL_primitives	1 …&ß work …'ß work	ß	 gen_utils	1 …'ß work	ß conversions	1 …	2ß top(…+…ß FLOWTHROUGHß integerØ     …ß ASIZEß integerØ    …ß DSIZEß integerØ$    …ß BWSIZEß integerØ   … …,…ß clkuß	 std_logic …ß RESET_Nuß	 std_logic …ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …ß RD_WR_Nuß	 std_logic …ß ADDR_ADV_LD_Nuß	 std_logic …ß DMuß std_logic_vectorß BWSIZEØ   bØ     …"ß SAvß std_logic_vectorß ASIZEØ   bØ     …#ß DQwß std_logic_vectorß DSIZEØ   bØ     …$ß RW_Nvß	 std_logic …%ß ADV_LD_Nvß	 std_logic …&ß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …' …(*ß top ™
V 000051 60 7 1463086543752 ./src/top.vhd*top__opt
2I 000044 52 23113         1463086543846 rtl
189_____
58
RTL
4
20
std
.
.
1
1
18
PLL1
1
18
13 ~ ~ 0 0
51
0
1
29
inclk0
16385
29
13 ~ ~ 1 0
54
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c0
16385
29
13 ~ ~ 2 0
56
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 3 0
57
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 4 0
61
1
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 5 0
64
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 6 0
65
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 7 0
66
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 8 0
67
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 9 0
72
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 10 0
73
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 11 0
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 12 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 19 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 20 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 21 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
21
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 20 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 21 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 28 0
76
2
67
0
1
13 ~ ~ 11 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 29 1
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 30 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 31 0
77
3
67
0
1
13 ~ ~ 29 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 32 2
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 33 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 34 0
78
4
68
0
1
13 ~ ~ 32 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 35 0
79
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 36 0
80
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 37 3
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 38 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 39 0
81
7
67
0
1
13 ~ ~ 37 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 40 4
85
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 41 0
85
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 42 0
85
8
68
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
86
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
86
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 45 0
86
9
69
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 46 0
87
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 47 0
88
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 48 6
89
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 49 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 49 0
89
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 50 0
89
12
68
0
1
13 ~ ~ 48 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
18
idt71v3556
1
18
13 ~ ~ 51 0
93
2
1
30
tipd_A0
16385
30
13 ~ ~ 52 0
95
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 53 0
96
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 54 0
97
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 55 0
98
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 56 0
99
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 57 0
100
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 58 0
101
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 59 0
102
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 60 0
103
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 61 0
104
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 62 0
105
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 63 0
106
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 64 0
107
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 65 0
108
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 66 0
109
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 67 0
110
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A16
16385
30
13 ~ ~ 68 0
111
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 69 0
112
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 70 0
113
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 71 0
114
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 72 0
115
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 73 0
116
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 74 0
117
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 75 0
118
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 76 0
119
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA8
16385
30
13 ~ ~ 77 0
120
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 78 0
121
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 79 0
122
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 80 0
123
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 81 0
124
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 82 0
125
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 83 0
126
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 84 0
127
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 85 0
128
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB8
16385
30
13 ~ ~ 86 0
129
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 87 0
130
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 88 0
131
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 89 0
132
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 90 0
133
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 91 0
134
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 92 0
135
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 93 0
136
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 94 0
137
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC8
16385
30
13 ~ ~ 95 0
138
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 96 0
139
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 97 0
140
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 98 0
141
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 99 0
142
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 100 0
143
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 101 0
144
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 102 0
145
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 103 0
146
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD8
16385
30
13 ~ ~ 104 0
147
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
29
A0
16385
29
13 ~ ~ 105 0
167
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 106 0
168
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 107 0
169
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 108 0
170
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 109 0
171
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 110 0
172
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 111 0
173
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 112 0
174
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 113 0
175
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 114 0
176
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 115 0
177
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 116 0
178
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 117 0
179
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 118 0
180
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 119 0
181
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 120 0
182
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A16
16385
29
13 ~ ~ 121 0
183
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 122 0
184
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 123 0
185
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 124 0
186
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 125 0
187
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 126 0
188
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 127 0
189
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 128 0
190
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 129 0
191
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA8
16385
29
13 ~ ~ 130 0
192
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 131 0
193
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 132 0
194
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 133 0
195
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 134 0
196
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 135 0
197
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 136 0
198
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 137 0
199
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 138 0
200
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB8
16385
29
13 ~ ~ 139 0
201
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 140 0
202
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 141 0
203
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 142 0
204
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 143 0
205
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 144 0
206
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 145 0
207
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 146 0
208
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 147 0
209
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC8
16385
29
13 ~ ~ 148 0
210
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 149 0
211
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 150 0
212
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 151 0
213
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 152 0
214
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 153 0
215
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 154 0
216
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 155 0
217
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 156 0
218
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD8
16385
29
13 ~ ~ 157 0
219
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 158 0
220
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 159 0
221
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 160 0
222
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 161 0
223
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 162 0
224
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 163 0
225
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 164 0
226
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 165 0
227
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 166 0
228
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 167 0
229
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
clk
16385
29
13 ~ ~ 168 0
230
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 169 0
231
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 170 0
232
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
53
66
1
3
PLL_clk
1
3
13 ~ ~ 171 0
237
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 172 1
237
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1318
513
5
13 ~ ~ 173 7
238
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 174 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1317
521
5
13 ~ ~ 174 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 175 2
238
15
1
13 ~ ~ 173 7
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 37 8
0
0
0
1
3
clkzbt
1
3
13 ~ ~ 176 3
239
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
adv_ld_n_m
1
3
13 ~ ~ 177 4
240
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 178 5
241
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1320
513
5
13 ~ ~ 179 8
242
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 180 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1319
521
5
13 ~ ~ 180 0
242
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 181 6
242
19
1
13 ~ ~ 179 8
0
15 ieee std_logic_1164 5 3
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 186 0
248
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 187 0
254
1
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 4 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 188 0
281
2
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 51 0
0
0
0
0
1
0
0
V 000056 60 7772 1463086543843 ./src/top.vhd*top|21+RTL
Ver. 1.01
     ….8ß RTL.ß top(…3iß PLL1…5,…6ß inclk0uß	 std_logic …8ß c0vß	 std_logic …9ß lockedvß	 std_logic…: …;*i …=iß zbt_ctrl_top…?+…@ß FLOWTHROUGHß integerØ     …Aß ASIZEß integerØ    …Bß DSIZEß integerØ$    …Cß BWSIZEß integerØ   …D …F,…Hß clkuß	 std_logic …Iß RESET_Nuß	 std_logic …Lß ADDRuß std_logic_vectorß ASIZEØ   bØ     …Mß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …Nß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Oß RD_WR_Nuß	 std_logic …Pß ADDR_ADV_LD_Nuß	 std_logic …Qß DMuß std_logic_vectorß BWSIZEØ   bØ     …Uß SAvß std_logic_vectorß ASIZEØ   bØ     …Vß DQwß std_logic_vectorß DSIZEØ   bØ     …Wß RW_Nvß	 std_logic …Xß ADV_LD_Nvß	 std_logic …Yß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …Z …[*i …]iß
 idt71v3556…^+…_ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …aß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …bß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …cß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …dß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …eß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …fß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …gß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …hß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …iß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …jß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …kß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …lß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …mß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …nß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …oß tipd_A16ß VitalDelayType01ß VitalZeroDelay01 …pß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …qß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …rß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …sß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …tß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …uß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …vß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …wß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …xß	 tipd_DQA8ß VitalDelayType01ß VitalZeroDelay01 …yß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …zß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …{ß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …|ß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …}ß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …~ß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …ß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …Äß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …Åß	 tipd_DQB8ß VitalDelayType01ß VitalZeroDelay01 …Çß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Éß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …Ñß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …Öß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …Üß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …áß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …àß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …âß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …äß	 tipd_DQC8ß VitalDelayType01ß VitalZeroDelay01 …ãß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …åß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …çß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …éß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …èß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …êß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …ëß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …íß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …ìß	 tipd_DQD8ß VitalDelayType01ß VitalZeroDelay01…î …ï,…ßß A0uß	 std_logic¨U …®ß A1uß	 std_logic¨U …©ß A2uß	 std_logic¨U …™ß A3uß	 std_logic¨U …´ß A4uß	 std_logic¨U …¨ß A5uß	 std_logic¨U …≠ß A6uß	 std_logic¨U …Æß A7uß	 std_logic¨U …Øß A8uß	 std_logic¨U …∞ß A9uß	 std_logic¨U …±ß A10uß	 std_logic¨U …≤ß A11uß	 std_logic¨U …≥ß A12uß	 std_logic¨U …¥ß A13uß	 std_logic¨U …µß A14uß	 std_logic¨U …∂ß A15uß	 std_logic¨U …∑ß A16uß	 std_logic¨U …∏ß DQA0wß	 std_logic¨U …πß DQA1wß	 std_logic¨U …∫ß DQA2wß	 std_logic¨U …ªß DQA3wß	 std_logic¨U …ºß DQA4wß	 std_logic¨U …Ωß DQA5wß	 std_logic¨U …æß DQA6wß	 std_logic¨U …øß DQA7wß	 std_logic¨U …¿ß DQA8wß	 std_logic¨U …¡ß DQB0wß	 std_logic¨U …¬ß DQB1wß	 std_logic¨U …√ß DQB2wß	 std_logic¨U …ƒß DQB3wß	 std_logic¨U …≈ß DQB4wß	 std_logic¨U …∆ß DQB5wß	 std_logic¨U …«ß DQB6wß	 std_logic¨U …»ß DQB7wß	 std_logic¨U ……ß DQB8wß	 std_logic¨U … ß DQC0wß	 std_logic¨U …Àß DQC1wß	 std_logic¨U …Ãß DQC2wß	 std_logic¨U …Õß DQC3wß	 std_logic¨U …Œß DQC4wß	 std_logic¨U …œß DQC5wß	 std_logic¨U …–ß DQC6wß	 std_logic¨U …—ß DQC7wß	 std_logic¨U …“ß DQC8wß	 std_logic¨U …”ß DQD0wß	 std_logic¨U …‘ß DQD1wß	 std_logic¨U …’ß DQD2wß	 std_logic¨U …÷ß DQD3wß	 std_logic¨U …◊ß DQD4wß	 std_logic¨U …ÿß DQD5wß	 std_logic¨U …Ÿß DQD6wß	 std_logic¨U …⁄ß DQD7wß	 std_logic¨U …€ß DQD8wß	 std_logic¨U …‹ß ADVuß	 std_logic¨U …›ß Ruß	 std_logic¨U …ﬁß CLKENNeguß	 std_logic¨U …ﬂß BWDNeguß	 std_logic¨U …‡ß BWCNeguß	 std_logic¨U …·ß BWBNeguß	 std_logic¨U …‚ß BWANeguß	 std_logic¨U …„ß CE1Neguß	 std_logic¨U …‰ß CE2Neguß	 std_logic¨U …Âß CE2uß	 std_logic¨U …Êß clkuß	 std_logic¨U …Áß LBONeguß	 std_logic¨1 …Ëß OENeguß	 std_logic¨U…Í …Î*i …Ìpß PLL_clkß lockedß	 std_logic …Ópß satß std_logic_vectorß ASIZEØ   bØ    ß SA …Ôpß clkzbtß	 std_logic …pß
 adv_ld_n_mß	 std_logic …Òpß rw_n_mß	 std_logic …Úpß bw_n_mß std_logic_vectorß BWSIZEØ   bØ     …Û)…Ùß BW_Nß bw_n_m …ıß RW_Nß rw_n_m …ˆß ADV_LD_Nß
 adv_ld_n_m …˜ß satß ADDR …¯ß	 PLL1_instß PLL1,6…˘ß inclk0ß clk…˙ß lockedß locked…˚ß c0ß PLL_clk…¸ …˛ß zbt_ctrl_top_inst1ß zbt_ctrl_top ˇ   +6…ß FLOWTHROUGHß FLOWTHROUGH…ß ASIZEß ASIZE…ß DSIZEß DSIZE…ß BWSIZEß BWSIZE……,6…ß clkß PLL_clk…ß RESET_Nß RESET_N…ß ADDRß ADDR…ß DATA_INß DATA_IN…ß DATA_OUTß DATA_OUT…ß RD_WR_Nß RD_WR_N…ß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…ß DMß DM…ß SAß SA…ß DQß DQ…ß RW_Nß RW_N…ß ADV_LD_Nß ADV_LD_N…ß BW_Nß BW_N… …ß idt71v3556pß
 idt71v3556…,6…'ß A0ß satØ    …(ß A1ß satØ   …)ß A2ß satØ   …*ß A3ß satØ   …+ß A4ß satØ   …,ß A5ß satØ   …-ß A6ß satØ   ….ß A7ß satØ   …/ß A8ß satØ   …0ß A9ß satØ	   …1ß A10ß satØ
   …2ß A11ß satØ   …3ß A12ß satØ   …4ß A13ß satØ   …5ß A14ß satØ   …6ß A15ß satØ   …7ß A16ß satØ   …8ß DQA0ß DQØ    …9ß DQA1ß DQØ   …:ß DQA2ß DQØ   …;ß DQA3ß DQØ   …<ß DQA4ß DQØ   …=ß DQA5ß DQØ   …>ß DQA6ß DQØ   …?ß DQA7ß DQØ   …@ß DQA8ß DQØ   …Aß DQB0ß DQØ	   …Bß DQB1ß DQØ
   …Cß DQB2ß DQØ   …Dß DQB3ß DQØ   …Eß DQB4ß DQØ   …Fß DQB5ß DQØ   …Gß DQB6ß DQØ   …Hß DQB7ß DQØ   …Iß DQB8ß DQØ   …Jß DQC0ß DQØ   …Kß DQC1ß DQØ   …Lß DQC2ß DQØ   …Mß DQC3ß DQØ   …Nß DQC4ß DQØ   …Oß DQC5ß DQØ   …Pß DQC6ß DQØ   …Qß DQC7ß DQØ   …Rß DQC8ß DQØ   …Sß DQD0ß DQØ   …Tß DQD1ß DQØ   …Uß DQD2ß DQØ   …Vß DQD3ß DQØ   …Wß DQD4ß DQØ   …Xß DQD5ß DQØ    …Yß DQD6ß DQØ!   …Zß DQD7ß DQØ"   …[ß DQD8ß DQØ#   …\ß ADVß
 adv_ld_n_m…]ß Rß rw_n_m…_ß BWDNegß bw_n_mØ   …`ß BWCNegß bw_n_mØ   …aß BWBNegß bw_n_mØ   …bß BWANegß bw_n_mØ    …fß clkß clk…m …o* ™
V 000058 60 7 1463086543843 ./src/top.vhd*top|21+RTL__opt
2I 000034 11 582 1463086543753 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X top
I 000035 11 1533 1463086543753 top
#VLB_VERSION 59
#INFO
top
E 1463086543753
46
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 54 1 . 12
ASIZE 1 30 130 1 . 13
DSIZE 2 30 207 1 . 14
BWSIZE 3 30 284 1 . 15
clk 4 29 360 1 . 20
RESET_N 5 29 450 1 . 22
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 539 1 . 25
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 819 1 . 25
"-" 14 10 1073 0 . 0
~ANONYMOUS 15 24 1142 0 . 0
~ANONYMOUS 16 24 1195 0 . 0
ADDR 23 29 1250 1 . 25
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1324 1 . 26
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1606 1 . 26
DATA_IN 26 29 1861 1 . 26
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1936 1 . 27
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2218 1 . 27
DATA_OUT 29 29 2473 1 . 27
RD_WR_N 30 29 2549 1 . 28
ADDR_ADV_LD_N 31 29 2640 1 . 29
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2730 1 . 30
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3012 1 . 30
DM 34 29 3267 1 . 30
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3342 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3624 1 . 34
SA 37 29 3879 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3954 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4236 1 . 35
DQ 40 29 4491 1 . 35
RW_N 41 29 4567 1 . 36
ADV_LD_N 42 29 4660 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4752 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5034 1 . 38
BW_N 45 29 5289 1 . 38
#SPECIFICATION 
#END
I 000023 54 5364 0 top
12
1
12
00000009
1
./src/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 14 0
0
54
0
2
0
0
16
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 16 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 766 1463086543924 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
     …*&ß ieee …+'ß ieee	ß std_logic_1164	1 ….2ß zbt_ctrl_top(…0+…1ß FLOWTHROUGHß integerØ     …2ß ASIZEß integerØ    …3ß DSIZEß integerØ$    …4ß BWSIZEß integerØ   …5 …7,…9ß clkuß	 std_logic …;ß RESET_Nuß	 std_logic …>ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …?ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …@ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Aß RD_WR_Nuß	 std_logic …Bß ADDR_ADV_LD_Nuß	 std_logic …Cß DMuß std_logic_vectorß BWSIZEØ   bØ     …Gß SAvß std_logic_vectorß ASIZEØ   bØ     …Hß DQwß std_logic_vectorß DSIZEØ   bØ     …Iß RW_Nvß	 std_logic …Jß ADV_LD_Nvß	 std_logic …Kß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …L …M*ß zbt_ctrl_top ™
V 000069 60 7 1463086543924 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21585         1463086543986 rtl
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1463086543983 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
     …S8ß RTL.ß zbt_ctrl_top(…biß
 pipe_stage…d+…eß DSIZEß integerØ$    …fß ASIZEß integerØ    …gß BWSIZEß integerØ   …h …j,…kß clkuß	 std_logic …nß resetuß	 std_logic …pß addruß std_logic_vectorß ASIZEØ   bØ     …qß data_inuß std_logic_vectorß DSIZEØ   bØ     …rß data_outuß std_logic_vectorß DSIZEØ   bØ     …sß rd_wr_nuß	 std_logic …tß addr_adv_ld_nuß	 std_logic …uß dmuß std_logic_vectorß BWSIZEØ   bØ     …wß addr_regvß std_logic_vectorß ASIZEØ   bØ     …xß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …yß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …zß rd_wr_n_regvß	 std_logic …{ß addr_adv_ld_n_regvß	 std_logic …|ß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …} …~*i …Åiß addr_ctrl_out…É+…Ñß ASIZEß integerØ    …Öß BWSIZEß integerØ   …Ü …à,…âß clkuß	 std_logic …åß resetuß	 std_logic …éß lb_addruß std_logic_vectorß ASIZEØ   bØ     …èß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …êß lb_rw_nuß	 std_logic …ëß ram_rw_nvß	 std_logic …íß lb_adv_ld_nuß	 std_logic …ìß ram_adv_ld_nvß	 std_logic …îß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …ïß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …ñ …ó*i …öiß
 pipe_delay…ú+…ùß FLOWTHROUGHß integerØ     …ûß DSIZEß integerØ    …üß BWSIZEß integerØ   …† …¢,…£ß clkuß	 std_logic …¶ß resetuß	 std_logic …®ß lb_rw_nuß	 std_logic …©ß
 delay_rw_nvß std_logic_vectorß DSIZEØ   bØ     …´ß
 lb_data_inuß std_logic_vectorß DSIZEØ   bØ     …¨ß delay_data_invß std_logic_vectorß DSIZEØ   bØ     …Æß lb_data_outvß std_logic_vectorß DSIZEØ   bØ     …Øß ram_data_outuß std_logic_vectorß DSIZEØ   bØ    …∞ …±*i …¥iß
 data_inout…∂+…∑ß DSIZEß integerØ    …∏ß BWSIZEß integerØ   …π …ª,…ºß clkuß	 std_logic …øß resetuß	 std_logic …¡ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …¬ß data_inuß std_logic_vectorß DSIZEØ   bØ     …√ß dqwß std_logic_vectorß DSIZEØ   bØ     …ƒß	 read_datavß std_logic_vectorß DSIZEØ   bØ    …≈ …∆*i …Àpß reset_tß	 std_logic …Ãpß clktß	 std_logic …Õpß
 delay_rw_nß std_logic_vectorß DSIZEØ   bØ     …Œpß delay_data_inß	 read_dataß std_logic_vectorß DSIZEØ   bØ     …–pß data_in_regß lb_data_outß std_logic_vectorß DSIZEØ   bØ     …—pß addr_regß std_logic_vectorß ASIZEØ   bØ     …“pß dm_regß std_logic_vectorß BWSIZEØ   bØ     …”pß rd_wr_n_regß addr_adv_ld_n_regß	 std_logic …÷)…Ÿß reset_t_ß RESET_N …⁄ß clktß clk …Ïß pipe_stage1ß
 pipe_stage…Ì+6…Óß ASIZEß ASIZE…Ôß DSIZEß DSIZE…ß BWSIZEß BWSIZE…Ò…Ú,6…Ûß clkß clkt…ˆß resetß reset_t…¯ß addrß addr…˘ß data_inß data_in…˙ß data_outß lb_data_out…˚ß rd_wr_nß rd_wr_n…¸ß addr_adv_ld_nß addr_adv_ld_n…˝ß dmß dm ˇ   ß addr_regß addr_reg…ß data_in_regß data_in_reg…ß data_out_regß data_out…ß rd_wr_n_regß rd_wr_n_reg…ß addr_adv_ld_n_regß addr_adv_ld_n_reg…ß dm_regß dm_reg… …
ß addr_ctrl_out1ß addr_ctrl_out…+6…ß ASIZEß ASIZE…ß BWSIZEß BWSIZE……,6…ß clkß clkt…ß resetß reset_t…ß lb_addrß addr_reg…ß ram_addrß SA…ß lb_rw_nß rd_wr_n_reg…ß ram_rw_nß RW_N…ß lb_adv_ld_nß addr_adv_ld_n_reg…ß ram_adv_ld_nß ADV_LD_N…ß lb_bwß dm_reg…ß ram_bw_nß BW_N… …!ß pipe_delay1ß
 pipe_delay…"+6…#ß FLOWTHROUGHß FLOWTHROUGH…$ß DSIZEß DSIZE…%ß BWSIZEß BWSIZE…&…',6…(ß clkß clkt…+ß resetß reset_t…-ß lb_rw_nß rd_wr_n_reg….ß
 delay_rw_nß
 delay_rw_n…0ß
 lb_data_inß data_in_reg…1ß delay_data_inß delay_data_in…3ß lb_data_outß lb_data_out…4ß ram_data_outß	 read_data…5 …9ß data_inout1ß
 data_inout…:+6…;ß DSIZEß DSIZE…<ß BWSIZEß BWSIZE…=…>,6…?ß clkß clkt…Bß resetß reset_t…Dß ctrl_in_rw_nß
 delay_rw_n…Eß data_inß delay_data_in…Fß dqß dq…Gß	 read_dataß	 read_data…H …M*ß RTL ™
V 000076 60 7 1463086543983 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1463086543925 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1451 1463086543925 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1463086543925
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 63 1 . 49
ASIZE 1 30 139 1 . 50
DSIZE 2 30 216 1 . 51
BWSIZE 3 30 293 1 . 52
clk 4 29 369 1 . 57
RESET_N 5 29 459 1 . 59
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 548 1 . 62
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 828 1 . 62
"-" 11 10 1082 0 . 0
~ANONYMOUS 12 24 1151 0 . 0
~ANONYMOUS 13 24 1204 0 . 0
ADDR 23 29 1259 1 . 62
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1333 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1615 1 . 63
DATA_IN 26 29 1870 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1945 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2227 1 . 64
DATA_OUT 29 29 2482 1 . 64
RD_WR_N 30 29 2558 1 . 65
ADDR_ADV_LD_N 31 29 2649 1 . 66
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2739 1 . 67
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3021 1 . 67
DM 34 29 3276 1 . 67
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3351 1 . 71
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3633 1 . 71
SA 37 29 3888 1 . 71
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3963 1 . 72
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4245 1 . 72
DQ 40 29 4500 1 . 72
RW_N 41 29 4576 1 . 73
ADV_LD_N 42 29 4669 1 . 74
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4761 1 . 75
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5043 1 . 75
BW_N 45 29 5298 1 . 75
#SPECIFICATION 
#END
I 000032 54 5373 0 zbt_ctrl_top
12
1
12
00000046
1
./src/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000078 60 1240 1463086544155 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils
Ver. 1.01
     …`7Cß	 gen_utils(…b{ß
 XOR_REDUCEß ARGß std_logic_vectorVß UX01(…dsß resultß	 std_logic …e)…fß result¨0 …g/ß iuß ARG`Q…hß resultß resultYß ARGß i …i*Q …jVß result …k* …o{ß	 GenParity…pß Datauß std_logic_vector …qß ODDEVENuß	 std_logic …rß SIZEuß POSITIVE…sVß std_logic_vector…t(…usß iß NATURAL …vsß resultß std_logic_vectorß Dataß LengthØ   bØ     …w)…xß iØ     …ySß iß SIZEQ…zß resultß iØ   bß iß Dataß iØ   bß i …{ß resultß iØ   ß
 XOR_REDUCEß Dataß iØ   bß iYß ODDEVEN …|ß iß iØ	    …}*Q …~Vß result …*ß	 GenParity …Ñ{ß CheckParity…Öß Datauß std_logic_vector …Üß ODDEVENuß	 std_logic …áß SIZEuß POSITIVE…àVß	 std_logic…â(…äsß iß NATURAL …ãsß resultß	 std_logic …å)…çß iØ     ß result¨1 …éSß iß SIZEQ…èß resultß resultW…ê_ß
 XOR_REDUCEß Dataß iØ   bß iYß ODDEVEN …ëß iß iØ	    …í*Q …ìVß result …î*ß CheckParity …ôlß logic_UXLHZ_table(gß
 std_ulogicß LOWaß
 std_ulogicß HIGH.…öß
 std_ulogic …¶kß cvt_to_UXLHZß logic_UXLHZ_table…ß¨U…®¨X…©¨L…™¨H…´¨Z…¨¨W…≠¨L…Æ¨H…Ø¨-…∞ …µ{ß To_UXLHZß sß
 std_ulogicVß
 std_ulogic(…∂)…∑Vß cvt_to_UXLHZß s …∏* …∫*ß	 gen_utils ™
V 000080 60 7 1463086544155 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils__opt
2V 000085 60 17886 1463086544343 ./src/work/conversions.vhd*conversions|4+conversions
Ver. 1.01
    …D7Cß conversions(…Glß basetype(ß binaryß octalß decimalß hex …I{ß maxß xß yß integerVß integer(…J)…KBß xß yJVß x LVß y *B …L*ß max …N{ß minß xß yß integerVß integer(…O)…PBß xß yJVß x LVß y *B …Q*ß min …]{ß
 nextmultofß xß positive …^ß sizeß positiveVß positive(…_)…`Nß x\ß size(…aPØ    Vß sizeß xß size …bP0Vß sizeß xß sizeØ    …c*N …d*ß
 nextmultof …f{ß rtn_baseß baseß basetypeVß	 character(…g)…hNß base(…iPß binaryV¨b …jPß octalV¨o …kPß decimalV¨d …lPß hexV¨h …m*N …n*ß rtn_base …p{ß formatß rß string …qß baseß basetype …rß rtn_lenß natural …sß justifyß justify_side …tß basespecß b_specVß string(…usß int_rtn_lenß integer …v)…wBß basespecß yesJ…xß int_rtn_lenß rtn_lenØ    …yL…zß int_rtn_lenß rtn_len …{*B …|Bß int_rtn_lenß rß lengthJ…}Nß basespec(…~Pß noVß r …Pß yesVß rtn_baseß base!¨"!ß r!¨" …Ä*N …ÅL…ÇNß justify(…ÉPß left…ÑNß basespec(…ÖPß no…ÜVß r!ß fill¨ ß int_rtn_lenß rß length …áPß yes…àVß rtn_baseß base!¨"!ß r!¨"!…âß fill¨ ß int_rtn_lenß rß length …ä*N …ãPß right…åNß basespec(…çPß no…éVß fill¨ ß int_rtn_lenß rß length!ß r …èPß yes…êVß fill¨ ß int_rtn_lenß rß length!…ëß rtn_baseß base!¨"!ß r!¨" …í*N …ì*N …î*B …ï*ß format …ò{ß	 cnvt_baseß xß string …ôß inbaseß natural`Ø   aØ   Vß natural(…úsß rß tß naturalØ     …ùsß placeß positiveØ    …û)…ü/ß iuß xß reverse_rangeQ…†Nß xß i(…°P¨0ß tØ     …¢P¨1ß tØ    …£P¨2ß tØ    …§P¨3ß tØ    …•P¨4ß tØ    …¶P¨5ß tØ    …ßP¨6ß tØ    …®P¨7ß tØ    …©P¨8ß tØ    …™P¨9ß tØ	    …´P¨a¨Aß tØ
    …¨P¨b¨Bß tØ    …≠P¨c¨Cß tØ    …ÆP¨d¨Dß tØ    …ØP¨e¨Eß tØ    …∞P¨f¨Fß tØ    …±P¨_ß tØ     …≤ß placeß placeß inbase …≥P0…¥Gß false…µHß lf!…∂≠0   "CNVT_BASE found input value larger than base: "!ß lf!…∑≠   "Input value: "!ß xß i!…∏≠	   " Base: "!ß
 to_int_strß inbase!ß lf!…π≠   "converting input to integer 0"…∫Iß warning …ªVØ     …º*N …ΩBß tß inbaseØ   J…æGß false…øHß lf!…¿≠0   "CNVT_BASE found input value larger than base: "!ß lf!…¡≠   "Input value: "!ß xß i!…¬≠	   " Base: "!ß
 to_int_strß inbase!ß lf!…√≠   "converting input to integer 0"…ƒIß warning …≈VØ     …∆L…«ß rß rß tß place …»ß placeß placeß inbase ……*B … *Q …ÀVß r …Ã*ß	 cnvt_base …Œ{ß extendß xß	 std_logic …œß lenß positiveVß std_logic_vector(…–sß vß std_logic_vectorØ   aß len0ß x …—)…“Vß v …”*ß extend …ÿ{ß
 to_bin_strß xß std_logic_vector …Ÿß rtn_lenß naturalØ     …⁄ß justifyß justify_sideß right …€ß basespecß b_specß yesVß string(…›sß intß std_logic_vectorØ   aß xß lengthß x …ﬁsß rß stringØ   aß xß length0¨$ …ﬂ)…‡/ß iuß int`Q…·ß rß iaß iß
 to_bin_strß intß iß basespecß no …‚*Q …„Vß formatß rß binaryß rtn_lenß justifyß basespec …‰*ß
 to_bin_str …Ê{ß
 to_bin_strß xß	 std_logic …Áß rtn_lenß naturalØ     …Ëß justifyß justify_sideß right …Èß basespecß b_specß yesVß string(…Ísß rß stringØ   aØ    …Î)…ÏNß x(…ÌP¨0ß rØ   ¨0 …ÓP¨1ß rØ   ¨1 …ÔP¨Uß rØ   ¨U …P¨Xß rØ   ¨X …ÒP¨Zß rØ   ¨Z …ÚP¨Wß rØ   ¨W …ÛP¨Hß rØ   ¨H …ÙP¨Lß rØ   ¨L …ıP¨-ß rØ   ¨- …ˆ*N …˜Vß formatß rß binaryß rtn_lenß justifyß basespec …¯*ß
 to_bin_str …˙{ß
 to_bin_strß xß natural …˚ß rtn_lenß naturalØ     …¸ß justifyß justify_sideß right …˝ß basespecß b_specß yesVß string(…˛sß intß naturalß x  ˇ  sß ptrß positive`Ø   aØ    Ø     …sß rß stringØ   aØ    0¨$ …)…Bß intØ    J…Vß format≠   "0"ß binaryß rtn_lenß justifyß basespec …*B …Sß intØ    Q…Nß int]Ø   (…	PØ    ß rß ptr¨0 …
PØ   ß rß ptr¨1 …P0…Gß falseHß lf!≠   "TO_BIN_STR, shouldn't happen"…Iß failure …V≠   "$" …@ …*N …ß intß intØ    …ß ptrß ptrØ    …*Q …Vß formatß rß ptrØ   aØ    ß binaryß rtn_lenß justifyß basespec …*ß
 to_bin_str …{ß
 to_hex_strß xß std_logic_vector …ß rtn_lenß naturalØ     …ß justifyß justify_sideß right …ß basespecß b_specß yesVß string(…sß nxtß positiveß
 nextmultofß xß lengthØ    …sß intß std_logic_vectorØ   aß nxt0¨0 …sß ptrß positive`Ø   aß nxtØ   Ø   Ø    …sß rß stringØ   aß nxtØ   0¨$ … oß slv4(ß std_logic_vectorØ   aØ    …!)…"ß intß nxtß xß lengthØ   aß nxtß x …#Bß nxtß xß lengthØ    Wß xß xß left¨1J…$ß intØ   aß nxtß xß lengthß extendß xß xß leftß nxtß xß length …%*B …&/ß iuß int`Q…'UPß i]Ø   Ø    …(Nß slv4ß intß iaß iØ   (…)P≠   "0000"ß rß ptr¨0 …*P≠   "0001"ß rß ptr¨1 …+P≠   "0010"ß rß ptr¨2 …,P≠   "0011"ß rß ptr¨3 …-P≠   "0100"ß rß ptr¨4 ….P≠   "0101"ß rß ptr¨5 …/P≠   "0110"ß rß ptr¨6 …0P≠   "0111"ß rß ptr¨7 …1P≠   "1000"ß rß ptr¨8 …2P≠   "1001"ß rß ptr¨9 …3P≠   "1010"ß rß ptr¨A …4P≠   "1011"ß rß ptr¨B …5P≠   "1100"ß rß ptr¨C …6P≠   "1101"ß rß ptr¨D …7P≠   "1110"ß rß ptr¨E …8P≠   "1111"ß rß ptr¨F …9P≠   "ZZZZ"ß rß ptr¨Z …:P≠   "WWWW"ß rß ptr¨W …;P≠   "LLLL"ß rß ptr¨L …<P≠   "HHHH"ß rß ptr¨H …=P≠   "UUUU"ß rß ptr¨U …>P≠   "XXXX"ß rß ptr¨X …?P≠   "----"ß rß ptr¨- …@P0…AGß false…BHß lf!…C≠"   "TO_HEX_STR found illegal value: "!…Dß
 to_bin_strß intß iaß iØ   !ß lf!…E≠   "converting input to '-'"…FIß warning …Gß rß ptr¨- …H*N …Iß ptrß ptrØ    …J*Q …KVß formatß rß hexß rtn_lenß justifyß basespec …L*ß
 to_hex_str …N{ß
 to_hex_strß xß natural …Oß rtn_lenß naturalØ     …Pß justifyß justify_sideß right …Qß basespecß b_specß yesVß string(…Rsß intß naturalß x …Ssß ptrß positive`Ø   aØ   Ø    …Tsß rß stringØ   aØ   0¨$ …U)…VBß xØ    JVß format≠   "0"ß hexß rtn_lenß justifyß basespec *B …WSß intØ    Q…XNß int]Ø   (…YPØ    ß rß ptr¨0 …ZPØ   ß rß ptr¨1 …[PØ   ß rß ptr¨2 …\PØ   ß rß ptr¨3 …]PØ   ß rß ptr¨4 …^PØ   ß rß ptr¨5 …_PØ   ß rß ptr¨6 …`PØ   ß rß ptr¨7 …aPØ   ß rß ptr¨8 …bPØ	   ß rß ptr¨9 …cPØ
   ß rß ptr¨A …dPØ   ß rß ptr¨B …ePØ   ß rß ptr¨C …fPØ   ß rß ptr¨D …gPØ   ß rß ptr¨E …hPØ   ß rß ptr¨F …iP0…jGß falseHß lf!≠   "TO_HEX_STR, shouldn't happen"…kIß failure …lV≠   "$" …m*N …nß intß intØ    …oß ptrß ptrØ    …p*Q …qVß formatß rß ptrØ   aØ   ß hexß rtn_lenß justifyß basespec …r*ß
 to_hex_str …t{ß
 to_oct_strß xß std_logic_vector …uß rtn_lenß naturalØ     …vß justifyß justify_sideß right …wß basespecß b_specß yesVß string(…ysß nxtß positiveß
 nextmultofß xß lengthØ    …zsß intß std_logic_vectorØ   aß nxt0¨0 …{sß ptrß positive`Ø   aß nxtØ   Ø   Ø    …|sß rß stringØ   aß nxtØ   0¨$ …}oß slv3(ß std_logic_vectorØ   aØ    …~)…ß intß nxtß xß lengthØ   aß nxtß x …ÄBß nxtß xß lengthØ    Wß xß xß left¨1J…Åß intØ   aß nxtß xß lengthß extendß xß xß leftß nxtß xß length …Ç*B …É/ß iuß int`Q…ÑUPß i]Ø   Ø    …ÖNß slv3ß intß iaß iØ   (…ÜP≠   "000"ß rß ptr¨0 …áP≠   "001"ß rß ptr¨1 …àP≠   "010"ß rß ptr¨2 …âP≠   "011"ß rß ptr¨3 …äP≠   "100"ß rß ptr¨4 …ãP≠   "101"ß rß ptr¨5 …åP≠   "110"ß rß ptr¨6 …çP≠   "111"ß rß ptr¨7 …éP≠   "ZZZ"ß rß ptr¨Z …èP≠   "WWW"ß rß ptr¨W …êP≠   "LLL"ß rß ptr¨L …ëP≠   "HHH"ß rß ptr¨H …íP≠   "UUU"ß rß ptr¨U …ìP≠   "XXX"ß rß ptr¨X …îP≠   "---"ß rß ptr¨- …ïP0…ñGß false…óHß lf!…ò≠"   "TO_OCT_STR found illegal value: "!…ôß
 to_bin_strß intß iaß iØ   !ß lf!…ö≠   "converting input to '-'"…õIß warning …úß rß ptr¨- …ù*N …ûß ptrß ptrØ    …ü*Q …†Vß formatß rß octalß rtn_lenß justifyß basespec …°*ß
 to_oct_str …£{ß
 to_oct_strß xß natural …§ß rtn_lenß naturalØ     …•ß justifyß justify_sideß right …¶ß basespecß b_specß yesVß string(…ßsß intß naturalß x …®sß ptrß positive`Ø   aØ   Ø    …©sß rß stringØ   aØ   0¨$ …™)…´Bß xØ    JVß format≠   "0"ß octalß rtn_lenß justifyß basespec *B …¨Sß intØ    Q…≠Nß int]Ø   (…ÆPØ    ß rß ptr¨0 …ØPØ   ß rß ptr¨1 …∞PØ   ß rß ptr¨2 …±PØ   ß rß ptr¨3 …≤PØ   ß rß ptr¨4 …≥PØ   ß rß ptr¨5 …¥PØ   ß rß ptr¨6 …µPØ   ß rß ptr¨7 …∂P0…∑Gß falseHß lf!≠   "TO_OCT_STR, shouldn't happen"…∏Iß failure …πV≠   "$" …∫*N …ªß intß intØ    …ºß ptrß ptrØ    …Ω*Q …æVß formatß rß ptrØ   aØ   ß octalß rtn_lenß justifyß basespec …ø*ß
 to_oct_str …¡{ß
 to_int_strß xß natural …¬ß rtn_lenß naturalØ     …√ß justifyß justify_sideß right …ƒß basespecß b_specß yesVß string(…≈sß intß naturalß x …∆sß ptrß positive`Ø   aØ    Ø     …«sß rß stringØ   aØ    0¨$ …»)……Bß xØ    JVß format≠   "0"ß hexß rtn_lenß justifyß basespec … L…ÀSß intØ    Q…ÃNß int]Ø
   (…ÕPØ    ß rß ptr¨0 …ŒPØ   ß rß ptr¨1 …œPØ   ß rß ptr¨2 …–PØ   ß rß ptr¨3 …—PØ   ß rß ptr¨4 …“PØ   ß rß ptr¨5 …”PØ   ß rß ptr¨6 …‘PØ   ß rß ptr¨7 …’PØ   ß rß ptr¨8 …÷PØ	   ß rß ptr¨9 …◊P0…ÿGß falseHß lf!≠   "TO_INT_STR, shouldn't happen"…ŸIß failure …⁄V≠   "$" …€*N …‹ß intß intØ
    …›ß ptrß ptrØ    …ﬁ*Q …ﬂVß formatß rß ptrØ   aØ    ß decimalß rtn_lenß justifyß basespec …‡*B …·*ß
 to_int_str …„{ß
 to_int_strß xß std_logic_vector …‰ß rtn_lenß naturalØ     …Âß justifyß justify_sideß right …Êß basespecß b_specß yes…ÁVß string(…Ë)…ÈVß
 to_int_strß to_natß xß rtn_lenß justifyß basespec …Í*ß
 to_int_str …Ì{ß to_time_strß xß time…ÓVß string(…Ô)…Vß
 to_int_strß to_natß xß basespecß no!≠   " ns" …Ò*ß to_time_str …Û{ß fillß	 fill_charß	 character¨* …Ùß rtn_lenß integerØ   …ıVß string(…ˆsß rß stringØ   aß maxß rtn_lenØ   0ß	 fill_char …˜sß lenß integer …¯)…˘Bß rtn_lenØ   J…˙ß lenØ    …˚L…¸ß lenß rtn_len …˝*B …˛Vß rØ   aß len  ˛  *ß fill …{ß to_natß xß std_logic_vectorVß natural(…sß tß std_logic_vectorØ   aß xß lengthß x …sß intß std_logic_vectorØ   aØ   0¨0 …sß rß naturalØ     …sß placeß positiveØ    …	)…
Bß xß lengthØ    J…ß intß maxØ    ß xß lengthØ   aØ   ß tØ   aß xß length …L…ß intØ   aØ   ß tß xß lengthØ   aß xß length …*B …/ß iuß intß reverse_rangeQ…Nß intß i(…P¨1¨Hß rß rß place …P¨0¨L@ …P0…Gß false…Hß lf!…≠   "TO_NAT found illegal value: "!ß
 to_bin_strß intß i!ß lf!…≠   "converting input to integer 0"…Iß warning …VØ     …*N …TPß iØ    …ß placeß placeØ    …*Q …Vß r …*ß to_nat …!{ß to_natß xß	 std_logic…"Vß natural(…#)…$Nß x(…%P¨0VØ     …&P¨1VØ    …'P0…(Gß false…)Hß lf!…*≠   "TO_NAT found illegal value: "!ß
 to_bin_strß x!ß lf!…+≠   "converting input to integer 0"…,Iß warning …-VØ     ….*N …/*ß to_nat …1{ß to_natß xß time…2Vß natural(…3)…4Vß xØ   ß ns …5*ß to_nat …7{ß hß xß string …8ß rtn_lenß positive`Ø   aØ    Ø    …9Vß std_logic_vector(…>sß intß stringØ   aß xß lengthß x …?sß sizeß positiveß maxß xß lengthØ   ß rtn_len …@sß ptrß integer`Ø   aß sizeß size …Asß rß std_logic_vectorØ   aß size0¨0 …B)…C/ß iuß intß reverse_rangeQ…DNß intß i(…EP¨0ß rß ptrØ   aß ptr≠   "0000" …FP¨1ß rß ptrØ   aß ptr≠   "0001" …GP¨2ß rß ptrØ   aß ptr≠   "0010" …HP¨3ß rß ptrØ   aß ptr≠   "0011" …IP¨4ß rß ptrØ   aß ptr≠   "0100" …JP¨5ß rß ptrØ   aß ptr≠   "0101" …KP¨6ß rß ptrØ   aß ptr≠   "0110" …LP¨7ß rß ptrØ   aß ptr≠   "0111" …MP¨8ß rß ptrØ   aß ptr≠   "1000" …NP¨9ß rß ptrØ   aß ptr≠   "1001" …OP¨a¨Aß rß ptrØ   aß ptr≠   "1010" …PP¨b¨Bß rß ptrØ   aß ptr≠   "1011" …QP¨c¨Cß rß ptrØ   aß ptr≠   "1100" …RP¨d¨Dß rß ptrØ   aß ptr≠   "1101" …SP¨e¨Eß rß ptrØ   aß ptr≠   "1110" …TP¨f¨Fß rß ptrØ   aß ptr≠   "1111" …UP¨Uß rß ptrØ   aß ptr≠   "UUUU" …VP¨Xß rß ptrØ   aß ptr≠   "XXXX" …WP¨Zß rß ptrØ   aß ptr≠   "ZZZZ" …XP¨Wß rß ptrØ   aß ptr≠   "WWWW" …YP¨Hß rß ptrØ   aß ptr≠   "HHHH" …ZP¨Lß rß ptrØ   aß ptr≠   "LLLL" …[P¨-ß rß ptrØ   aß ptr≠   "----" …\P¨_ß ptrß ptrØ    …]P0…^Gß false…_Hß lf!…`≠.   "O conversion found illegal input character: "!…aß intß i!ß lf!≠    "converting character to '----'"…bIß warning …cß rß ptrØ   aß ptr≠   "----" …d*N …eß ptrß ptrØ    …f*Q …gVß rß sizeß rtn_lenØ   aß size …h*ß h …j{ß dß xß string …kß rtn_lenß positive`Ø   aØ    Ø    …lVß std_logic_vector(…p)…qVß to_slvß	 cnvt_baseß xØ
   ß rtn_len …r*ß d …t{ß oß xß string …uß rtn_lenß positive`Ø   aØ    Ø    …vVß std_logic_vector(…zsß intß stringØ   aß xß lengthß x …{sß sizeß positiveß maxß xß lengthØ   ß rtn_len …|sß ptrß integer`Ø   aß sizeß size …}sß rß std_logic_vectorØ   aß size0¨0 …~)…/ß iuß intß reverse_rangeQ…ÄNß intß i(…ÅP¨0ß rß ptrØ   aß ptr≠   "000" …ÇP¨1ß rß ptrØ   aß ptr≠   "001" …ÉP¨2ß rß ptrØ   aß ptr≠   "010" …ÑP¨3ß rß ptrØ   aß ptr≠   "011" …ÖP¨4ß rß ptrØ   aß ptr≠   "100" …ÜP¨5ß rß ptrØ   aß ptr≠   "101" …áP¨6ß rß ptrØ   aß ptr≠   "110" …àP¨7ß rß ptrØ   aß ptr≠   "111" …âP¨Uß rß ptrØ   aß ptr≠   "UUU" …äP¨Xß rß ptrØ   aß ptr≠   "XXX" …ãP¨Zß rß ptrØ   aß ptr≠   "ZZZ" …åP¨Wß rß ptrØ   aß ptr≠   "WWW" …çP¨Hß rß ptrØ   aß ptr≠   "HHH" …éP¨Lß rß ptrØ   aß ptr≠   "LLL" …èP¨-ß rß ptrØ   aß ptr≠   "---" …êP¨_ß ptrß ptrØ    …ëP0…íGß false…ìHß lf!…î≠.   "O conversion found illegal input character: "!…ïß intß i!ß lf!≠   "converting character to '---'"…ñIß warning …óß rß ptrØ   aß ptr≠   "---" …ò*N …ôß ptrß ptrØ    …ö*Q …õVß rß sizeß rtn_lenØ   aß size …ú*ß o …û{ß bß xß string …üß rtn_lenß positive`Ø   aØ    Ø    …†Vß std_logic_vector(…§sß intß stringØ   aß xß lengthß x …•sß sizeß positiveß maxß xß lengthß rtn_len …¶sß ptrß integer`Ø    aß sizeØ   ß size …ßsß rß std_logic_vectorØ   aß size0¨0 …®)…©/ß iuß intß reverse_rangeQ…™Nß intß i(…´P¨0ß rß ptr¨0 …¨P¨1ß rß ptr¨1 …≠P¨Uß rß ptr¨U …ÆP¨Xß rß ptr¨X …ØP¨Zß rß ptr¨Z …∞P¨Wß rß ptr¨W …±P¨Hß rß ptr¨H …≤P¨Lß rß ptr¨L …≥P¨-ß rß ptr¨- …¥P¨_ß ptrß ptrØ    …µP0…∂Gß false…∑Hß lf!…∏≠.   "B conversion found illegal input character: "!…πß intß i!ß lf!≠   "converting character to '-'"…∫Iß warning …ªß rß ptr¨- …º*N …Ωß ptrß ptrØ    …æ*Q …øVß rß sizeß rtn_lenØ   aß size …¿*ß b …¬{ß hß xß string…√Vß natural(…»)……Vß	 cnvt_baseß xØ    … *ß h …Ã{ß dß xß string…ÕVß natural(…—)…“Vß	 cnvt_baseß xØ
    …”*ß d …’{ß oß xß string…÷Vß natural(…⁄)…€Vß	 cnvt_baseß xØ    …‹*ß o …ﬁ{ß bß xß string…ﬂVß natural(…„)…‰Vß	 cnvt_baseß xØ    …Â*ß b …Á{ß to_slvß xß natural …Ëß rtn_lenß positive`Ø   aØ    Ø    …ÈVß std_logic_vector(…Îsß intß naturalß x …Ïsß ptrß positiveØ     …Ìsß rß std_logic_vectorØ   aØ    0¨0 …Ó)…ÔSß intØ    Q…Nß int]Ø   (…ÒPØ    ß rß ptr¨0 …ÚPØ   ß rß ptr¨1 …ÛP0…ÙGß falseHß lf!≠   "TO_SLV, shouldn't happen"…ıIß failure …ˆV≠   "0" …˜*N …¯ß intß intØ    …˘ß ptrß ptrØ    …˙*Q …˚Vß rØ!   ß rtn_lenaØ     …¸*ß to_slv …˛{ß to_slß xß natural ˝  Vß	 std_logic(…sß rß	 std_logic¨0 …)…Nß x(…PØ    @ …PØ   ß r¨1 …P0…Gß false…Hß lf!…	≠'   "TO_SL found illegal input character: "!…
ß
 to_int_strß x!ß lf!≠   "converting character to '-'"…Iß warning …V¨- …*N …Vß r …*ß to_sl …{ß to_timeß xß naturalVß time(…)…Vß xØ   ß ns …*ß to_time …{ß to_intß xß std_logic_vectorVß integer(…sß tß std_logic_vectorß xß lengthbØ   ß x …sß intß std_logic_vectorØ    bØ   0¨0 …sß signß	 std_logic¨0 …sß sizeß integerØ     …sß invß booleanß false …sß rß integerØ     …sß placeß positiveØ    … )…!Bß xß lengthØ!   J…"ß signß tß xß length …#/ß iuß tß reverse_rangeQ…$Bß sign¨1J…%Bß invß trueJ…&ß tß i_ß tß i …'Kß tß i¨1J…(ß invß true …)*B …**B …+ß sizeß sizeØ    …,*Q …-ß invß false …./ß iuØ   aß sizeØ   Q…/Nß tß i(…0P¨1¨Hß rß rß place …1P¨0¨L@ …2P0…3Gß false…4Hß lf!…5≠   " TO_INT found illegal value "…6Iß warning …7VØ     …8*N …9ß placeß placeØ    …:*Q …;Bß sign¨1J…<Vß r …=L…>Vß r …?*B …@L…Aß intß tØ    bØ    …Bß signß tØ     …C/ß iuØ   aØ   Q…DBß sign¨1J…EBß invß trueJ…Fß intß i_ß intß i …GKß intß i¨1J…Hß invß true …I*B …J*B …K*Q …Lß invß false …M/ß iuØ   aØ   Q…NNß intß i(…OP¨1¨Hß rß rß place …PP¨0¨L@ …QP0…RGß false…SHß lf!…T≠   " TO_INT found illegal value "…UIß warning …VVØ     …W*N …Xß placeß placeØ    …Y*Q …ZBß sign¨1J…[Vß r …\L…]Vß r …^*B …_*B …`*ß to_int …b*ß conversions ™
V 000086 60 7 1463086544343 ./src/work/conversions.vhd*conversions|4+conversions__opt
2I 000044 52 1249          1463086587839 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1463086587821 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
     …F8ß RTL.ß addr_ctrl_out(…Jpß lb_bw_nß std_logic_vectorß BWSIZEØ   bØ     …M)…Oß lb_bw_n_ß lb_bw …T;ß clkß reset…U)…VBß reset¨1J…Wß ram_addr0¨0 …Xß ram_rw_n¨0 …Yß ram_adv_ld_n¨0 …Zß ram_bw_n0¨0 …[Kß rising_edgeß clkJ…]ß ram_addrß lb_addr …^ß ram_rw_nß lb_rw_n …_ß ram_adv_ld_nß lb_adv_ld_n …`ß ram_bw_nß lb_bw_n …b*B …c*; …g*ß RTL ™
V 000078 60 7 1463086587821 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 52 1324          1463086587996 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 2598 1463086587993 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
     …B8ß RTL.ß
 data_inout(…Fpß	 tri_r_n_wß std_logic_vectorß DSIZEØ   bØ     …Gpß
 write_dataß std_logic_vectorß DSIZEØ   bØ     …L)…Rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Sß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Tß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Uß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Vß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Wß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Xß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Yß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Zß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …[ß dqØ	   ß
 write_dataØ	   Pß	 tri_r_n_wØ	   ¨1L¨Z …\ß dqØ
   ß
 write_dataØ
   Pß	 tri_r_n_wØ
   ¨1L¨Z …]ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …^ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …_ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …`ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …bß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …cß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …dß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …eß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …fß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …gß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …hß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …iß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …jß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …kß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …lß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …mß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …nß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …oß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …pß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …qß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …sß dqØ!   ß
 write_dataØ!   Pß	 tri_r_n_wØ!   ¨1L¨Z …tß dqØ"   ß
 write_dataØ"   Pß	 tri_r_n_wØ"   ¨1L¨Z …uß dqØ#   ß
 write_dataØ#   Pß	 tri_r_n_wØ#   ¨1L¨Z …Üß	 read_dataß dq …ä;ß clkß reset…ã)…åBß reset¨1J…çß	 tri_r_n_w0¨0 …éß
 write_data0¨0 …è*B …êBß clk¨1J…ëß	 tri_r_n_w_ß ctrl_in_rw_n …íß
 write_dataß data_in …î*B …ï*; …ú*ß RTL ™
V 000072 60 7 1463086587993 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000044 52 17605         1463086588308 rtl
1182____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
211
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
213
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
213
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
213
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
215
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
216
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
217
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
218
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
219
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
220
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
221
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
222
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
223
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
224
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
225
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
226
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
227
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
228
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
229
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
230
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
231
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
232
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
233
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
234
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
235
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
236
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
237
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
238
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
239
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
240
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
241
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
242
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
243
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
244
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
245
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
246
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
247
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
248
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
249
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
250
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
251
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
252
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
253
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
254
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
255
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
256
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
257
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
258
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
259
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
260
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
261
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
262
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
263
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
264
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
265
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
266
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
267
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
268
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
269
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
270
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
271
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
272
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
273
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
274
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
275
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
276
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
277
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
278
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
279
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
280
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
288
0
1
WireDelay
0
0
1
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 139 0
363
1
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 140 66
366
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 141 66
367
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 142 66
368
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 143 66
369
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 144 1
370
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 145 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 145 0
370
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 146 66
370
136
67
0
1
13 ~ ~ 144 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 147 2
371
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 148 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 148 0
371
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 149 66
371
137
67
0
1
13 ~ ~ 147 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 150 3
372
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 151 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 151 0
372
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 152 66
372
138
67
0
1
13 ~ ~ 150 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 153 4
373
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 154 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 154 0
373
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 155 66
373
139
67
0
1
13 ~ ~ 153 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 156 5
374
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 157 0
374
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 158 66
374
140
68
0
1
13 ~ ~ 156 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 159 66
376
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 160 66
377
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 161 6
378
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 162 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 162 0
378
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 163 66
378
143
67
0
1
13 ~ ~ 161 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 164 66
379
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 165 66
380
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 166 66
381
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 167 66
382
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 168 66
383
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 169 66
384
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 170 66
385
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 171 7
493
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 171 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 177 66
500
151
1
13 ~ ~ 171 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 178 0
502
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 179 8
502
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 179 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 180 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 181 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
181
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 182 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 183 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
183
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 184 0
0
-1
66
0
1
0
0
185
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 186 0
0
-1
65
0
1
0
0
187
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 188 0
0
-1
65
0
1
0
0
189
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 190 9
502
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
1
13 ~ ~ 179 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 191 0
503
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 192 10
503
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
1
13 ~ ~ 190 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 193 1
505
92
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il1
7169
1
13 ~ ~ 194 2
506
93
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il2
7169
1
13 ~ ~ 195 3
507
94
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il3
7169
1
13 ~ ~ 196 4
508
95
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il
7169
1
13 ~ ~ 197 5
509
96
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 193 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 194 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 195 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 196 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
1
ln0
7169
1
13 ~ ~ 198 6
511
97
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln1
7169
1
13 ~ ~ 199 7
512
98
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln2
7169
1
13 ~ ~ 200 8
513
99
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln3
7169
1
13 ~ ~ 201 9
514
100
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln
7169
1
13 ~ ~ 202 10
515
101
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 198 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 199 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 200 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 201 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 203 67
517
152
1
13 ~ ~ 192 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 204 11
519
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 205 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 205 0
519
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 206 68
519
153
1
13 ~ ~ 204 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1179 0
1402
2
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1180 116
1402
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1181 68
1402
159
0
1
13 ~ ~ 1180 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
0
0
V 000071 60 33023 1463086588290 ./src/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
     …“8ß rtl.ß
 idt71v3556(…”dß VITAL_LEVEL0.ß rtl8(ß TRUE …’kß partIDß STRING≠   "idt71v3156" …◊pß A0_ipdß
 std_ulogic¨U …ÿpß A1_ipdß
 std_ulogic¨U …Ÿpß A2_ipdß
 std_ulogic¨U …⁄pß A3_ipdß
 std_ulogic¨U …€pß A4_ipdß
 std_ulogic¨U …‹pß A5_ipdß
 std_ulogic¨U …›pß A6_ipdß
 std_ulogic¨U …ﬁpß A7_ipdß
 std_ulogic¨U …ﬂpß A8_ipdß
 std_ulogic¨U …‡pß A9_ipdß
 std_ulogic¨U …·pß A10_ipdß
 std_ulogic¨U …‚pß A11_ipdß
 std_ulogic¨U …„pß A12_ipdß
 std_ulogic¨U …‰pß A13_ipdß
 std_ulogic¨U …Âpß A14_ipdß
 std_ulogic¨U …Êpß A15_ipdß
 std_ulogic¨U …Ápß A16_ipdß
 std_ulogic¨U …Ëpß DQA0_ipdß
 std_ulogic¨U …Èpß DQA1_ipdß
 std_ulogic¨U …Ípß DQA2_ipdß
 std_ulogic¨U …Îpß DQA3_ipdß
 std_ulogic¨U …Ïpß DQA4_ipdß
 std_ulogic¨U …Ìpß DQA5_ipdß
 std_ulogic¨U …Ópß DQA6_ipdß
 std_ulogic¨U …Ôpß DQA7_ipdß
 std_ulogic¨U …pß DQA8_ipdß
 std_ulogic¨U …Òpß DQB0_ipdß
 std_ulogic¨U …Úpß DQB1_ipdß
 std_ulogic¨U …Ûpß DQB2_ipdß
 std_ulogic¨U …Ùpß DQB3_ipdß
 std_ulogic¨U …ıpß DQB4_ipdß
 std_ulogic¨U …ˆpß DQB5_ipdß
 std_ulogic¨U …˜pß DQB6_ipdß
 std_ulogic¨U …¯pß DQB7_ipdß
 std_ulogic¨U …˘pß DQB8_ipdß
 std_ulogic¨U …˙pß DQC0_ipdß
 std_ulogic¨U …˚pß DQC1_ipdß
 std_ulogic¨U …¸pß DQC2_ipdß
 std_ulogic¨U …˝pß DQC3_ipdß
 std_ulogic¨U …˛pß DQC4_ipdß
 std_ulogic¨U  ˇ   pß DQC5_ipdß
 std_ulogic¨U …pß DQC6_ipdß
 std_ulogic¨U …pß DQC7_ipdß
 std_ulogic¨U …pß DQC8_ipdß
 std_ulogic¨U …pß DQD0_ipdß
 std_ulogic¨U …pß DQD1_ipdß
 std_ulogic¨U …pß DQD2_ipdß
 std_ulogic¨U …pß DQD3_ipdß
 std_ulogic¨U …pß DQD4_ipdß
 std_ulogic¨U …	pß DQD5_ipdß
 std_ulogic¨U …
pß DQD6_ipdß
 std_ulogic¨U …pß DQD7_ipdß
 std_ulogic¨U …pß DQD8_ipdß
 std_ulogic¨U …pß ADV_ipdß
 std_ulogic¨U …pß R_ipdß
 std_ulogic¨U …pß CLKENNeg_ipdß
 std_ulogic¨U …pß
 BWDNeg_ipdß
 std_ulogic¨U …pß
 BWCNeg_ipdß
 std_ulogic¨U …pß
 BWBNeg_ipdß
 std_ulogic¨U …pß
 BWANeg_ipdß
 std_ulogic¨U …pß
 CE1Neg_ipdß
 std_ulogic¨U …pß
 CE2Neg_ipdß
 std_ulogic¨U …pß CE2_ipdß
 std_ulogic¨U …pß CLK_ipdß
 std_ulogic¨U …pß
 LBONeg_ipdß
 std_ulogic¨1 …pß	 OENeg_ipdß
 std_ulogic¨U …)…!ß	 WireDelay9…")…$ß w_1ß VitalWireDelayß A0_ipdß A0ß tipd_A0 …%ß w_2ß VitalWireDelayß A1_ipdß A1ß tipd_A1 …&ß w_3ß VitalWireDelayß A2_ipdß A2ß tipd_A2 …'ß w_4ß VitalWireDelayß A3_ipdß A3ß tipd_A3 …(ß w_5ß VitalWireDelayß A4_ipdß A4ß tipd_A4 …)ß w_6ß VitalWireDelayß A5_ipdß A5ß tipd_A5 …*ß w_7ß VitalWireDelayß A6_ipdß A6ß tipd_A6 …+ß w_8ß VitalWireDelayß A7_ipdß A7ß tipd_A7 …,ß w_9ß VitalWireDelayß A8_ipdß A8ß tipd_A8 …-ß w_10ß VitalWireDelayß A9_ipdß A9ß tipd_A9 ….ß w_11ß VitalWireDelayß A10_ipdß A10ß tipd_A10 …/ß w_12ß VitalWireDelayß A11_ipdß A11ß tipd_A11 …0ß w_13ß VitalWireDelayß A12_ipdß A12ß tipd_A12 …1ß w_14ß VitalWireDelayß A13_ipdß A13ß tipd_A13 …2ß w_15ß VitalWireDelayß A14_ipdß A14ß tipd_A14 …3ß w_16ß VitalWireDelayß A15_ipdß A15ß tipd_A15 …4ß w_17ß VitalWireDelayß A16_ipdß A16ß tipd_A16 …5ß w_21ß VitalWireDelayß DQA0_ipdß DQA0ß	 tipd_DQA0 …6ß w_22ß VitalWireDelayß DQA1_ipdß DQA1ß	 tipd_DQA1 …7ß w_23ß VitalWireDelayß DQA2_ipdß DQA2ß	 tipd_DQA2 …8ß w_24ß VitalWireDelayß DQA3_ipdß DQA3ß	 tipd_DQA3 …9ß w_25ß VitalWireDelayß DQA4_ipdß DQA4ß	 tipd_DQA4 …:ß w_26ß VitalWireDelayß DQA5_ipdß DQA5ß	 tipd_DQA5 …;ß w_27ß VitalWireDelayß DQA6_ipdß DQA6ß	 tipd_DQA6 …<ß w_28ß VitalWireDelayß DQA7_ipdß DQA7ß	 tipd_DQA7 …=ß w_29ß VitalWireDelayß DQA8_ipdß DQA8ß	 tipd_DQA8 …>ß w_31ß VitalWireDelayß DQB0_ipdß DQB0ß	 tipd_DQB0 …?ß w_32ß VitalWireDelayß DQB1_ipdß DQB1ß	 tipd_DQB1 …@ß w_33ß VitalWireDelayß DQB2_ipdß DQB2ß	 tipd_DQB2 …Aß w_34ß VitalWireDelayß DQB3_ipdß DQB3ß	 tipd_DQB3 …Bß w_35ß VitalWireDelayß DQB4_ipdß DQB4ß	 tipd_DQB4 …Cß w_36ß VitalWireDelayß DQB5_ipdß DQB5ß	 tipd_DQB5 …Dß w_37ß VitalWireDelayß DQB6_ipdß DQB6ß	 tipd_DQB6 …Eß w_38ß VitalWireDelayß DQB7_ipdß DQB7ß	 tipd_DQB7 …Fß w_39ß VitalWireDelayß DQB8_ipdß DQB8ß	 tipd_DQB8 …Gß w_41ß VitalWireDelayß DQC0_ipdß DQC0ß	 tipd_DQC0 …Hß w_42ß VitalWireDelayß DQC1_ipdß DQC1ß	 tipd_DQC1 …Iß w_43ß VitalWireDelayß DQC2_ipdß DQC2ß	 tipd_DQC2 …Jß w_44ß VitalWireDelayß DQC3_ipdß DQC3ß	 tipd_DQC3 …Kß w_45ß VitalWireDelayß DQC4_ipdß DQC4ß	 tipd_DQC4 …Lß w_46ß VitalWireDelayß DQC5_ipdß DQC5ß	 tipd_DQC5 …Mß w_47ß VitalWireDelayß DQC6_ipdß DQC6ß	 tipd_DQC6 …Nß w_48ß VitalWireDelayß DQC7_ipdß DQC7ß	 tipd_DQC7 …Oß w_49ß VitalWireDelayß DQC8_ipdß DQC8ß	 tipd_DQC8 …Pß w_51ß VitalWireDelayß DQD0_ipdß DQD0ß	 tipd_DQD0 …Qß w_52ß VitalWireDelayß DQD1_ipdß DQD1ß	 tipd_DQD1 …Rß w_53ß VitalWireDelayß DQD2_ipdß DQD2ß	 tipd_DQD2 …Sß w_54ß VitalWireDelayß DQD3_ipdß DQD3ß	 tipd_DQD3 …Tß w_55ß VitalWireDelayß DQD4_ipdß DQD4ß	 tipd_DQD4 …Uß w_56ß VitalWireDelayß DQD5_ipdß DQD5ß	 tipd_DQD5 …Vß w_57ß VitalWireDelayß DQD6_ipdß DQD6ß	 tipd_DQD6 …Wß w_58ß VitalWireDelayß DQD7_ipdß DQD7ß	 tipd_DQD7 …Xß w_59ß VitalWireDelayß DQD8_ipdß DQD8ß	 tipd_DQD8 …Yß w_61ß VitalWireDelayß ADV_ipdß ADVß tipd_ADV …Zß w_62ß VitalWireDelayß R_ipdß Rß tipd_R …[ß w_63ß VitalWireDelayß CLKENNeg_ipdß CLKENNegß tipd_CLKENNeg …\ß w_64ß VitalWireDelayß
 BWDNeg_ipdß BWDNegß tipd_BWDNeg …]ß w_65ß VitalWireDelayß
 BWCNeg_ipdß BWCNegß tipd_BWCNeg …^ß w_66ß VitalWireDelayß
 BWBNeg_ipdß BWBNegß tipd_BWBNeg …_ß w_67ß VitalWireDelayß
 BWANeg_ipdß BWANegß tipd_BWANeg …`ß w_68ß VitalWireDelayß
 CE1Neg_ipdß CE1Negß tipd_CE1Neg …aß w_69ß VitalWireDelayß
 CE2Neg_ipdß CE2Negß tipd_CE2Neg …bß w_70ß VitalWireDelayß CE2_ipdß CE2ß tipd_CE2 …cß w_71ß VitalWireDelayß CLK_ipdß CLKß tipd_CLK …dß w_72ß VitalWireDelayß
 LBONeg_ipdß LBONegß tipd_LBONeg …eß w_73ß VitalWireDelayß	 OENeg_ipdß OENegß
 tipd_OENeg …g*9 …lß Behavior9…n,…oß BWDNInuß
 std_ulogic¨U …pß BWCNInuß
 std_ulogic¨U …qß BWBNInuß
 std_ulogic¨U …rß BWANInuß
 std_ulogic¨U …sß DatDInuß std_logic_vectorØ   bØ     …tß DatCInuß std_logic_vectorØ   bØ     …uß DatBInuß std_logic_vectorØ   bØ     …vß DatAInuß std_logic_vectorØ   bØ     …wß DataOutvß std_logic_vectorØ#   bØ    …x0¨Z …yß CLKInuß
 std_ulogic¨U …zß CKENInuß
 std_ulogic¨U …{ß	 AddressInuß std_logic_vectorØ   bØ     …|ß OENegInuß
 std_ulogic¨U …}ß RInuß
 std_ulogic¨U …~ß ADVInuß
 std_ulogic¨U …ß CE2Inuß
 std_ulogic¨U …Äß LBONegInuß
 std_ulogic¨1 …Åß CE1NegInuß
 std_ulogic¨U …Çß CE2NegInuß
 std_ulogic¨U…É …Ñ,6…Öß BWDNInß
 BWDNeg_ipd…Üß BWCNInß
 BWCNeg_ipd…áß BWBNInß
 BWBNeg_ipd…àß BWANInß
 BWANeg_ipd…âß CLKInß CLK_ipd…äß CKENInß CLKENNeg_ipd…ãß OENegInß	 OENeg_ipd…åß RInß R_ipd…çß ADVInß ADV_ipd…éß CE2Inß CE2_ipd…èß LBONegInß
 LBONeg_ipd…êß CE1NegInß
 CE1Neg_ipd…ëß CE2NegInß
 CE2Neg_ipd…íß DataOutØ    ß DQA0…ìß DataOutØ   ß DQA1…îß DataOutØ   ß DQA2…ïß DataOutØ   ß DQA3…ñß DataOutØ   ß DQA4…óß DataOutØ   ß DQA5…òß DataOutØ   ß DQA6…ôß DataOutØ   ß DQA7…öß DataOutØ   ß DQA8…õß DataOutØ	   ß DQB0…úß DataOutØ
   ß DQB1…ùß DataOutØ   ß DQB2…ûß DataOutØ   ß DQB3…üß DataOutØ   ß DQB4…†ß DataOutØ   ß DQB5…°ß DataOutØ   ß DQB6…¢ß DataOutØ   ß DQB7…£ß DataOutØ   ß DQB8…§ß DataOutØ   ß DQC0…•ß DataOutØ   ß DQC1…¶ß DataOutØ   ß DQC2…ßß DataOutØ   ß DQC3…®ß DataOutØ   ß DQC4…©ß DataOutØ   ß DQC5…™ß DataOutØ   ß DQC6…´ß DataOutØ   ß DQC7…¨ß DataOutØ   ß DQC8…≠ß DataOutØ   ß DQD0…Æß DataOutØ   ß DQD1…Øß DataOutØ   ß DQD2…∞ß DataOutØ   ß DQD3…±ß DataOutØ   ß DQD4…≤ß DataOutØ    ß DQD5…≥ß DataOutØ!   ß DQD6…¥ß DataOutØ"   ß DQD7…µß DataOutØ#   ß DQD8…∂ß DatAInØ    ß DQA0_ipd…∑ß DatAInØ   ß DQA1_ipd…∏ß DatAInØ   ß DQA2_ipd…πß DatAInØ   ß DQA3_ipd…∫ß DatAInØ   ß DQA4_ipd…ªß DatAInØ   ß DQA5_ipd…ºß DatAInØ   ß DQA6_ipd…Ωß DatAInØ   ß DQA7_ipd…æß DatAInØ   ß DQA8_ipd…øß DatBInØ    ß DQB0_ipd…¿ß DatBInØ   ß DQB1_ipd…¡ß DatBInØ   ß DQB2_ipd…¬ß DatBInØ   ß DQB3_ipd…√ß DatBInØ   ß DQB4_ipd…ƒß DatBInØ   ß DQB5_ipd…≈ß DatBInØ   ß DQB6_ipd…∆ß DatBInØ   ß DQB7_ipd…«ß DatBInØ   ß DQB8_ipd…»ß DatCInØ    ß DQC0_ipd……ß DatCInØ   ß DQC1_ipd… ß DatCInØ   ß DQC2_ipd…Àß DatCInØ   ß DQC3_ipd…Ãß DatCInØ   ß DQC4_ipd…Õß DatCInØ   ß DQC5_ipd…Œß DatCInØ   ß DQC6_ipd…œß DatCInØ   ß DQC7_ipd…–ß DatCInØ   ß DQC8_ipd…—ß DatDInØ    ß DQD0_ipd…“ß DatDInØ   ß DQD1_ipd…”ß DatDInØ   ß DQD2_ipd…‘ß DatDInØ   ß DQD3_ipd…’ß DatDInØ   ß DQD4_ipd…÷ß DatDInØ   ß DQD5_ipd…◊ß DatDInØ   ß DQD6_ipd…ÿß DatDInØ   ß DQD7_ipd…Ÿß DatDInØ   ß DQD8_ipd…⁄ß	 AddressInØ    ß A0_ipd…€ß	 AddressInØ   ß A1_ipd…‹ß	 AddressInØ   ß A2_ipd…›ß	 AddressInØ   ß A3_ipd…ﬁß	 AddressInØ   ß A4_ipd…ﬂß	 AddressInØ   ß A5_ipd…‡ß	 AddressInØ   ß A6_ipd…·ß	 AddressInØ   ß A7_ipd…‚ß	 AddressInØ   ß A8_ipd…„ß	 AddressInØ	   ß A9_ipd…‰ß	 AddressInØ
   ß A10_ipd…Âß	 AddressInØ   ß A11_ipd…Êß	 AddressInØ   ß A12_ipd…Áß	 AddressInØ   ß A13_ipd…Ëß	 AddressInØ   ß A14_ipd…Èß	 AddressInØ   ß A15_ipd…Íß	 AddressInØ   ß A16_ipd…Î …Ólß	 mem_state(ß desel…Ôß begin_rd…ß begin_wr…Òß burst_rd…Úß burst_wr…Û …ıpß stateß	 mem_state …˜lß sequence(gØ    aØ   .ß INTEGER`Ø   aØ    …¯lß seqtab(gØ    aØ   .ß sequence …˙kß il0ß sequenceØ    Ø   Ø   Ø    …˚kß il1ß sequenceØ    Ø   Ø   Ø    …¸kß il2ß sequenceØ    Ø   Ø   Ø    …˝kß il3ß sequenceØ    Ø   Ø   Ø    …˛kß ilß seqtabß il0ß il1ß il2ß il3  ˇ  kß ln0ß sequenceØ    Ø   Ø   Ø    …kß ln1ß sequenceØ    Ø   Ø   Ø    …kß ln2ß sequenceØ    Ø   Ø   Ø    …kß ln3ß sequenceØ    Ø   Ø   Ø    …kß lnß seqtabß ln0ß ln1ß ln2ß ln3 …pß	 Burst_Seqß seqtab …pß D_zdß std_logic_vectorØ#   bØ     …
)…ß Burst_Setup;…)…Bß LBONegIn¨1J…ß	 Burst_Seqß il …L…ß	 Burst_Seqß ln …*B …D …*;ß Burst_Setup …ß Behavior;ß BWDNInß BWCNInß BWBNInß BWANInß DatDInß DatCIn…ß DatBInß DatAInß CLKInß CKENInß	 AddressInß RIn…ß OENegInß ADVInß CE2Inß CE1NegInß CE2NegIn…!lß command_type(ß ds…"ß burst…#ß read…$ß write…% …(sß Tviol_BWDN_CLKß X01¨0 …)sß TD_BWDN_CLKß VitalTimingDataType …+sß Tviol_BWCN_CLKß X01¨0 …,sß TD_BWCN_CLKß VitalTimingDataType ….sß Tviol_BWBN_CLKß X01¨0 …/sß TD_BWBN_CLKß VitalTimingDataType …1sß Tviol_BWAN_CLKß X01¨0 …2sß TD_BWAN_CLKß VitalTimingDataType …4sß Tviol_CKENIn_CLKß X01¨0 …5sß TD_CKENIn_CLKß VitalTimingDataType …7sß Tviol_ADVIn_CLKß X01¨0 …8sß TD_ADVIn_CLKß VitalTimingDataType …:sß Tviol_CE1NegIn_CLKß X01¨0 …;sß TD_CE1NegIn_CLKß VitalTimingDataType …=sß Tviol_CE2NegIn_CLKß X01¨0 …>sß TD_CE2NegIn_CLKß VitalTimingDataType …@sß Tviol_CE2In_CLKß X01¨0 …Asß TD_CE2In_CLKß VitalTimingDataType …Csß Tviol_RIn_CLKß X01¨0 …Dsß
 TD_RIn_CLKß VitalTimingDataType …Fsß Tviol_DatDIn_CLKß X01¨0 …Gsß TD_DatDIn_CLKß VitalTimingDataType …Isß Tviol_DatCIn_CLKß X01¨0 …Jsß TD_DatCIn_CLKß VitalTimingDataType …Lsß Tviol_DatBIn_CLKß X01¨0 …Msß TD_DatBIn_CLKß VitalTimingDataType …Osß Tviol_DatAIn_CLKß X01¨0 …Psß TD_DatAIn_CLKß VitalTimingDataType …Rsß Tviol_AddressIn_CLKß X01¨0 …Ssß TD_AddressIn_CLKß VitalTimingDataType …Usß	 Pviol_CLKß X01¨0 …Vsß PD_CLKß VitalPeriodDataTypeß VitalPeriodDataInit …Ylß MemStore(gØ    aØ÷¸  .ß INTEGER…Z`Ø   aØˇ   …\sß MemDataAß MemStore …]sß MemDataBß MemStore …^sß MemDataCß MemStore …_sß MemDataDß MemStore …asß MemAddrß NATURAL`Ø    aØ÷¸   …bsß MemAddr1ß NATURAL`Ø    aØ÷¸   …csß	 startaddrß NATURAL`Ø    aØ÷¸   …esß	 Burst_Cntß NATURAL`Ø    aØ   Ø     …fsß memstartß NATURAL`Ø    aØ   Ø     …gsß offsetß INTEGER`Ø   aØ   Ø     …isß commandß command_type …ksß BWD1ß UX01 …lsß BWC1ß UX01 …msß BWB1ß UX01 …nsß BWA1ß UX01 …psß BWD2ß UX01 …qsß BWC2ß UX01 …rsß BWB2ß UX01 …ssß BWA2ß UX01 …usß wr1ß booleanß false …vsß wr2ß booleanß false …wsß wr3ß booleanß false …zsß	 Violationß X01¨0 …|sß OBuf1ß std_logic_vectorØ#   bØ    …}0¨Z …~sß OBuf2ß std_logic_vectorØ#   bØ    …0¨Z …Å)…ÜBß TimingChecksOnJ…àß VitalSetupHoldCheck…âß
 TestSignalß BWDNIn…äß TestSignalName≠   "BWD"…ãß	 RefSignalß CLKIn…åß RefSignalName≠   "CLK"…çß	 SetupHighß tsetup_BWANeg_CLK…éß SetupLowß tsetup_BWANeg_CLK…èß HoldHighß thold_BWANeg_CLK…êß HoldLowß thold_BWANeg_CLK…ëß CheckEnabledß CKENIn¨0…íß RefTransition¨/…ìß	 HeaderMsgß InstancePath!ß partID…îß
 TimingDataß TD_BWDN_CLK…ïß XOnß XOn…ñß MsgOnß MsgOn…óß	 Violationß Tviol_BWDN_CLK …ôß VitalSetupHoldCheck…öß
 TestSignalß BWCNIn…õß TestSignalName≠   "BWC"…úß	 RefSignalß CLKIn…ùß RefSignalName≠   "CLK"…ûß	 SetupHighß tsetup_BWANeg_CLK…üß SetupLowß tsetup_BWANeg_CLK…†ß HoldHighß thold_BWANeg_CLK…°ß HoldLowß thold_BWANeg_CLK…¢ß CheckEnabledß CKENIn¨0…£ß RefTransition¨/…§ß	 HeaderMsgß InstancePath!ß partID…•ß
 TimingDataß TD_BWCN_CLK…¶ß XOnß XOn…ßß MsgOnß MsgOn…®ß	 Violationß Tviol_BWCN_CLK …™ß VitalSetupHoldCheck…´ß
 TestSignalß BWBNIn…¨ß TestSignalName≠   "BWB"…≠ß	 RefSignalß CLKIn…Æß RefSignalName≠   "CLK"…Øß	 SetupHighß tsetup_BWANeg_CLK…∞ß SetupLowß tsetup_BWANeg_CLK…±ß HoldHighß thold_BWANeg_CLK…≤ß HoldLowß thold_BWANeg_CLK…≥ß CheckEnabledß CKENIn¨0…¥ß RefTransition¨/…µß	 HeaderMsgß InstancePath!ß partID…∂ß
 TimingDataß TD_BWBN_CLK…∑ß XOnß XOn…∏ß MsgOnß MsgOn…πß	 Violationß Tviol_BWBN_CLK …ªß VitalSetupHoldCheck…ºß
 TestSignalß BWANIn…Ωß TestSignalName≠   "BWA"…æß	 RefSignalß CLKIn…øß RefSignalName≠   "CLK"…¿ß	 SetupHighß tsetup_BWANeg_CLK…¡ß SetupLowß tsetup_BWANeg_CLK…¬ß HoldHighß thold_BWANeg_CLK…√ß HoldLowß thold_BWANeg_CLK…ƒß CheckEnabledß CKENIn¨0…≈ß RefTransition¨/…∆ß	 HeaderMsgß InstancePath!ß partID…«ß
 TimingDataß TD_BWAN_CLK…»ß XOnß XOn……ß MsgOnß MsgOn… ß	 Violationß Tviol_BWAN_CLK …Ãß VitalSetupHoldCheck…Õß
 TestSignalß CKENIn…Œß TestSignalName≠
   "CLKENNeg"…œß	 RefSignalß CLKIn…–ß RefSignalName≠   "CLK"…—ß	 SetupHighß tsetup_CLKENNeg_CLK…“ß SetupLowß tsetup_CLKENNeg_CLK…”ß HoldHighß thold_CLKENNeg_CLK…‘ß HoldLowß thold_CLKENNeg_CLK…’ß CheckEnabledß TRUE…÷ß RefTransition¨/…◊ß	 HeaderMsgß InstancePath!ß partID…ÿß
 TimingDataß TD_CKENIn_CLK…Ÿß XOnß XOn…⁄ß MsgOnß MsgOn…€ß	 Violationß Tviol_CKENIn_CLK …›ß VitalSetupHoldCheck…ﬁß
 TestSignalß ADVIn…ﬂß TestSignalName≠   "ADV"…‡ß	 RefSignalß CLKIn…·ß RefSignalName≠   "CLK"…‚ß	 SetupHighß tsetup_ADV_CLK…„ß SetupLowß tsetup_ADV_CLK…‰ß HoldHighß thold_ADV_CLK…Âß HoldLowß thold_ADV_CLK…Êß CheckEnabledß CKENIn¨0…Áß RefTransition¨/…Ëß	 HeaderMsgß InstancePath!ß partID…Èß
 TimingDataß TD_ADVIn_CLK…Íß XOnß XOn…Îß MsgOnß MsgOn…Ïß	 Violationß Tviol_ADVIn_CLK …Óß VitalSetupHoldCheck…Ôß
 TestSignalß CE1NegIn…ß TestSignalName≠   "CE1Neg"…Òß	 RefSignalß CLKIn…Úß RefSignalName≠   "CLK"…Ûß	 SetupHighß tsetup_CE2_CLK…Ùß SetupLowß tsetup_CE2_CLK…ıß HoldHighß thold_CE2_CLK…ˆß HoldLowß thold_CE2_CLK…˜ß CheckEnabledß CKENIn¨0…¯ß RefTransition¨/…˘ß	 HeaderMsgß InstancePath!ß partID…˙ß
 TimingDataß TD_CE1NegIn_CLK…˚ß XOnß XOn…¸ß MsgOnß MsgOn…˝ß	 Violationß Tviol_CE1NegIn_CLK  ˛  ß VitalSetupHoldCheck…ß
 TestSignalß CE2NegIn…ß TestSignalName≠   "CE2Neg"…ß	 RefSignalß CLKIn…ß RefSignalName≠   "CLK"…ß	 SetupHighß tsetup_CE2_CLK…ß SetupLowß tsetup_CE2_CLK…ß HoldHighß thold_CE2_CLK…ß HoldLowß thold_CE2_CLK…	ß CheckEnabledß CKENIn¨0…
ß RefTransition¨/…ß	 HeaderMsgß InstancePath!ß partID…ß
 TimingDataß TD_CE2NegIn_CLK…ß XOnß XOn…ß MsgOnß MsgOn…ß	 Violationß Tviol_CE2NegIn_CLK …ß VitalSetupHoldCheck…ß
 TestSignalß CE2In…ß TestSignalName≠   "CE2"…ß	 RefSignalß CLKIn…ß RefSignalName≠   "CLK"…ß	 SetupHighß tsetup_CE2_CLK…ß SetupLowß tsetup_CE2_CLK…ß HoldHighß thold_CE2_CLK…ß HoldLowß thold_CE2_CLK…ß CheckEnabledß CKENIn¨0…ß RefTransition¨/…ß	 HeaderMsgß InstancePath!ß partID…ß
 TimingDataß TD_CE2In_CLK…ß XOnß XOn…ß MsgOnß MsgOn… ß	 Violationß Tviol_CE2In_CLK …"ß VitalSetupHoldCheck…#ß
 TestSignalß RIn…$ß TestSignalName≠   "R"…%ß	 RefSignalß CLKIn…&ß RefSignalName≠   "CLK"…'ß	 SetupHighß tsetup_R_CLK…(ß SetupLowß tsetup_R_CLK…)ß HoldHighß thold_R_CLK…*ß HoldLowß thold_R_CLK…+ß CheckEnabledß CKENIn¨0…,ß RefTransition¨/…-ß	 HeaderMsgß InstancePath!ß partID….ß
 TimingDataß
 TD_RIn_CLK…/ß XOnß XOn…0ß MsgOnß MsgOn…1ß	 Violationß Tviol_RIn_CLK …3ß VitalSetupHoldCheck…4ß
 TestSignalß	 AddressIn…5ß TestSignalName≠	   "Address"…6ß	 RefSignalß CLKIn…7ß RefSignalName≠   "CLK"…8ß	 SetupHighß tsetup_A0_CLK…9ß SetupLowß tsetup_A0_CLK…:ß HoldHighß thold_A0_CLK…;ß HoldLowß thold_A0_CLK…<ß CheckEnabledß CKENIn¨0…=ß RefTransition¨/…>ß	 HeaderMsgß InstancePath!ß partID…?ß
 TimingDataß TD_AddressIn_CLK…@ß XOnß XOn…Aß MsgOnß MsgOn…Bß	 Violationß Tviol_AddressIn_CLK …Dß VitalSetupHoldCheck…Eß
 TestSignalß DatDIn…Fß TestSignalName≠   "DatD"…Gß	 RefSignalß CLKIn…Hß RefSignalName≠   "CLK"…Iß	 SetupHighß tsetup_DQA0_CLK…Jß SetupLowß tsetup_DQA0_CLK…Kß HoldHighß thold_DQA0_CLK…Lß HoldLowß thold_DQA0_CLK…Mß CheckEnabledß CKENIn¨0…Nß RefTransition¨/…Oß	 HeaderMsgß InstancePath!ß partID…Pß
 TimingDataß TD_DatDIn_CLK…Qß XOnß XOn…Rß MsgOnß MsgOn…Sß	 Violationß Tviol_DatDIn_CLK …Uß VitalSetupHoldCheck…Vß
 TestSignalß DatCIn…Wß TestSignalName≠   "DatC"…Xß	 RefSignalß CLKIn…Yß RefSignalName≠   "CLK"…Zß	 SetupHighß tsetup_DQA0_CLK…[ß SetupLowß tsetup_DQA0_CLK…\ß HoldHighß thold_DQA0_CLK…]ß HoldLowß thold_DQA0_CLK…^ß CheckEnabledß CKENIn¨0…_ß RefTransition¨/…`ß	 HeaderMsgß InstancePath!ß partID…aß
 TimingDataß TD_DatCIn_CLK…bß XOnß XOn…cß MsgOnß MsgOn…dß	 Violationß Tviol_DatCIn_CLK …fß VitalSetupHoldCheck…gß
 TestSignalß DatBIn…hß TestSignalName≠   "DatB"…iß	 RefSignalß CLKIn…jß RefSignalName≠   "CLK"…kß	 SetupHighß tsetup_DQA0_CLK…lß SetupLowß tsetup_DQA0_CLK…mß HoldHighß thold_DQA0_CLK…nß HoldLowß thold_DQA0_CLK…oß CheckEnabledß CKENIn¨0…pß RefTransition¨/…qß	 HeaderMsgß InstancePath!ß partID…rß
 TimingDataß TD_DatBIn_CLK…sß XOnß XOn…tß MsgOnß MsgOn…uß	 Violationß Tviol_DatBIn_CLK …wß VitalSetupHoldCheck…xß
 TestSignalß DatAIn…yß TestSignalName≠   "DatA"…zß	 RefSignalß CLKIn…{ß RefSignalName≠   "CLK"…|ß	 SetupHighß tsetup_DQA0_CLK…}ß SetupLowß tsetup_DQA0_CLK…~ß HoldHighß thold_DQA0_CLK…ß HoldLowß thold_DQA0_CLK…Äß CheckEnabledß CKENIn¨0…Åß RefTransition¨/…Çß	 HeaderMsgß InstancePath!ß partID…Éß
 TimingDataß TD_DatAIn_CLK…Ñß XOnß XOn…Öß MsgOnß MsgOn…Üß	 Violationß Tviol_DatAIn_CLK …àß VitalPeriodPulseCheck…âß
 TestSignalß CLKIn…äß TestSignalName≠   "CLK"…ãß Periodß tperiod_CLK_posedge…åß PulseWidthLowß tpw_CLK_negedge…çß PulseWidthHighß tpw_CLK_posedge…éß
 PeriodDataß PD_CLK…èß XOnß XOn…êß MsgOnß MsgOn…ëß	 Violationß	 Pviol_CLK…íß	 HeaderMsgß InstancePath!ß partID…ìß CheckEnabledß CKENIn¨0 …ïß	 Violationß	 Pviol_CLKXß Tviol_DatAIn_CLKXß Tviol_DatBIn_CLK…ñXß Tviol_DatCIn_CLKXß Tviol_DatDIn_CLKX…óß Tviol_AddressIn_CLKXß Tviol_RIn_CLKX…òß Tviol_CE2In_CLKXß Tviol_CE2NegIn_CLKX…ôß Tviol_CE1NegIn_CLKXß Tviol_ADVIn_CLKX…öß Tviol_CKENIn_CLKXß Tviol_BWAN_CLKX…õß Tviol_BWBN_CLKXß Tviol_BWCN_CLKX…úß Tviol_BWDN_CLK …üGß	 Violation¨0…†Hß InstancePath!ß partID!≠   ": simulation may be"!…°≠&   " inaccurate due to timing violations"…¢Iß SeverityMode …§*B …™Bß rising_edgeß CLKInWß CKENIn¨0J…´G_ß Is_Xß BWDNIn…¨Hß InstancePath!ß partID!≠   ": Unusable value for BWDN"…≠Iß SeverityMode …ÆG_ß Is_Xß BWCNIn…ØHß InstancePath!ß partID!≠   ": Unusable value for BWCN"…∞Iß SeverityMode …±G_ß Is_Xß BWBNIn…≤Hß InstancePath!ß partID!≠   ": Unusable value for BWBN"…≥Iß SeverityMode …¥G_ß Is_Xß BWANIn…µHß InstancePath!ß partID!≠   ": Unusable value for BWAN"…∂Iß SeverityMode …∑G_ß Is_Xß RIn…∏Hß InstancePath!ß partID!≠   ": Unusable value for R"…πIß SeverityMode …∫G_ß Is_Xß ADVIn…ªHß InstancePath!ß partID!≠   ": Unusable value for ADV"…ºIß SeverityMode …ΩG_ß Is_Xß CE2In…æHß InstancePath!ß partID!≠   ": Unusable value for CE2"…øIß SeverityMode …¿G_ß Is_Xß CE1NegIn…¡Hß InstancePath!ß partID!≠   ": Unusable value for CE1Neg"…¬Iß SeverityMode …√G_ß Is_Xß CE2NegIn…ƒHß InstancePath!ß partID!≠   ": Unusable value for CE2Neg"…≈Iß SeverityMode …»Bß ADVIn¨0Wß CE1NegIn¨1Xß CE2NegIn¨1X……ß CE2In¨0J… ß commandß ds …ÀKß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1W…Ãß ADVIn¨0J…ÕBß RIn¨1J…Œß commandß read …œL…–ß commandß write …—*B …“Kß ADVIn¨1Wß CE1NegIn¨0Wß CE2NegIn¨0W…”ß CE2In¨1J…‘ß commandß burst …’L…÷Gß false…◊Hß InstancePath!ß partID!≠   ": Could not decode "…ÿ!≠
   "command."…ŸIß SeverityMode …⁄*B …‹ß wr3ß wr2 …›ß wr2ß wr1 …ﬁß wr1ß false …‡Bß wr3J…·Bß BWA2¨0J…‚Bß	 Violation¨XJ…„ß MemDataAß MemAddr1Ø    …‰L…Âß MemDataAß MemAddr1ß to_natß DatAIn …Ê*B …Á*B …ËBß BWB2¨0J…ÈBß	 Violation¨XJ…Íß MemDataBß MemAddr1Ø    …ÎL…Ïß MemDataBß MemAddr1ß to_natß DatBIn …Ì*B …Ó*B …ÔBß BWC2¨0J…Bß	 Violation¨XJ…Òß MemDataCß MemAddr1Ø    …ÚL…Ûß MemDataCß MemAddr1ß to_natß DatCIn …Ù*B …ı*B …ˆBß BWD2¨0J…˜Bß	 Violation¨XJ…¯ß MemDataDß MemAddr1Ø    …˘L…˙ß MemDataDß MemAddr1ß to_natß DatDIn …˚*B …¸*B …˝*B  ˝  ß MemAddr1ß MemAddr …ß OBuf2ß OBuf1 …Nß state(…Pß desel…Nß command(…Pß ds…ß OBuf10¨Z …	Pß read…
ß stateß begin_rd …ß MemAddrß to_natß	 AddressIn …ß	 startaddrß MemAddr …ß memstartß to_natß	 AddressInØ   bØ     …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X … L…!ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …"*B …#Bß MemDataDß MemAddrØ   J…$ß OBuf1Ø#   bØ   0¨U …%Kß MemDataDß MemAddrØ   J…&ß OBuf1Ø#   bØ   0¨X …'L…(ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …)*B …*Pß write…+ß stateß begin_wr …,ß MemAddrß to_natß	 AddressIn …-ß	 startaddrß MemAddr ….ß memstartß to_natß	 AddressInØ   bØ     …/ß OBuf10¨Z …0ß BWA1ß BWANIn …1ß BWB1ß BWBNIn …2ß BWC1ß BWCNIn …3ß BWD1ß BWDNIn …4ß wr1ß TRUE …5Pß burst…6ß OBuf10¨Z …7*N …9Pß begin_rd…:ß	 Burst_CntØ     …;Nß command(…<Pß ds…=ß stateß desel …>ß OBuf10¨Z …?Pß read…@ß stateß begin_rd …Aß MemAddrß to_natß	 AddressIn …Bß	 startaddrß MemAddr …Cß memstartß to_natß	 AddressInØ   bØ     …DBß MemDataAß MemAddrØ   J…Eß OBuf1Ø   bØ    0¨U …FKß MemDataAß MemAddrØ   J…Gß OBuf1Ø   bØ    0¨X …HL…Iß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …J*B …KBß MemDataBß MemAddrØ   J…Lß OBuf1Ø   bØ	   0¨U …MKß MemDataBß MemAddrØ   J…Nß OBuf1Ø   bØ	   0¨X …OL…Pß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Q*B …RBß MemDataCß MemAddrØ   J…Sß OBuf1Ø   bØ   0¨U …TKß MemDataCß MemAddrØ   J…Uß OBuf1Ø   bØ   0¨X …VL…Wß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …X*B …YBß MemDataDß MemAddrØ   J…Zß OBuf1Ø#   bØ   0¨U …[Kß MemDataDß MemAddrØ   J…\ß OBuf1Ø#   bØ   0¨X …]L…^ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …_*B …`Pß write…aß stateß begin_wr …bß MemAddrß to_natß	 AddressIn …cß	 startaddrß MemAddr …dß memstartß to_natß	 AddressInØ   bØ     …eß OBuf10¨Z …fß BWA1ß BWANIn …gß BWB1ß BWBNIn …hß BWC1ß BWCNIn …iß BWD1ß BWDNIn …jß wr1ß TRUE …kPß burst…lß stateß burst_rd …mß	 Burst_Cntß	 Burst_CntØ    …nBß	 Burst_CntØ   J…oß	 Burst_CntØ     …p*B …qß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …rß MemAddrß	 startaddrß offset …sBß MemDataAß MemAddrØ   J…tß OBuf1Ø   bØ    0¨U …uKß MemDataAß MemAddrØ   J…vß OBuf1Ø   bØ    0¨X …wL…xß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …y*B …zBß MemDataBß MemAddrØ   J…{ß OBuf1Ø   bØ	   0¨U …|Kß MemDataBß MemAddrØ   J…}ß OBuf1Ø   bØ	   0¨X …~L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Ä*B …ÅBß MemDataCß MemAddrØ   J…Çß OBuf1Ø   bØ   0¨U …ÉKß MemDataCß MemAddrØ   J…Ñß OBuf1Ø   bØ   0¨X …ÖL…Üß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …á*B …àBß MemDataDß MemAddrØ   J…âß OBuf1Ø#   bØ   0¨U …äKß MemDataDß MemAddrØ   J…ãß OBuf1Ø#   bØ   0¨X …åL…çß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …é*B …è*N …ëPß begin_wr…íß BWA2ß BWA1 …ìß BWB2ß BWB1 …îß BWC2ß BWC1 …ïß BWD2ß BWD1 …ñß	 Burst_CntØ     …óNß command(…òPß ds…ôß stateß desel …öß OBuf10¨Z …õPß read…úß stateß begin_rd …ùß MemAddrß to_natß	 AddressIn …ûß	 startaddrß MemAddr …üß memstartß to_natß	 AddressInØ   bØ     …†Bß MemDataAß MemAddrØ   J…°ß OBuf1Ø   bØ    0¨U …¢Kß MemDataAß MemAddrØ   J…£ß OBuf1Ø   bØ    0¨X …§L…•ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …¶*B …ßBß MemDataBß MemAddrØ   J…®ß OBuf1Ø   bØ	   0¨U …©Kß MemDataBß MemAddrØ   J…™ß OBuf1Ø   bØ	   0¨X …´L…¨ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …≠*B …ÆBß MemDataCß MemAddrØ   J…Øß OBuf1Ø   bØ   0¨U …∞Kß MemDataCß MemAddrØ   J…±ß OBuf1Ø   bØ   0¨X …≤L…≥ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …¥*B …µBß MemDataDß MemAddrØ   J…∂ß OBuf1Ø#   bØ   0¨U …∑Kß MemDataDß MemAddrØ   J…∏ß OBuf1Ø#   bØ   0¨X …πL…∫ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …ª*B …ºPß write…Ωß stateß begin_wr …æß MemAddrß to_natß	 AddressIn …øß	 startaddrß MemAddr …¿ß OBuf10¨Z …¡ß BWA1ß BWANIn …¬ß BWB1ß BWBNIn …√ß BWC1ß BWCNIn …ƒß BWD1ß BWDNIn …≈ß wr1ß TRUE …∆Pß burst…«ß stateß burst_wr …»ß	 Burst_Cntß	 Burst_CntØ    ……Bß	 Burst_CntØ   J… ß	 Burst_CntØ     …À*B …Ãß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …Õß MemAddrß	 startaddrß offset …Œß BWA1ß BWANIn …œß BWB1ß BWBNIn …–ß BWC1ß BWCNIn …—ß BWD1ß BWDNIn …“ß wr1ß TRUE …”*N …’Pß burst_rd…÷Nß command(…◊Pß ds…ÿß stateß desel …Ÿß OBuf10¨Z …⁄Pß read…€ß stateß begin_rd …‹ß MemAddrß to_natß	 AddressIn …›ß	 startaddrß MemAddr …ﬁß memstartß to_natß	 AddressInØ   bØ     …ﬂBß MemDataAß MemAddrØ   J…‡ß OBuf1Ø   bØ    0¨U …·Kß MemDataAß MemAddrØ   J…‚ß OBuf1Ø   bØ    0¨X …„L…‰ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …Â*B …ÊBß MemDataBß MemAddrØ   J…Áß OBuf1Ø   bØ	   0¨U …ËKß MemDataBß MemAddrØ   J…Èß OBuf1Ø   bØ	   0¨X …ÍL…Îß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Ï*B …ÌBß MemDataCß MemAddrØ   J…Óß OBuf1Ø   bØ   0¨U …ÔKß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X …ÒL…Úß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …Û*B …ÙBß MemDataDß MemAddrØ   J…ıß OBuf1Ø#   bØ   0¨U …ˆKß MemDataDß MemAddrØ   J…˜ß OBuf1Ø#   bØ   0¨X …¯L…˘ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …˙*B …˚Pß write…¸ß stateß begin_wr …˝ß MemAddrß to_natß	 AddressIn …˛ß	 startaddrß MemAddr  ¸  ß memstartß to_natß	 AddressInØ   bØ     …ß OBuf10¨Z …ß BWA1ß BWANIn …ß BWB1ß BWBNIn …ß BWC1ß BWCNIn …ß BWD1ß BWDNIn …ß wr1ß TRUE …Pß burst…ß	 Burst_Cntß	 Burst_CntØ    …	Bß	 Burst_CntØ   J…
ß	 Burst_CntØ     …*B …ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …ß MemAddrß	 startaddrß offset …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X … L…!ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …"*B …#Bß MemDataDß MemAddrØ   J…$ß OBuf1Ø#   bØ   0¨U …%Kß MemDataDß MemAddrØ   J…&ß OBuf1Ø#   bØ   0¨X …'L…(ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …)*B …**N …,Pß burst_wr…-Nß command(….Pß ds…/ß stateß desel …0ß OBuf10¨Z …1Pß read…2ß stateß begin_rd …3ß MemAddrß to_natß	 AddressIn …4ß	 startaddrß MemAddr …5ß memstartß to_natß	 AddressInØ   bØ     …6Bß MemDataAß MemAddrØ   J…7ß OBuf1Ø   bØ    0¨U …8Kß MemDataAß MemAddrØ   J…9ß OBuf1Ø   bØ    0¨X …:L…;ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …<*B …=Bß MemDataBß MemAddrØ   J…>ß OBuf1Ø   bØ	   0¨U …?Kß MemDataBß MemAddrØ   J…@ß OBuf1Ø   bØ	   0¨X …AL…Bß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …C*B …DBß MemDataCß MemAddrØ   J…Eß OBuf1Ø   bØ   0¨U …FKß MemDataCß MemAddrØ   J…Gß OBuf1Ø   bØ   0¨X …HL…Iß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …J*B …KBß MemDataDß MemAddrØ   J…Lß OBuf1Ø#   bØ   0¨U …MKß MemDataDß MemAddrØ   J…Nß OBuf1Ø#   bØ   0¨X …OL…Pß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Q*B …RPß write…Sß stateß begin_wr …Tß MemAddrß to_natß	 AddressIn …Uß	 startaddrß MemAddr …Vß memstartß to_natß	 AddressInØ   bØ     …Wß OBuf10¨Z …Xß BWA1ß BWANIn …Yß BWB1ß BWBNIn …Zß BWC1ß BWCNIn …[ß BWD1ß BWDNIn …\ß wr1ß TRUE …]Pß burst…^ß	 Burst_Cntß	 Burst_CntØ    …_Bß	 Burst_CntØ   J…`ß	 Burst_CntØ     …a*B …bß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …cß MemAddrß	 startaddrß offset …dß BWA1ß BWANIn …eß BWB1ß BWBNIn …fß BWC1ß BWCNIn …gß BWD1ß BWDNIn …hß wr1ß TRUE …i*N …k*N …mBß OENegIn¨0J…nß D_zd0¨Zß OBuf2}Ø   ß ns …o*B …q*B …sBß OENegIn¨1J…tß D_zd0¨Z …uL…vß D_zdß OBuf2 …w*B …y*; …~ß
 DataOutBlk/ß iuØ#   bØ    A…ß DataOut_Delay;ß D_zdß i…Äsß D_GlitchDataß VitalGlitchDataArrayTypeØ   bØ     …Å)…Çß VitalPathDelay01Z…Éß	 OutSignalß DataOutß i…Ñß OutSignalName≠   "Data"…Öß OutTempß D_zdß i…Üß Modeß VitalTransport…áß
 GlitchDataß D_GlitchDataß i…àß Paths…âØ   ß InputChangeTimeß CLKInß
 LAST_EVENT…äß	 PathDelayß tpd_CLK_DQA0…ãß PathConditionß OENegIn¨0…åØ   ß InputChangeTimeß OENegInß
 LAST_EVENT…çß	 PathDelayß tpd_OENeg_DQA0…éß PathConditionß TRUE…è…ê …í*; …ì*A …ï*9 …ó*ß rtl ™
V 000072 60 7 1463086588290 ./src/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000044 52 6458          1463086588652 rtl
50______
58
RTL
4
14
std
.
.
1
1
18
top
1
18
13 ~ ~ 0 0
47
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 1 0
50
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
51
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 3 0
52
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 4 0
53
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 5 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 6 0
60
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 7 0
63
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 8 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 15 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 16 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 17 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
17
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 16 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 17 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 24 0
63
2
67
0
1
13 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 25 1
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 26 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 27 0
64
3
67
0
1
13 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
65
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 30 0
65
4
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 31 0
66
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 32 0
67
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 33 3
68
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 34 0
68
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 35 0
68
7
67
0
1
13 ~ ~ 33 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 36 4
72
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 37 0
72
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 38 0
72
8
68
0
1
13 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 39 5
73
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 40 0
73
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 41 0
73
9
69
0
1
13 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 42 0
74
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 43 0
75
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 44 6
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 45 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 46 0
76
12
68
0
1
13 ~ ~ 44 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
clkm
1
3
13 ~ ~ 47 0
80
13
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 49 0
84
0
1
TOP_T
1
114
1
top
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000058 60 1165 1463086588649 ./src/main.vhd*main|21+RTL
Ver. 1.01
     …*8ß RTL.ß main(…/iß top…1+…2ß FLOWTHROUGHß integerØ     …3ß ASIZEß integerØ    …4ß DSIZEß integerØ    …5ß BWSIZEß integerØ   …6 …8,…:ß clkuß	 std_logic …<ß RESET_Nuß	 std_logic …?ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …@ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …Aß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Bß RD_WR_Nuß	 std_logic …Cß ADDR_ADV_LD_Nuß	 std_logic …Dß DMuß std_logic_vectorß BWSIZEØ   bØ     …Hß SAvß std_logic_vectorß ASIZEØ   bØ     …Iß DQwß std_logic_vectorß DSIZEØ   bØ     …Jß RW_Nvß	 std_logic …Kß ADV_LD_Nvß	 std_logic …Lß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …M …N*i …Ppß clkmß	 std_logic …R)…Sß clkmß clk …Tß TOP_Tß top…U+6…Vß FLOWTHROUGHß FLOWTHROUGH…Wß ASIZEß ASIZE…Xß DSIZEß DSIZE…Yß BWSIZEß BWSIZE…Z…[,6…\ß clkß clkm…]ß RESET_Nß RESET_N…`ß ADDRß ADDR…aß DATA_INß DATA_IN…bß DATA_OUTß DATA_OUT…cß RD_WR_Nß RD_WR_N…dß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…eß DMß DM…iß SAß SA…jß DQß DQ…kß RW_Nß RW_N…lß ADV_LD_Nß ADV_LD_N…mß BW_Nß BW_N…n …o* ™
V 000060 60 7 1463086588649 ./src/main.vhd*main|21+RTL__opt
2I 000044 52 2168          1463086588840 rtl
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 3284 1463086588837 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
     …L8ß RTL.ß
 pipe_delay(…Opß	 rw_n_pipeß std_logic_vectorØ   bØ     …Qlß my_array(gØ   bØ    .ß std_logic_vectorß DSIZEØ   bØ     …Spß data_in_pipeß my_array …V)…Xß delay_data_inß data_in_pipeØ   ß FLOWTHROUGH …[;ß	 rw_n_pipeØ    ß	 rw_n_pipeØ   ß	 rw_n_pipeØ   …\)…^ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …_ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …`ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …aß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …bß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …cß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …dß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …eß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …fß
 delay_rw_nß DSIZEØ	   ß	 rw_n_pipeØ   ß FLOWTHROUGH …gß
 delay_rw_nß DSIZEØ
   ß	 rw_n_pipeØ   ß FLOWTHROUGH …hß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …iß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …jß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …kß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …lß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …mß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …nß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …oß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …pß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …qß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …rß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …sß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …tß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …uß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …vß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …wß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …xß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …yß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …zß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …{ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …|ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …}ß
 delay_rw_nß DSIZEØ    ß	 rw_n_pipeØ   ß FLOWTHROUGH …~ß
 delay_rw_nß DSIZEØ!   ß	 rw_n_pipeØ   ß FLOWTHROUGH …ß
 delay_rw_nß DSIZEØ"   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Äß
 delay_rw_nß DSIZEØ#   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Åß
 delay_rw_nß DSIZEØ$   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Ö*; …â;ß clkß reset…ä)…ãBß reset¨1J…åß	 rw_n_pipe0¨0 …çß data_in_pipeØ    0¨0 …éß data_in_pipeØ   0¨0 …èKß rising_edgeß clkJ…êBß clk¨1J…ëß	 rw_n_pipeØ    ß lb_rw_n …íß	 rw_n_pipeØ   bØ   ß	 rw_n_pipeØ   bØ     …îß data_in_pipeØ    ß
 lb_data_in …ïß data_in_pipeØ   ß data_in_pipeØ     …ñ*B …ó*B …ò*; …õ;ß clkß reset…ú)…ùBß reset¨1J…ûß lb_data_out0¨0 …üKß rising_edgeß clkJ…†Bß	 rw_n_pipeØ   ß FLOWTHROUGH¨1J…°ß lb_data_outß ram_data_out …¢*B …£*B …§*; …©*ß RTL ™
V 000072 60 7 1463086588837 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2I 000044 52 38            1463086589042 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 425 1463086589024 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
     …N8ß RTL.ß
 pipe_stage(…P)…T;ß clkß reset…U)…VBß reset¨1J…Wß addr_reg0¨0 …Xß data_in_reg0¨0 …Yß data_out_reg0¨0 …Zß rd_wr_n_reg¨0 …[ß addr_adv_ld_n_reg¨0 …\ß dm_reg0¨0 …]*B …^Bß clk¨1J…_ß addr_regß addr …`ß data_in_regß data_in …aß data_out_regß data_out …bß rd_wr_n_regß rd_wr_n …cß addr_adv_ld_n_regß addr_adv_ld_n …dß dm_regß dm …e*B …g*; …j*ß RTL ™
V 000072 60 7 1463086589024 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000044 52 8625          1463086589260 syn
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1463086589257 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
     …58ß SYN.ß pll1(…7pß	 sub_wire0ß STD_LOGIC_VECTORØ   bØ     …8pß	 sub_wire1ß	 STD_LOGIC …9pß	 sub_wire2ß	 STD_LOGIC …:pß sub_wire3_bvß
 BIT_VECTORØ    bØ     …;pß	 sub_wire3ß STD_LOGIC_VECTORØ    bØ     …<pß	 sub_wire4ß STD_LOGIC_VECTORØ   bØ     …=pß sub_wire5_bvß
 BIT_VECTORØ    bØ     …>pß	 sub_wire5ß STD_LOGIC_VECTORØ    bØ     …?pß	 sub_wire6ß	 STD_LOGIC …@pß	 sub_wire7ß STD_LOGIC_VECTORØ   bØ     …Apß	 sub_wire8ß STD_LOGIC_VECTORØ   bØ     …Eiß altpll…F+…Gß bandwidth_typeß STRING …Hß clk0_duty_cycleß NATURAL …Iß lpm_typeß STRING …Jß clk0_multiply_byß NATURAL …Kß lock_lowß NATURAL …Lß invalid_lock_multiplierß NATURAL …Mß inclk0_input_frequencyß NATURAL …Nß gate_lock_signalß STRING …Oß clk0_divide_byß NATURAL …Pß pll_typeß STRING …Qß valid_lock_multiplierß NATURAL …Rß clk0_time_delayß STRING …Sß spread_frequencyß NATURAL …Tß intended_device_familyß STRING …Uß operation_modeß STRING …Vß	 lock_highß NATURAL …Wß compensate_clockß STRING …Xß clk0_phase_shiftß STRING…Y …Z,…[ß clkenauß STD_LOGIC_VECTORØ   bØ     …\ß inclkuß STD_LOGIC_VECTORØ   bØ     …]ß	 extclkenauß STD_LOGIC_VECTORØ   bØ     …^ß lockedvß	 STD_LOGIC …_ß clkvß STD_LOGIC_VECTORØ   bØ    …` …a*i …c)…dß sub_wire3_bvØ    bØ    ≠   "0" …eß	 sub_wire3ß To_stdlogicvectorß sub_wire3_bv …fß sub_wire5_bvØ    bØ    ≠   "0" …gß	 sub_wire5_ß To_stdlogicvectorß sub_wire5_bv …hß	 sub_wire1ß	 sub_wire0Ø     …iß c0ß	 sub_wire1 …jß lockedß	 sub_wire2 …kß	 sub_wire4ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire5Ø    bØ     …lß	 sub_wire6ß inclk0 …mß	 sub_wire7ß	 sub_wire3Ø    bØ    !ß	 sub_wire6 …nß	 sub_wire8ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ     …pß altpll_componentß altpll…q+6…rß bandwidth_type≠   "AUTO"…sß clk0_duty_cycleØ2   …tß lpm_type≠   "altpll"…uß clk0_multiply_byØ   …vß lock_lowØ   …wß invalid_lock_multiplierØ   …xß inclk0_input_frequencyØ_v  …yß gate_lock_signal≠   "NO"…zß clk0_divide_byØ   …{ß pll_type≠
   "ENHANCED"…|ß valid_lock_multiplierØ   …}ß clk0_time_delay≠   "0"…~ß spread_frequencyØ    …ß intended_device_family≠	   "Stratix"…Äß operation_mode≠   "NORMAL"…Åß	 lock_highØ   …Çß compensate_clock≠   "CLK0"…Éß clk0_phase_shift≠   "300"…Ñ…Ö,6…Üß clkenaß	 sub_wire4…áß inclkß	 sub_wire7…àß	 extclkenaß	 sub_wire8…âß clkß	 sub_wire0…äß lockedß	 sub_wire2…ã …è*ß SYN ™
V 000060 60 7 1463086589257 ./src/PLL1.vhd*pll1|21+SYN__opt
2I 000044 52 23113         1463086589416 rtl
189_____
58
RTL
4
20
std
.
.
1
1
18
PLL1
1
18
13 ~ ~ 0 0
51
0
1
29
inclk0
16385
29
13 ~ ~ 1 0
54
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c0
16385
29
13 ~ ~ 2 0
56
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 3 0
57
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 4 0
61
1
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 5 0
64
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 6 0
65
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 7 0
66
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 8 0
67
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 9 0
72
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 10 0
73
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 11 0
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 12 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 19 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 20 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 21 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
21
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 20 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 21 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 28 0
76
2
67
0
1
13 ~ ~ 11 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 29 1
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 30 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 31 0
77
3
67
0
1
13 ~ ~ 29 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 32 2
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 33 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 34 0
78
4
68
0
1
13 ~ ~ 32 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 35 0
79
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 36 0
80
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 37 3
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 38 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 39 0
81
7
67
0
1
13 ~ ~ 37 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 40 4
85
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 41 0
85
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 42 0
85
8
68
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
86
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
86
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 45 0
86
9
69
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 46 0
87
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 47 0
88
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 48 6
89
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 49 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 49 0
89
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 50 0
89
12
68
0
1
13 ~ ~ 48 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
18
idt71v3556
1
18
13 ~ ~ 51 0
93
2
1
30
tipd_A0
16385
30
13 ~ ~ 52 0
95
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 53 0
96
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 54 0
97
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 55 0
98
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 56 0
99
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 57 0
100
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 58 0
101
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 59 0
102
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 60 0
103
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 61 0
104
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 62 0
105
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 63 0
106
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 64 0
107
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 65 0
108
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 66 0
109
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 67 0
110
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A16
16385
30
13 ~ ~ 68 0
111
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 69 0
112
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 70 0
113
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 71 0
114
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 72 0
115
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 73 0
116
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 74 0
117
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 75 0
118
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 76 0
119
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA8
16385
30
13 ~ ~ 77 0
120
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 78 0
121
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 79 0
122
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 80 0
123
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 81 0
124
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 82 0
125
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 83 0
126
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 84 0
127
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 85 0
128
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB8
16385
30
13 ~ ~ 86 0
129
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 87 0
130
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 88 0
131
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 89 0
132
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 90 0
133
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 91 0
134
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 92 0
135
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 93 0
136
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 94 0
137
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC8
16385
30
13 ~ ~ 95 0
138
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 96 0
139
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 97 0
140
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 98 0
141
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 99 0
142
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 100 0
143
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 101 0
144
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 102 0
145
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 103 0
146
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD8
16385
30
13 ~ ~ 104 0
147
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
29
A0
16385
29
13 ~ ~ 105 0
167
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 106 0
168
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 107 0
169
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 108 0
170
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 109 0
171
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 110 0
172
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 111 0
173
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 112 0
174
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 113 0
175
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 114 0
176
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 115 0
177
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 116 0
178
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 117 0
179
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 118 0
180
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 119 0
181
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 120 0
182
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A16
16385
29
13 ~ ~ 121 0
183
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 122 0
184
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 123 0
185
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 124 0
186
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 125 0
187
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 126 0
188
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 127 0
189
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 128 0
190
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 129 0
191
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA8
16385
29
13 ~ ~ 130 0
192
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 131 0
193
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 132 0
194
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 133 0
195
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 134 0
196
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 135 0
197
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 136 0
198
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 137 0
199
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 138 0
200
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB8
16385
29
13 ~ ~ 139 0
201
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 140 0
202
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 141 0
203
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 142 0
204
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 143 0
205
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 144 0
206
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 145 0
207
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 146 0
208
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 147 0
209
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC8
16385
29
13 ~ ~ 148 0
210
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 149 0
211
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 150 0
212
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 151 0
213
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 152 0
214
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 153 0
215
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 154 0
216
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 155 0
217
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 156 0
218
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD8
16385
29
13 ~ ~ 157 0
219
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 158 0
220
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 159 0
221
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 160 0
222
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 161 0
223
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 162 0
224
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 163 0
225
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 164 0
226
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 165 0
227
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 166 0
228
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 167 0
229
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
clk
16385
29
13 ~ ~ 168 0
230
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 169 0
231
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 170 0
232
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
53
66
1
3
PLL_clk
1
3
13 ~ ~ 171 0
237
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 172 1
237
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1318
513
5
13 ~ ~ 173 7
238
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 174 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1317
521
5
13 ~ ~ 174 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 175 2
238
15
1
13 ~ ~ 173 7
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 37 8
0
0
0
1
3
clkzbt
1
3
13 ~ ~ 176 3
239
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
adv_ld_n_m
1
3
13 ~ ~ 177 4
240
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 178 5
241
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1320
513
5
13 ~ ~ 179 8
242
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 180 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1319
521
5
13 ~ ~ 180 0
242
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 181 6
242
19
1
13 ~ ~ 179 8
0
15 ieee std_logic_1164 5 3
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 186 0
248
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 187 0
254
1
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 4 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 188 0
281
2
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 51 0
0
0
0
0
1
0
0
V 000056 60 7772 1463086589413 ./src/top.vhd*top|21+RTL
Ver. 1.01
     ….8ß RTL.ß top(…3iß PLL1…5,…6ß inclk0uß	 std_logic …8ß c0vß	 std_logic …9ß lockedvß	 std_logic…: …;*i …=iß zbt_ctrl_top…?+…@ß FLOWTHROUGHß integerØ     …Aß ASIZEß integerØ    …Bß DSIZEß integerØ$    …Cß BWSIZEß integerØ   …D …F,…Hß clkuß	 std_logic …Iß RESET_Nuß	 std_logic …Lß ADDRuß std_logic_vectorß ASIZEØ   bØ     …Mß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …Nß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Oß RD_WR_Nuß	 std_logic …Pß ADDR_ADV_LD_Nuß	 std_logic …Qß DMuß std_logic_vectorß BWSIZEØ   bØ     …Uß SAvß std_logic_vectorß ASIZEØ   bØ     …Vß DQwß std_logic_vectorß DSIZEØ   bØ     …Wß RW_Nvß	 std_logic …Xß ADV_LD_Nvß	 std_logic …Yß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …Z …[*i …]iß
 idt71v3556…^+…_ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …aß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …bß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …cß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …dß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …eß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …fß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …gß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …hß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …iß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …jß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …kß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …lß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …mß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …nß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …oß tipd_A16ß VitalDelayType01ß VitalZeroDelay01 …pß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …qß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …rß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …sß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …tß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …uß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …vß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …wß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …xß	 tipd_DQA8ß VitalDelayType01ß VitalZeroDelay01 …yß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …zß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …{ß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …|ß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …}ß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …~ß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …ß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …Äß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …Åß	 tipd_DQB8ß VitalDelayType01ß VitalZeroDelay01 …Çß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Éß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …Ñß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …Öß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …Üß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …áß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …àß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …âß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …äß	 tipd_DQC8ß VitalDelayType01ß VitalZeroDelay01 …ãß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …åß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …çß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …éß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …èß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …êß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …ëß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …íß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …ìß	 tipd_DQD8ß VitalDelayType01ß VitalZeroDelay01…î …ï,…ßß A0uß	 std_logic¨U …®ß A1uß	 std_logic¨U …©ß A2uß	 std_logic¨U …™ß A3uß	 std_logic¨U …´ß A4uß	 std_logic¨U …¨ß A5uß	 std_logic¨U …≠ß A6uß	 std_logic¨U …Æß A7uß	 std_logic¨U …Øß A8uß	 std_logic¨U …∞ß A9uß	 std_logic¨U …±ß A10uß	 std_logic¨U …≤ß A11uß	 std_logic¨U …≥ß A12uß	 std_logic¨U …¥ß A13uß	 std_logic¨U …µß A14uß	 std_logic¨U …∂ß A15uß	 std_logic¨U …∑ß A16uß	 std_logic¨U …∏ß DQA0wß	 std_logic¨U …πß DQA1wß	 std_logic¨U …∫ß DQA2wß	 std_logic¨U …ªß DQA3wß	 std_logic¨U …ºß DQA4wß	 std_logic¨U …Ωß DQA5wß	 std_logic¨U …æß DQA6wß	 std_logic¨U …øß DQA7wß	 std_logic¨U …¿ß DQA8wß	 std_logic¨U …¡ß DQB0wß	 std_logic¨U …¬ß DQB1wß	 std_logic¨U …√ß DQB2wß	 std_logic¨U …ƒß DQB3wß	 std_logic¨U …≈ß DQB4wß	 std_logic¨U …∆ß DQB5wß	 std_logic¨U …«ß DQB6wß	 std_logic¨U …»ß DQB7wß	 std_logic¨U ……ß DQB8wß	 std_logic¨U … ß DQC0wß	 std_logic¨U …Àß DQC1wß	 std_logic¨U …Ãß DQC2wß	 std_logic¨U …Õß DQC3wß	 std_logic¨U …Œß DQC4wß	 std_logic¨U …œß DQC5wß	 std_logic¨U …–ß DQC6wß	 std_logic¨U …—ß DQC7wß	 std_logic¨U …“ß DQC8wß	 std_logic¨U …”ß DQD0wß	 std_logic¨U …‘ß DQD1wß	 std_logic¨U …’ß DQD2wß	 std_logic¨U …÷ß DQD3wß	 std_logic¨U …◊ß DQD4wß	 std_logic¨U …ÿß DQD5wß	 std_logic¨U …Ÿß DQD6wß	 std_logic¨U …⁄ß DQD7wß	 std_logic¨U …€ß DQD8wß	 std_logic¨U …‹ß ADVuß	 std_logic¨U …›ß Ruß	 std_logic¨U …ﬁß CLKENNeguß	 std_logic¨U …ﬂß BWDNeguß	 std_logic¨U …‡ß BWCNeguß	 std_logic¨U …·ß BWBNeguß	 std_logic¨U …‚ß BWANeguß	 std_logic¨U …„ß CE1Neguß	 std_logic¨U …‰ß CE2Neguß	 std_logic¨U …Âß CE2uß	 std_logic¨U …Êß clkuß	 std_logic¨U …Áß LBONeguß	 std_logic¨1 …Ëß OENeguß	 std_logic¨U…Í …Î*i …Ìpß PLL_clkß lockedß	 std_logic …Ópß satß std_logic_vectorß ASIZEØ   bØ    ß SA …Ôpß clkzbtß	 std_logic …pß
 adv_ld_n_mß	 std_logic …Òpß rw_n_mß	 std_logic …Úpß bw_n_mß std_logic_vectorß BWSIZEØ   bØ     …Û)…Ùß BW_Nß bw_n_m …ıß RW_Nß rw_n_m …ˆß ADV_LD_Nß
 adv_ld_n_m …˜ß satß ADDR …¯ß	 PLL1_instß PLL1,6…˘ß inclk0ß clk…˙ß lockedß locked…˚ß c0ß PLL_clk…¸ …˛ß zbt_ctrl_top_inst1ß zbt_ctrl_top ˇ   +6…ß FLOWTHROUGHß FLOWTHROUGH…ß ASIZEß ASIZE…ß DSIZEß DSIZE…ß BWSIZEß BWSIZE……,6…ß clkß PLL_clk…ß RESET_Nß RESET_N…ß ADDRß ADDR…ß DATA_INß DATA_IN…ß DATA_OUTß DATA_OUT…ß RD_WR_Nß RD_WR_N…ß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…ß DMß DM…ß SAß SA…ß DQß DQ…ß RW_Nß RW_N…ß ADV_LD_Nß ADV_LD_N…ß BW_Nß BW_N… …ß idt71v3556pß
 idt71v3556…,6…'ß A0ß satØ    …(ß A1ß satØ   …)ß A2ß satØ   …*ß A3ß satØ   …+ß A4ß satØ   …,ß A5ß satØ   …-ß A6ß satØ   ….ß A7ß satØ   …/ß A8ß satØ   …0ß A9ß satØ	   …1ß A10ß satØ
   …2ß A11ß satØ   …3ß A12ß satØ   …4ß A13ß satØ   …5ß A14ß satØ   …6ß A15ß satØ   …7ß A16ß satØ   …8ß DQA0ß DQØ    …9ß DQA1ß DQØ   …:ß DQA2ß DQØ   …;ß DQA3ß DQØ   …<ß DQA4ß DQØ   …=ß DQA5ß DQØ   …>ß DQA6ß DQØ   …?ß DQA7ß DQØ   …@ß DQA8ß DQØ   …Aß DQB0ß DQØ	   …Bß DQB1ß DQØ
   …Cß DQB2ß DQØ   …Dß DQB3ß DQØ   …Eß DQB4ß DQØ   …Fß DQB5ß DQØ   …Gß DQB6ß DQØ   …Hß DQB7ß DQØ   …Iß DQB8ß DQØ   …Jß DQC0ß DQØ   …Kß DQC1ß DQØ   …Lß DQC2ß DQØ   …Mß DQC3ß DQØ   …Nß DQC4ß DQØ   …Oß DQC5ß DQØ   …Pß DQC6ß DQØ   …Qß DQC7ß DQØ   …Rß DQC8ß DQØ   …Sß DQD0ß DQØ   …Tß DQD1ß DQØ   …Uß DQD2ß DQØ   …Vß DQD3ß DQØ   …Wß DQD4ß DQØ   …Xß DQD5ß DQØ    …Yß DQD6ß DQØ!   …Zß DQD7ß DQØ"   …[ß DQD8ß DQØ#   …\ß ADVß
 adv_ld_n_m…]ß Rß rw_n_m…_ß BWDNegß bw_n_mØ   …`ß BWCNegß bw_n_mØ   …aß BWBNegß bw_n_mØ   …bß BWANegß bw_n_mØ    …fß clkß clk…m …o* ™
V 000058 60 7 1463086589413 ./src/top.vhd*top|21+RTL__opt
2I 000044 52 21585         1463086589614 rtl
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1463086589611 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
     …S8ß RTL.ß zbt_ctrl_top(…biß
 pipe_stage…d+…eß DSIZEß integerØ$    …fß ASIZEß integerØ    …gß BWSIZEß integerØ   …h …j,…kß clkuß	 std_logic …nß resetuß	 std_logic …pß addruß std_logic_vectorß ASIZEØ   bØ     …qß data_inuß std_logic_vectorß DSIZEØ   bØ     …rß data_outuß std_logic_vectorß DSIZEØ   bØ     …sß rd_wr_nuß	 std_logic …tß addr_adv_ld_nuß	 std_logic …uß dmuß std_logic_vectorß BWSIZEØ   bØ     …wß addr_regvß std_logic_vectorß ASIZEØ   bØ     …xß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …yß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …zß rd_wr_n_regvß	 std_logic …{ß addr_adv_ld_n_regvß	 std_logic …|ß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …} …~*i …Åiß addr_ctrl_out…É+…Ñß ASIZEß integerØ    …Öß BWSIZEß integerØ   …Ü …à,…âß clkuß	 std_logic …åß resetuß	 std_logic …éß lb_addruß std_logic_vectorß ASIZEØ   bØ     …èß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …êß lb_rw_nuß	 std_logic …ëß ram_rw_nvß	 std_logic …íß lb_adv_ld_nuß	 std_logic …ìß ram_adv_ld_nvß	 std_logic …îß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …ïß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …ñ …ó*i …öiß
 pipe_delay…ú+…ùß FLOWTHROUGHß integerØ     …ûß DSIZEß integerØ    …üß BWSIZEß integerØ   …† …¢,…£ß clkuß	 std_logic …¶ß resetuß	 std_logic …®ß lb_rw_nuß	 std_logic …©ß
 delay_rw_nvß std_logic_vectorß DSIZEØ   bØ     …´ß
 lb_data_inuß std_logic_vectorß DSIZEØ   bØ     …¨ß delay_data_invß std_logic_vectorß DSIZEØ   bØ     …Æß lb_data_outvß std_logic_vectorß DSIZEØ   bØ     …Øß ram_data_outuß std_logic_vectorß DSIZEØ   bØ    …∞ …±*i …¥iß
 data_inout…∂+…∑ß DSIZEß integerØ    …∏ß BWSIZEß integerØ   …π …ª,…ºß clkuß	 std_logic …øß resetuß	 std_logic …¡ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …¬ß data_inuß std_logic_vectorß DSIZEØ   bØ     …√ß dqwß std_logic_vectorß DSIZEØ   bØ     …ƒß	 read_datavß std_logic_vectorß DSIZEØ   bØ    …≈ …∆*i …Àpß reset_tß	 std_logic …Ãpß clktß	 std_logic …Õpß
 delay_rw_nß std_logic_vectorß DSIZEØ   bØ     …Œpß delay_data_inß	 read_dataß std_logic_vectorß DSIZEØ   bØ     …–pß data_in_regß lb_data_outß std_logic_vectorß DSIZEØ   bØ     …—pß addr_regß std_logic_vectorß ASIZEØ   bØ     …“pß dm_regß std_logic_vectorß BWSIZEØ   bØ     …”pß rd_wr_n_regß addr_adv_ld_n_regß	 std_logic …÷)…Ÿß reset_t_ß RESET_N …⁄ß clktß clk …Ïß pipe_stage1ß
 pipe_stage…Ì+6…Óß ASIZEß ASIZE…Ôß DSIZEß DSIZE…ß BWSIZEß BWSIZE…Ò…Ú,6…Ûß clkß clkt…ˆß resetß reset_t…¯ß addrß addr…˘ß data_inß data_in…˙ß data_outß lb_data_out…˚ß rd_wr_nß rd_wr_n…¸ß addr_adv_ld_nß addr_adv_ld_n…˝ß dmß dm ˇ   ß addr_regß addr_reg…ß data_in_regß data_in_reg…ß data_out_regß data_out…ß rd_wr_n_regß rd_wr_n_reg…ß addr_adv_ld_n_regß addr_adv_ld_n_reg…ß dm_regß dm_reg… …
ß addr_ctrl_out1ß addr_ctrl_out…+6…ß ASIZEß ASIZE…ß BWSIZEß BWSIZE……,6…ß clkß clkt…ß resetß reset_t…ß lb_addrß addr_reg…ß ram_addrß SA…ß lb_rw_nß rd_wr_n_reg…ß ram_rw_nß RW_N…ß lb_adv_ld_nß addr_adv_ld_n_reg…ß ram_adv_ld_nß ADV_LD_N…ß lb_bwß dm_reg…ß ram_bw_nß BW_N… …!ß pipe_delay1ß
 pipe_delay…"+6…#ß FLOWTHROUGHß FLOWTHROUGH…$ß DSIZEß DSIZE…%ß BWSIZEß BWSIZE…&…',6…(ß clkß clkt…+ß resetß reset_t…-ß lb_rw_nß rd_wr_n_reg….ß
 delay_rw_nß
 delay_rw_n…0ß
 lb_data_inß data_in_reg…1ß delay_data_inß delay_data_in…3ß lb_data_outß lb_data_out…4ß ram_data_outß	 read_data…5 …9ß data_inout1ß
 data_inout…:+6…;ß DSIZEß DSIZE…<ß BWSIZEß BWSIZE…=…>,6…?ß clkß clkt…Bß resetß reset_t…Dß ctrl_in_rw_nß
 delay_rw_n…Eß data_inß delay_data_in…Fß dqß dq…Gß	 read_dataß	 read_data…H …M*ß RTL ™
V 000076 60 7 1463086589611 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2V 000072 60 562 1463086589692 ./compile/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß addr_ctrl_out(…+…ß ASIZEß INTEGERØ    …ß BWSIZEß INTEGERØ   … …,…ß clkuß	 std_logic …ß lb_adv_ld_nuß	 std_logic … ß lb_rw_nuß	 std_logic …!ß resetuß	 std_logic …"ß lb_addruß std_logic_vectorß ASIZEØ   bØ     …#ß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …$ß ram_adv_ld_nvß	 std_logic …%ß ram_rw_nvß	 std_logic …&ß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …'ß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …( …)*ß addr_ctrl_out ™
V 000075 60 7 1463086589692 ./compile/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1463086589754 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
47
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
47
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000079 60 401 1463086589736 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
     …+8ß RTL.ß addr_ctrl_out(…/pß lb_bw_nß std_logic_vectorß BWSIZEØ   bØ     …1)…5;ß clkß reset…6)…7Bß reset¨1J…8ß ram_addr0¨0 …9ß ram_rw_n¨0 …:ß ram_adv_ld_n¨0 …;ß ram_bw_n0¨0 …<Kß rising_edgeß clkJ…=ß ram_addrß lb_addr …>ß ram_rw_nß lb_rw_n …?ß ram_adv_ld_nß lb_adv_ld_n …@ß ram_bw_nß lb_bw_n …A*B …B*; …Eß lb_bw_n_ß lb_bw …G*ß RTL ™
V 000082 60 7 1463086589736 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1463086589693 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P lb_adv_ld_n _in std_logic
P lb_rw_n _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_adv_ld_n _out std_logic
P ram_rw_n _out std_logic
P ram_addr _out std_logic_vector[ASIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 993 1463086589693 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1463086589693
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 68 1 . 26
BWSIZE 1 30 145 1 . 27
clk 2 29 221 1 . 30
lb_adv_ld_n 3 29 311 1 . 31
lb_rw_n 4 29 401 1 . 32
reset 5 29 491 1 . 33
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 580 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 860 1 . 34
"-" 11 10 1114 0 . 0
~ANONYMOUS 12 24 1183 0 . 0
~ANONYMOUS 13 24 1236 0 . 0
lb_addr 23 29 1291 1 . 34
~std_logic_vector{{BWSIZE-1}~downto~0}~12 24 5 1365 1 . 35
~NATURAL~range~{BWSIZE-1}~downto~0~12 25 5 1647 1 . 35
lb_bw 26 29 1902 1 . 35
ram_adv_ld_n 27 29 1978 1 . 36
ram_rw_n 28 29 2069 1 . 37
~std_logic_vector{{ASIZE-1}~downto~0}~122 29 5 2159 1 . 38
~NATURAL~range~{ASIZE-1}~downto~0~121 30 5 2441 1 . 38
ram_addr 31 29 2696 1 . 38
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2771 1 . 39
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3053 1 . 39
ram_bw_n 34 29 3308 1 . 39
#SPECIFICATION 
#END
I 000033 54 3381 0 addr_ctrl_out
12
1
12
00000024
1
./compile/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 4
4
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 27 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
68
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 438 1463086589825 ./compile/data_inout.vhd*data_inout
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß
 data_inout(…+…ß BWSIZEß INTEGERØ    …ß DSIZEß INTEGERØ$   … …,…ß clkuß	 std_logic …ß resetuß	 std_logic … ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …!ß data_inuß std_logic_vectorß DSIZEØ   bØ     …"ß	 read_datavß std_logic_vectorß DSIZEØ   bØ     …#ß dqwß std_logic_vectorß DSIZEØ   bØ    …$ …%*ß
 data_inout ™
V 000069 60 7 1463086589825 ./compile/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1463086589859 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
43
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
43
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
44
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000074 60 2598 1463086589856 ./compile/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
     …'8ß RTL.ß
 data_inout(…+pß	 tri_r_n_wß std_logic_vectorß DSIZEØ   bØ     …,pß
 write_dataß std_logic_vectorß DSIZEØ   bØ     ….)…2;ß clkß reset…3)…4Bß reset¨1J…5ß	 tri_r_n_w0¨0 …6ß
 write_data0¨0 …7*B …8Bß clk¨1J…9ß	 tri_r_n_w_ß ctrl_in_rw_n …:ß
 write_dataß data_in …;*B …<*; …?ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …@ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Bß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Cß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Dß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Eß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Fß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Gß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Hß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Iß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Jß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Kß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Lß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Mß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Nß dqØ!   ß
 write_dataØ!   Pß	 tri_r_n_wØ!   ¨1L¨Z …Oß dqØ"   ß
 write_dataØ"   Pß	 tri_r_n_wØ"   ¨1L¨Z …Pß dqØ#   ß
 write_dataØ#   Pß	 tri_r_n_wØ#   ¨1L¨Z …Qß	 read_dataß dq …Rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Sß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Tß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Uß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Vß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Wß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Xß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Yß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Zß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …[ß dqØ	   ß
 write_dataØ	   Pß	 tri_r_n_wØ	   ¨1L¨Z …\ß dqØ
   ß
 write_dataØ
   Pß	 tri_r_n_wØ
   ¨1L¨Z …]ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …^ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …_ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …`ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …bß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …cß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …e*ß RTL ™
V 000076 60 7 1463086589856 ./compile/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1463086589826 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1463086589826 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1463086589826
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
BWSIZE 0 30 65 1 . 26
DSIZE 1 30 141 1 . 27
clk 2 29 218 1 . 30
reset 3 29 308 1 . 31
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 397 1 . 32
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 676 1 . 32
"-" 9 10 929 0 . 0
~ANONYMOUS 10 24 997 0 . 0
~ANONYMOUS 11 24 1050 0 . 0
ctrl_in_rw_n 21 29 1105 1 . 32
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1179 1 . 33
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1460 1 . 33
data_in 24 29 1714 1 . 33
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1789 1 . 34
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2070 1 . 34
read_data 27 29 2324 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2399 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2680 1 . 35
dq 30 29 2934 1 . 35
#SPECIFICATION 
#END
I 000030 54 3007 0 data_inout
12
1
12
00000024
1
./compile/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
68
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
69
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000067 60 6949 1463086589969 ./compile/idt71v3556.vhd*idt71v3556
Ver. 1.01
     …&ß zaz …'ß zaz	ß	 gen_utils	1 …'ß zaz	ß conversions	1 …&ß ieee …'ß ieee	ß std_logic_1164	1 …'ß ieee	ß vital_timing	1 …'ß ieee	ß vital_primitives	1 …'ß zaz	ß conversions	1 …2ß
 idt71v3556(…+… ß InstancePathß STRINGß DefaultInstancePath …!ß MsgOnß BOOLEANß DefaultMsgOn …"ß SeverityModeß SEVERITY_LEVELß WARNING …#ß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …$ß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …%ß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …&ß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …'ß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …(ß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …)ß thold_R_CLKß VitalDelayTypeß	 UnitDelay …*ß TimingChecksOnß BOOLEANß DefaultTimingChecks …+ß TimingModelß STRINGß DefaultTimingModel …,ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …-ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 ….ß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …/ß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …0ß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …1ß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …2ß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …3ß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …4ß tipd_A16ß VitalDelayType01ß VitalZeroDelay01 …5ß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …6ß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …7ß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …8ß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …9ß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …:ß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …;ß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …<ß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …=ß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …>ß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …?ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …@ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …Aß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …Bß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …Cß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …Dß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …Eß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …Fß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …Gß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …Hß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …Iß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …Jß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …Kß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …Lß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …Mß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …Nß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …Oß	 tipd_DQA8ß VitalDelayType01ß VitalZeroDelay01 …Pß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …Qß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …Rß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …Sß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …Tß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …Uß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …Vß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …Wß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …Xß	 tipd_DQB8ß VitalDelayType01ß VitalZeroDelay01 …Yß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Zß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …[ß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …\ß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …]ß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …^ß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …_ß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …`ß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …aß	 tipd_DQC8ß VitalDelayType01ß VitalZeroDelay01 …bß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …cß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …dß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …eß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …fß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …gß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …hß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …iß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …jß	 tipd_DQD8ß VitalDelayType01ß VitalZeroDelay01 …kß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …lß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …mß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …nß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …oß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …pß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …qß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …rß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …sß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …tß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …uß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …vß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …wß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …xß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …yß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay …zß XOnß BOOLEANß
 DefaultXon…{ …|,…}ß A0uß	 std_logic¨U …~ß A1uß	 std_logic¨U …ß A10uß	 std_logic¨U …Äß A11uß	 std_logic¨U …Åß A12uß	 std_logic¨U …Çß A13uß	 std_logic¨U …Éß A14uß	 std_logic¨U …Ñß A15uß	 std_logic¨U …Öß A16uß	 std_logic¨U …Üß A2uß	 std_logic¨U …áß A3uß	 std_logic¨U …àß A4uß	 std_logic¨U …âß A5uß	 std_logic¨U …äß A6uß	 std_logic¨U …ãß A7uß	 std_logic¨U …åß A8uß	 std_logic¨U …çß A9uß	 std_logic¨U …éß ADVuß	 std_logic¨U …èß BWANeguß	 std_logic¨U …êß BWBNeguß	 std_logic¨U …ëß BWCNeguß	 std_logic¨U …íß BWDNeguß	 std_logic¨U …ìß CE1Neguß	 std_logic¨U …îß CE2uß	 std_logic¨U …ïß CE2Neguß	 std_logic¨U …ñß CLKuß	 std_logic¨U …óß CLKENNeguß	 std_logic¨U …òß LBONeguß	 std_logic¨1 …ôß OENeguß	 std_logic¨U …öß Ruß	 std_logic¨U …õß DQA0wß	 std_logic¨U …úß DQA1wß	 std_logic¨U …ùß DQA2wß	 std_logic¨U …ûß DQA3wß	 std_logic¨U …üß DQA4wß	 std_logic¨U …†ß DQA5wß	 std_logic¨U …°ß DQA6wß	 std_logic¨U …¢ß DQA7wß	 std_logic¨U …£ß DQA8wß	 std_logic¨U …§ß DQB0wß	 std_logic¨U …•ß DQB1wß	 std_logic¨U …¶ß DQB2wß	 std_logic¨U …ßß DQB3wß	 std_logic¨U …®ß DQB4wß	 std_logic¨U …©ß DQB5wß	 std_logic¨U …™ß DQB6wß	 std_logic¨U …´ß DQB7wß	 std_logic¨U …¨ß DQB8wß	 std_logic¨U …≠ß DQC0wß	 std_logic¨U …Æß DQC1wß	 std_logic¨U …Øß DQC2wß	 std_logic¨U …∞ß DQC3wß	 std_logic¨U …±ß DQC4wß	 std_logic¨U …≤ß DQC5wß	 std_logic¨U …≥ß DQC6wß	 std_logic¨U …¥ß DQC7wß	 std_logic¨U …µß DQC8wß	 std_logic¨U …∂ß DQD0wß	 std_logic¨U …∑ß DQD1wß	 std_logic¨U …∏ß DQD2wß	 std_logic¨U …πß DQD3wß	 std_logic¨U …∫ß DQD4wß	 std_logic¨U …ªß DQD5wß	 std_logic¨U …ºß DQD6wß	 std_logic¨U …Ωß DQD7wß	 std_logic¨U …æß DQD8wß	 std_logic¨U…ø …¡dß VITAL_LEVEL0.ß
 idt71v35562(ß TRUE …√*ß
 idt71v3556 ™
V 000069 60 7 1463086589969 ./compile/idt71v3556.vhd*idt71v3556__opt
2I 000042 11 6216 1463086589970 idt71v3556
E idt71v3556 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.vital_timing;ieee.std_logic_1164;
G InstancePath STRING = DefaultInstancePath
G MsgOn BOOLEAN = DefaultMsgOn
G SeverityMode SEVERITY_LEVEL = WARNING
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G TimingModel STRING = DefaultTimingModel
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G XOn BOOLEAN = DefaultXon
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P ADV _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CLK _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
P R _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
X idt71v3556
I 000042 11 4822 1463086589970 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1463086589970
160
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
~STRING~12 0 5 66 1 . 32
InstancePath 1 30 179 1 . 32
MsgOn 2 30 281 1 . 33
SeverityMode 3 30 372 1 . 34
thold_A0_CLK 4 30 449 1 . 35
thold_ADV_CLK 5 30 564 1 . 36
thold_BWANeg_CLK 6 30 679 1 . 37
thold_CE2_CLK 7 30 794 1 . 38
thold_CLKENNeg_CLK 8 30 909 1 . 39
thold_DQA0_CLK 9 30 1024 1 . 40
thold_R_CLK 10 30 1139 1 . 41
TimingChecksOn 11 30 1255 1 . 42
~STRING~121 12 5 1347 1 . 43
TimingModel 13 30 1461 1 . 43
tipd_A0 14 30 1567 1 . 44
tipd_A1 15 30 1672 1 . 45
tipd_A10 16 30 1777 1 . 46
tipd_A11 17 30 1882 1 . 47
tipd_A12 18 30 1987 1 . 48
tipd_A13 19 30 2092 1 . 49
tipd_A14 20 30 2197 1 . 50
tipd_A15 21 30 2302 1 . 51
tipd_A16 22 30 2407 1 . 52
tipd_A2 23 30 2512 1 . 53
tipd_A3 24 30 2617 1 . 54
tipd_A4 25 30 2722 1 . 55
tipd_A5 26 30 2827 1 . 56
tipd_A6 27 30 2932 1 . 57
tipd_A7 28 30 3037 1 . 58
tipd_A8 29 30 3142 1 . 59
tipd_A9 30 30 3247 1 . 60
tipd_ADV 31 30 3352 1 . 61
tipd_BWANeg 32 30 3457 1 . 62
tipd_BWBNeg 33 30 3562 1 . 63
tipd_BWCNeg 34 30 3667 1 . 64
tipd_BWDNeg 35 30 3772 1 . 65
tipd_CE1Neg 36 30 3877 1 . 66
tipd_CE2 37 30 3982 1 . 67
tipd_CE2Neg 38 30 4087 1 . 68
tipd_CLK 39 30 4192 1 . 69
tipd_CLKENNeg 40 30 4297 1 . 70
tipd_DQA0 41 30 4402 1 . 71
tipd_DQA1 42 30 4507 1 . 72
tipd_DQA2 43 30 4612 1 . 73
tipd_DQA3 44 30 4717 1 . 74
tipd_DQA4 45 30 4822 1 . 75
tipd_DQA5 46 30 4927 1 . 76
tipd_DQA6 47 30 5032 1 . 77
tipd_DQA7 48 30 5137 1 . 78
tipd_DQA8 49 30 5242 1 . 79
tipd_DQB0 50 30 5347 1 . 80
tipd_DQB1 51 30 5452 1 . 81
tipd_DQB2 52 30 5557 1 . 82
tipd_DQB3 53 30 5662 1 . 83
tipd_DQB4 54 30 5767 1 . 84
tipd_DQB5 55 30 5872 1 . 85
tipd_DQB6 56 30 5977 1 . 86
tipd_DQB7 57 30 6082 1 . 87
tipd_DQB8 58 30 6187 1 . 88
tipd_DQC0 59 30 6292 1 . 89
tipd_DQC1 60 30 6397 1 . 90
tipd_DQC2 61 30 6502 1 . 91
tipd_DQC3 62 30 6607 1 . 92
tipd_DQC4 63 30 6712 1 . 93
tipd_DQC5 64 30 6817 1 . 94
tipd_DQC6 65 30 6922 1 . 95
tipd_DQC7 66 30 7027 1 . 96
tipd_DQC8 67 30 7132 1 . 97
tipd_DQD0 68 30 7237 1 . 98
tipd_DQD1 69 30 7342 1 . 99
tipd_DQD2 70 30 7447 1 . 100
tipd_DQD3 71 30 7552 1 . 101
tipd_DQD4 72 30 7657 1 . 102
tipd_DQD5 73 30 7762 1 . 103
tipd_DQD6 74 30 7867 1 . 104
tipd_DQD7 75 30 7972 1 . 105
tipd_DQD8 76 30 8077 1 . 106
tipd_LBONeg 77 30 8182 1 . 107
tipd_OENeg 78 30 8287 1 . 108
tipd_R 79 30 8392 1 . 109
tpd_CLK_DQA0 80 30 8497 1 . 110
tpd_OENeg_DQA0 81 30 8594 1 . 111
tperiod_CLK_posedge 82 30 8691 1 . 112
tpw_CLK_negedge 83 30 8809 1 . 113
tpw_CLK_posedge 84 30 8927 1 . 114
tsetup_A0_CLK 85 30 9045 1 . 115
tsetup_ADV_CLK 86 30 9163 1 . 116
tsetup_BWANeg_CLK 87 30 9281 1 . 117
tsetup_CE2_CLK 88 30 9399 1 . 118
tsetup_CLKENNeg_CLK 89 30 9517 1 . 119
tsetup_DQA0_CLK 90 30 9635 1 . 120
tsetup_R_CLK 91 30 9753 1 . 121
XOn 92 30 9871 1 . 122
A0 93 29 9964 1 . 125
A1 94 29 10073 1 . 126
A10 95 29 10182 1 . 127
A11 96 29 10291 1 . 128
A12 97 29 10400 1 . 129
A13 98 29 10509 1 . 130
A14 99 29 10618 1 . 131
A15 100 29 10727 1 . 132
A16 101 29 10837 1 . 133
A2 102 29 10947 1 . 134
A3 103 29 11057 1 . 135
A4 104 29 11169 1 . 136
A5 105 29 11281 1 . 137
A6 106 29 11393 1 . 138
A7 107 29 11505 1 . 139
A8 108 29 11617 1 . 140
A9 109 29 11729 1 . 141
ADV 110 29 11841 1 . 142
BWANeg 111 29 11953 1 . 143
BWBNeg 112 29 12065 1 . 144
BWCNeg 113 29 12177 1 . 145
BWDNeg 114 29 12289 1 . 146
CE1Neg 115 29 12401 1 . 147
CE2 116 29 12513 1 . 148
CE2Neg 117 29 12625 1 . 149
CLK 118 29 12737 1 . 150
CLKENNeg 119 29 12849 1 . 151
LBONeg 120 29 12961 1 . 152
OENeg 121 29 13073 1 . 153
R 122 29 13185 1 . 154
DQA0 123 29 13297 1 . 155
DQA1 124 29 13409 1 . 156
DQA2 125 29 13521 1 . 157
DQA3 126 29 13633 1 . 158
DQA4 127 29 13745 1 . 159
DQA5 128 29 13857 1 . 160
DQA6 129 29 13969 1 . 161
DQA7 130 29 14081 1 . 162
DQA8 131 29 14193 1 . 163
DQB0 132 29 14305 1 . 164
DQB1 133 29 14417 1 . 165
DQB2 134 29 14529 1 . 166
DQB3 135 29 14641 1 . 167
DQB4 136 29 14753 1 . 168
DQB5 137 29 14865 1 . 169
DQB6 138 29 14977 1 . 170
DQB7 139 29 15089 1 . 171
DQB8 140 29 15201 1 . 172
DQC0 141 29 15313 1 . 173
DQC1 142 29 15425 1 . 174
DQC2 143 29 15537 1 . 175
DQC3 144 29 15649 1 . 176
DQC4 145 29 15761 1 . 177
DQC5 146 29 15873 1 . 178
DQC6 147 29 15985 1 . 179
DQC7 148 29 16097 1 . 180
DQC8 149 29 16209 1 . 181
DQD0 150 29 16321 1 . 182
DQD1 151 29 16433 1 . 183
DQD2 152 29 16545 1 . 184
DQD3 153 29 16657 1 . 185
DQD4 154 29 16769 1 . 186
DQD5 155 29 16881 1 . 187
DQD6 156 29 16993 1 . 188
DQD7 157 29 17105 1 . 189
DQD8 158 29 17217 1 . 190
VITAL_LEVEL0 159 11 17329 1 . 193
#SPECIFICATION 
159
#END
I 000031 54 17453 0 idt71v3556
12
1
12
00000030
1
./compile/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 1 0
0
1
12 ~ ~ 0 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 2 1
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 3 2
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
30
1
30
12 ~ ~ 4 3
3
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 5 4
4
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 6 5
5
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 7 6
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 8 7
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 9 8
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 10 9
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 11 10
10
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
5
513
5
12 ~ ~ 12 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 13 11
11
1
12 ~ ~ 12 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
30
1
30
12 ~ ~ 14 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 67 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 68 66
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 69 67
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 70 68
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 71 69
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 72 70
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 73 71
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 74 72
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 75 73
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 76 74
74
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 77 75
75
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 78 76
76
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 79 77
77
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 80 78
78
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 81 79
79
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 82 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 83 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 84 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 85 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 86 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 87 85
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 88 86
86
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 89 87
87
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 90 88
88
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 91 89
89
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 92 90
90
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
V 000066 60 574 1463086590045 ./compile/pipe_delay.vhd*pipe_delay
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß
 pipe_delay(…+…ß BWSIZEß INTEGERØ    …ß DSIZEß INTEGERØ$    …ß FLOWTHROUGHß INTEGERØ    … …,…ß clkuß	 std_logic … ß lb_rw_nuß	 std_logic …!ß resetuß	 std_logic …"ß
 lb_data_inuß std_logic_vectorß DSIZEØ   bØ     …#ß ram_data_outuß std_logic_vectorß DSIZEØ   bØ     …$ß delay_data_invß std_logic_vectorß DSIZEØ   bØ     …%ß
 delay_rw_nvß std_logic_vectorß DSIZEØ   bØ     …&ß lb_data_outvß std_logic_vectorß DSIZEØ   bØ    …' …(*ß
 pipe_delay ™
V 000069 60 7 1463086590045 ./compile/pipe_delay.vhd*pipe_delay__opt
2I 000041 11 447 1463086590046 pipe_delay
E pipe_delay VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P clk _in std_logic
P lb_rw_n _in std_logic
P reset _in std_logic
P lb_data_in _in std_logic_vector[DSIZE-1:0]
P ram_data_out _in std_logic_vector[DSIZE-1:0]
P delay_data_in _out std_logic_vector[DSIZE-1:0]
P delay_rw_n _out std_logic_vector[DSIZE-1:0]
P lb_data_out _out std_logic_vector[DSIZE-1:0]
X pipe_delay
I 000042 11 1092 1463086590046 pipe_delay
#VLB_VERSION 59
#INFO
pipe_delay
E 1463086590046
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
BWSIZE 0 30 65 1 . 26
DSIZE 1 30 141 1 . 27
FLOWTHROUGH 2 30 218 1 . 28
clk 3 29 294 1 . 31
lb_rw_n 4 29 384 1 . 32
reset 5 29 474 1 . 33
~std_logic_vector{{DSIZE-1}~downto~0}~12 6 5 563 1 . 34
~NATURAL~range~{DSIZE-1}~downto~0~12 7 5 843 1 . 34
"-" 11 10 1097 0 . 0
~ANONYMOUS 12 24 1166 0 . 0
~ANONYMOUS 13 24 1219 0 . 0
lb_data_in 23 29 1274 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~122 24 5 1348 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~121 25 5 1630 1 . 35
ram_data_out 26 29 1885 1 . 35
~std_logic_vector{{DSIZE-1}~downto~0}~124 27 5 1960 1 . 36
~NATURAL~range~{DSIZE-1}~downto~0~123 28 5 2242 1 . 36
delay_data_in 29 29 2497 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~126 30 5 2572 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~125 31 5 2854 1 . 37
delay_rw_n 32 29 3109 1 . 37
~std_logic_vector{{DSIZE-1}~downto~0}~128 33 5 3184 1 . 38
~NATURAL~range~{DSIZE-1}~downto~0~127 34 5 3466 1 . 38
lb_data_out 35 29 3721 1 . 38
#SPECIFICATION 
#END
I 000030 54 3794 0 pipe_delay
12
1
12
00000024
1
./compile/pipe_delay.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 3
3
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 4
4
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 5
5
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 30 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 31 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 31 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 32 6
6
68
0
1
12 ~ ~ 30 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 33 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 34 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 35 7
7
68
0
1
12 ~ ~ 33 4
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 820 1463086590091 ./compile/pipe_stage.vhd*pipe_stage
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß
 pipe_stage(…+…ß ASIZEß INTEGERØ$    …ß BWSIZEß INTEGERØ    …ß DSIZEß INTEGERØ   … …,…ß addr_adv_ld_nuß	 std_logic … ß clkuß	 std_logic …!ß rd_wr_nuß	 std_logic …"ß resetuß	 std_logic …#ß addruß std_logic_vectorß ASIZEØ   bØ     …$ß data_inuß std_logic_vectorß DSIZEØ   bØ     …%ß data_outuß std_logic_vectorß DSIZEØ   bØ     …&ß dmuß std_logic_vectorß BWSIZEØ   bØ     …'ß addr_adv_ld_n_regvß	 std_logic …(ß rd_wr_n_regvß	 std_logic …)ß addr_regvß std_logic_vectorß ASIZEØ   bØ     …*ß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …+ß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …,ß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …- ….*ß
 pipe_stage ™
V 000069 60 7 1463086590091 ./compile/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1463086590124 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000073 60 425 1463086590121 ./compile/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
     …08ß RTL.ß
 pipe_stage(…2)…6;ß clkß reset…7)…8Bß reset¨1J…9ß addr_reg0¨0 …:ß data_in_reg0¨0 …;ß data_out_reg0¨0 …<ß rd_wr_n_reg¨0 …=ß addr_adv_ld_n_reg¨0 …>ß dm_reg0¨0 …?*B …@Bß clk¨1J…Aß addr_regß addr …Bß data_in_regß data_in …Cß data_out_regß data_out …Dß rd_wr_n_regß rd_wr_n …Eß addr_adv_ld_n_regß addr_adv_ld_n …Fß dm_regß dm …G*B …H*; …J*ß RTL ™
V 000076 60 7 1463086590121 ./compile/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1463086590092 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 17
P addr_adv_ld_n _in std_logic
P clk _in std_logic
P rd_wr_n _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_adv_ld_n_reg _out std_logic
P rd_wr_n_reg _out std_logic
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1596 1463086590092 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1463086590092
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 65 1 . 26
BWSIZE 1 30 142 1 . 27
DSIZE 2 30 218 1 . 28
addr_adv_ld_n 3 29 295 1 . 31
clk 4 29 385 1 . 32
rd_wr_n 5 29 475 1 . 33
reset 6 29 565 1 . 34
~std_logic_vector{{ASIZE-1}~downto~0}~12 7 5 654 1 . 35
~NATURAL~range~{ASIZE-1}~downto~0~12 8 5 934 1 . 35
"-" 12 10 1188 0 . 0
~ANONYMOUS 13 24 1257 0 . 0
~ANONYMOUS 14 24 1310 0 . 0
addr 24 29 1365 1 . 35
~std_logic_vector{{DSIZE-1}~downto~0}~12 25 5 1439 1 . 36
~NATURAL~range~{DSIZE-1}~downto~0~12 26 5 1721 1 . 36
data_in 27 29 1976 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~122 28 5 2051 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~121 29 5 2333 1 . 37
data_out 30 29 2588 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2663 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2945 1 . 38
dm 33 29 3200 1 . 38
addr_adv_ld_n_reg 34 29 3276 1 . 39
rd_wr_n_reg 35 29 3367 1 . 40
~std_logic_vector{{ASIZE-1}~downto~0}~124 36 5 3457 1 . 41
~NATURAL~range~{ASIZE-1}~downto~0~123 37 5 3739 1 . 41
addr_reg 38 29 3994 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~126 39 5 4071 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~125 40 5 4353 1 . 42
data_in_reg 41 29 4608 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~128 42 5 4685 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~127 43 5 4967 1 . 43
data_out_reg 44 29 5222 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5299 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5581 1 . 44
dm_reg 47 29 5836 1 . 44
#SPECIFICATION 
#END
I 000030 54 5911 0 pipe_stage
12
1
12
00000024
1
./compile/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 12 0
0
54
0
2
0
0
14
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 24 4
4
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 5
5
67
0
1
12 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
12 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 34 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 36 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 37 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 38 10
10
68
0
1
12 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 39 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 40 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 41 11
11
68
0
1
12 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 42 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 43 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 43 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
12 ~ ~ 42 6
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
I 000044 52 56191         1463086590305 syn
517_____
58
SYN
0
14
std
.
.
1
1
18
altpll
1
18
13 ~ ~ 0 0
41
0
1
30
bandwidth
16385
30
13 ~ ~ 1 0
43
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13
-15871
5
13 ~ ~ 2 0
44
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 3 0
44
1
1
13 ~ ~ 2 0
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
30
c0_high
16385
30
13 ~ ~ 4 0
45
2
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_initial
16385
30
13 ~ ~ 5 0
46
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_low
16385
30
13 ~ ~ 6 0
47
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~131
-15871
5
13 ~ ~ 7 1
48
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c0_mode
16385
30
13 ~ ~ 8 0
48
5
1
13 ~ ~ 7 1
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c0_ph
16385
30
13 ~ ~ 9 0
49
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c0_test_source
16385
30
13 ~ ~ 10 0
50
7
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
c1_high
16385
30
13 ~ ~ 11 0
51
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_initial
16385
30
13 ~ ~ 12 0
52
9
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_low
16385
30
13 ~ ~ 13 0
53
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~132
-15871
5
13 ~ ~ 14 2
54
2
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_mode
16385
30
13 ~ ~ 15 0
54
11
1
13 ~ ~ 14 2
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c1_ph
16385
30
13 ~ ~ 16 0
55
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c1_test_source
16385
30
13 ~ ~ 17 0
56
13
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~133
-15871
5
13 ~ ~ 18 3
57
3
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_use_casc_in
16385
30
13 ~ ~ 19 0
57
14
1
13 ~ ~ 18 3
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c2_high
16385
30
13 ~ ~ 20 0
58
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_initial
16385
30
13 ~ ~ 21 0
59
16
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_low
16385
30
13 ~ ~ 22 0
60
17
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~134
-15871
5
13 ~ ~ 23 4
61
4
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_mode
16385
30
13 ~ ~ 24 0
61
18
1
13 ~ ~ 23 4
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c2_ph
16385
30
13 ~ ~ 25 0
62
19
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c2_test_source
16385
30
13 ~ ~ 26 0
63
20
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~135
-15871
5
13 ~ ~ 27 5
64
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_use_casc_in
16385
30
13 ~ ~ 28 0
64
21
1
13 ~ ~ 27 5
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c3_high
16385
30
13 ~ ~ 29 0
65
22
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_initial
16385
30
13 ~ ~ 30 0
66
23
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_low
16385
30
13 ~ ~ 31 0
67
24
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~136
-15871
5
13 ~ ~ 32 6
68
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_mode
16385
30
13 ~ ~ 33 0
68
25
1
13 ~ ~ 32 6
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c3_ph
16385
30
13 ~ ~ 34 0
69
26
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c3_test_source
16385
30
13 ~ ~ 35 0
70
27
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~137
-15871
5
13 ~ ~ 36 7
71
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_use_casc_in
16385
30
13 ~ ~ 37 0
71
28
1
13 ~ ~ 36 7
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c4_high
16385
30
13 ~ ~ 38 0
72
29
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_initial
16385
30
13 ~ ~ 39 0
73
30
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_low
16385
30
13 ~ ~ 40 0
74
31
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~138
-15871
5
13 ~ ~ 41 8
75
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_mode
16385
30
13 ~ ~ 42 0
75
32
1
13 ~ ~ 41 8
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c4_ph
16385
30
13 ~ ~ 43 0
76
33
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c4_test_source
16385
30
13 ~ ~ 44 0
77
34
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 45 9
78
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_use_casc_in
16385
30
13 ~ ~ 46 0
78
35
1
13 ~ ~ 45 9
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c5_high
16385
30
13 ~ ~ 47 0
79
36
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_initial
16385
30
13 ~ ~ 48 0
80
37
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_low
16385
30
13 ~ ~ 49 0
81
38
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1310
-15871
5
13 ~ ~ 50 10
82
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_mode
16385
30
13 ~ ~ 51 0
82
39
1
13 ~ ~ 50 10
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c5_ph
16385
30
13 ~ ~ 52 0
83
40
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c5_test_source
16385
30
13 ~ ~ 53 0
84
41
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1311
-15871
5
13 ~ ~ 54 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_use_casc_in
16385
30
13 ~ ~ 55 0
85
42
1
13 ~ ~ 54 11
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
charge_pump_current
16385
30
13 ~ ~ 56 0
86
43
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
2
0
0
0
0
0
1
5
~STRING~1312
-15871
5
13 ~ ~ 57 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_counter
16385
30
13 ~ ~ 58 0
87
44
1
13 ~ ~ 57 12
0
15 STD STANDARD 90 10
3
1
145
1
"g0"
0
0
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 59 0
88
45
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 60 0
89
46
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 61 0
90
47
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_output_frequency
16385
30
13 ~ ~ 62 0
91
48
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1313
-15871
5
13 ~ ~ 63 13
92
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 64 0
92
49
1
13 ~ ~ 63 13
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1314
-15871
5
13 ~ ~ 65 14
93
14
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 66 0
93
50
1
13 ~ ~ 65 14
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1315
-15871
5
13 ~ ~ 67 15
94
15
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_counter
16385
30
13 ~ ~ 68 0
94
51
1
13 ~ ~ 67 15
0
15 STD STANDARD 90 10
3
1
145
1
"g1"
0
0
0
1
30
clk1_divide_by
16385
30
13 ~ ~ 69 0
95
52
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_duty_cycle
16385
30
13 ~ ~ 70 0
96
53
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk1_multiply_by
16385
30
13 ~ ~ 71 0
97
54
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_output_frequency
16385
30
13 ~ ~ 72 0
98
55
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1316
-15871
5
13 ~ ~ 73 16
99
16
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_phase_shift
16385
30
13 ~ ~ 74 0
99
56
1
13 ~ ~ 73 16
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1317
-15871
5
13 ~ ~ 75 17
100
17
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_time_delay
16385
30
13 ~ ~ 76 0
100
57
1
13 ~ ~ 75 17
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1318
-15871
5
13 ~ ~ 77 18
101
18
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_counter
16385
30
13 ~ ~ 78 0
101
58
1
13 ~ ~ 77 18
0
15 STD STANDARD 90 10
3
1
145
1
"g2"
0
0
0
1
30
clk2_divide_by
16385
30
13 ~ ~ 79 0
102
59
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_duty_cycle
16385
30
13 ~ ~ 80 0
103
60
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk2_multiply_by
16385
30
13 ~ ~ 81 0
104
61
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_output_frequency
16385
30
13 ~ ~ 82 0
105
62
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1319
-15871
5
13 ~ ~ 83 19
106
19
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_phase_shift
16385
30
13 ~ ~ 84 0
106
63
1
13 ~ ~ 83 19
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1320
-15871
5
13 ~ ~ 85 20
107
20
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_time_delay
16385
30
13 ~ ~ 86 0
107
64
1
13 ~ ~ 85 20
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1321
-15871
5
13 ~ ~ 87 21
108
21
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_counter
16385
30
13 ~ ~ 88 0
108
65
1
13 ~ ~ 87 21
0
15 STD STANDARD 90 10
3
1
145
1
"g3"
0
0
0
1
30
clk3_divide_by
16385
30
13 ~ ~ 89 0
109
66
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk3_duty_cycle
16385
30
13 ~ ~ 90 0
110
67
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk3_multiply_by
16385
30
13 ~ ~ 91 0
111
68
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1322
-15871
5
13 ~ ~ 92 22
112
22
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_phase_shift
16385
30
13 ~ ~ 93 0
112
69
1
13 ~ ~ 92 22
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1323
-15871
5
13 ~ ~ 94 23
113
23
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_time_delay
16385
30
13 ~ ~ 95 0
113
70
1
13 ~ ~ 94 23
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1324
-15871
5
13 ~ ~ 96 24
114
24
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_counter
16385
30
13 ~ ~ 97 0
114
71
1
13 ~ ~ 96 24
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
30
clk4_divide_by
16385
30
13 ~ ~ 98 0
115
72
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk4_duty_cycle
16385
30
13 ~ ~ 99 0
116
73
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk4_multiply_by
16385
30
13 ~ ~ 100 0
117
74
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1325
-15871
5
13 ~ ~ 101 25
118
25
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_phase_shift
16385
30
13 ~ ~ 102 0
118
75
1
13 ~ ~ 101 25
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1326
-15871
5
13 ~ ~ 103 26
119
26
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_time_delay
16385
30
13 ~ ~ 104 0
119
76
1
13 ~ ~ 103 26
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1327
-15871
5
13 ~ ~ 105 27
120
27
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_counter
16385
30
13 ~ ~ 106 0
120
77
1
13 ~ ~ 105 27
0
15 STD STANDARD 90 10
3
1
145
1
"l1"
0
0
0
1
30
clk5_divide_by
16385
30
13 ~ ~ 107 0
121
78
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk5_duty_cycle
16385
30
13 ~ ~ 108 0
122
79
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk5_multiply_by
16385
30
13 ~ ~ 109 0
123
80
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1328
-15871
5
13 ~ ~ 110 28
124
28
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_phase_shift
16385
30
13 ~ ~ 111 0
124
81
1
13 ~ ~ 110 28
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1329
-15871
5
13 ~ ~ 112 29
125
29
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_time_delay
16385
30
13 ~ ~ 113 0
125
82
1
13 ~ ~ 112 29
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1330
-15871
5
13 ~ ~ 114 30
126
30
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 115 0
126
83
1
13 ~ ~ 114 30
0
15 STD STANDARD 90 10
3
1
145
1
"CLK0"
0
0
0
1
5
~STRING~1331
-15871
5
13 ~ ~ 116 31
127
31
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
down_spread
16385
30
13 ~ ~ 117 0
127
84
1
13 ~ ~ 116 31
0
15 STD STANDARD 90 10
3
1
145
1
"0.0"
0
0
0
1
30
e0_high
16385
30
13 ~ ~ 118 0
128
85
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_initial
16385
30
13 ~ ~ 119 0
129
86
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_low
16385
30
13 ~ ~ 120 0
130
87
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1332
-15871
5
13 ~ ~ 121 32
131
32
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e0_mode
16385
30
13 ~ ~ 122 0
131
88
1
13 ~ ~ 121 32
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e0_ph
16385
30
13 ~ ~ 123 0
132
89
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e0_time_delay
16385
30
13 ~ ~ 124 0
133
90
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_high
16385
30
13 ~ ~ 125 0
134
91
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_initial
16385
30
13 ~ ~ 126 0
135
92
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_low
16385
30
13 ~ ~ 127 0
136
93
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1333
-15871
5
13 ~ ~ 128 33
137
33
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e1_mode
16385
30
13 ~ ~ 129 0
137
94
1
13 ~ ~ 128 33
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e1_ph
16385
30
13 ~ ~ 130 0
138
95
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_time_delay
16385
30
13 ~ ~ 131 0
139
96
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_high
16385
30
13 ~ ~ 132 0
140
97
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_initial
16385
30
13 ~ ~ 133 0
141
98
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_low
16385
30
13 ~ ~ 134 0
142
99
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1334
-15871
5
13 ~ ~ 135 34
143
34
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e2_mode
16385
30
13 ~ ~ 136 0
143
100
1
13 ~ ~ 135 34
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e2_ph
16385
30
13 ~ ~ 137 0
144
101
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_time_delay
16385
30
13 ~ ~ 138 0
145
102
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_high
16385
30
13 ~ ~ 139 0
146
103
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_initial
16385
30
13 ~ ~ 140 0
147
104
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_low
16385
30
13 ~ ~ 141 0
148
105
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1335
-15871
5
13 ~ ~ 142 35
149
35
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e3_mode
16385
30
13 ~ ~ 143 0
149
106
1
13 ~ ~ 142 35
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e3_ph
16385
30
13 ~ ~ 144 0
150
107
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_time_delay
16385
30
13 ~ ~ 145 0
151
108
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1336
-15871
5
13 ~ ~ 146 36
152
36
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable0_counter
16385
30
13 ~ ~ 147 0
152
109
1
13 ~ ~ 146 36
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1337
-15871
5
13 ~ ~ 148 37
153
37
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable1_counter
16385
30
13 ~ ~ 149 0
153
110
1
13 ~ ~ 148 37
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1338
-15871
5
13 ~ ~ 150 38
154
38
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable_switch_over_counter
16385
30
13 ~ ~ 151 0
154
111
1
13 ~ ~ 150 38
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~1339
-15871
5
13 ~ ~ 152 39
155
39
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_counter
16385
30
13 ~ ~ 153 0
155
112
1
13 ~ ~ 152 39
0
15 STD STANDARD 90 10
3
1
145
1
"e0"
0
0
0
1
30
extclk0_divide_by
16385
30
13 ~ ~ 154 0
156
113
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk0_duty_cycle
16385
30
13 ~ ~ 155 0
157
114
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk0_multiply_by
16385
30
13 ~ ~ 156 0
158
115
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1340
-15871
5
13 ~ ~ 157 40
159
40
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_phase_shift
16385
30
13 ~ ~ 158 0
159
116
1
13 ~ ~ 157 40
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1341
-15871
5
13 ~ ~ 159 41
160
41
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_time_delay
16385
30
13 ~ ~ 160 0
160
117
1
13 ~ ~ 159 41
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1342
-15871
5
13 ~ ~ 161 42
161
42
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_counter
16385
30
13 ~ ~ 162 0
161
118
1
13 ~ ~ 161 42
0
15 STD STANDARD 90 10
3
1
145
1
"e1"
0
0
0
1
30
extclk1_divide_by
16385
30
13 ~ ~ 163 0
162
119
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk1_duty_cycle
16385
30
13 ~ ~ 164 0
163
120
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk1_multiply_by
16385
30
13 ~ ~ 165 0
164
121
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1343
-15871
5
13 ~ ~ 166 43
165
43
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_phase_shift
16385
30
13 ~ ~ 167 0
165
122
1
13 ~ ~ 166 43
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1344
-15871
5
13 ~ ~ 168 44
166
44
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_time_delay
16385
30
13 ~ ~ 169 0
166
123
1
13 ~ ~ 168 44
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1345
-15871
5
13 ~ ~ 170 45
167
45
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_counter
16385
30
13 ~ ~ 171 0
167
124
1
13 ~ ~ 170 45
0
15 STD STANDARD 90 10
3
1
145
1
"e2"
0
0
0
1
30
extclk2_divide_by
16385
30
13 ~ ~ 172 0
168
125
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk2_duty_cycle
16385
30
13 ~ ~ 173 0
169
126
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk2_multiply_by
16385
30
13 ~ ~ 174 0
170
127
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1346
-15871
5
13 ~ ~ 175 46
171
46
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_phase_shift
16385
30
13 ~ ~ 176 0
171
128
1
13 ~ ~ 175 46
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1347
-15871
5
13 ~ ~ 177 47
172
47
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_time_delay
16385
30
13 ~ ~ 178 0
172
129
1
13 ~ ~ 177 47
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1348
-15871
5
13 ~ ~ 179 48
173
48
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_counter
16385
30
13 ~ ~ 180 0
173
130
1
13 ~ ~ 179 48
0
15 STD STANDARD 90 10
3
1
145
1
"e3"
0
0
0
1
30
extclk3_divide_by
16385
30
13 ~ ~ 181 0
174
131
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk3_duty_cycle
16385
30
13 ~ ~ 182 0
175
132
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk3_multiply_by
16385
30
13 ~ ~ 183 0
176
133
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1349
-15871
5
13 ~ ~ 184 49
177
49
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_phase_shift
16385
30
13 ~ ~ 185 0
177
134
1
13 ~ ~ 184 49
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1350
-15871
5
13 ~ ~ 186 50
178
50
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_time_delay
16385
30
13 ~ ~ 187 0
178
135
1
13 ~ ~ 186 50
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1351
-15871
5
13 ~ ~ 188 51
179
51
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
feedback_source
16385
30
13 ~ ~ 189 0
179
136
1
13 ~ ~ 188 51
0
15 STD STANDARD 90 10
3
1
145
1
"EXTCLK0"
0
0
0
1
30
g0_high
16385
30
13 ~ ~ 190 0
180
137
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_initial
16385
30
13 ~ ~ 191 0
181
138
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_low
16385
30
13 ~ ~ 192 0
182
139
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1352
-15871
5
13 ~ ~ 193 52
183
52
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g0_mode
16385
30
13 ~ ~ 194 0
183
140
1
13 ~ ~ 193 52
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g0_ph
16385
30
13 ~ ~ 195 0
184
141
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g0_time_delay
16385
30
13 ~ ~ 196 0
185
142
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_high
16385
30
13 ~ ~ 197 0
186
143
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_initial
16385
30
13 ~ ~ 198 0
187
144
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_low
16385
30
13 ~ ~ 199 0
188
145
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1353
-15871
5
13 ~ ~ 200 53
189
53
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g1_mode
16385
30
13 ~ ~ 201 0
189
146
1
13 ~ ~ 200 53
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g1_ph
16385
30
13 ~ ~ 202 0
190
147
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_time_delay
16385
30
13 ~ ~ 203 0
191
148
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_high
16385
30
13 ~ ~ 204 0
192
149
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_initial
16385
30
13 ~ ~ 205 0
193
150
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_low
16385
30
13 ~ ~ 206 0
194
151
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1354
-15871
5
13 ~ ~ 207 54
195
54
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g2_mode
16385
30
13 ~ ~ 208 0
195
152
1
13 ~ ~ 207 54
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g2_ph
16385
30
13 ~ ~ 209 0
196
153
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_time_delay
16385
30
13 ~ ~ 210 0
197
154
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_high
16385
30
13 ~ ~ 211 0
198
155
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_initial
16385
30
13 ~ ~ 212 0
199
156
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_low
16385
30
13 ~ ~ 213 0
200
157
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1355
-15871
5
13 ~ ~ 214 55
201
55
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g3_mode
16385
30
13 ~ ~ 215 0
201
158
1
13 ~ ~ 214 55
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g3_ph
16385
30
13 ~ ~ 216 0
202
159
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_time_delay
16385
30
13 ~ ~ 217 0
203
160
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
gate_lock_counter
16385
30
13 ~ ~ 218 0
204
161
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1356
-15871
5
13 ~ ~ 219 56
205
56
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 220 0
205
162
1
13 ~ ~ 219 56
0
15 STD STANDARD 90 10
3
1
145
1
"NO"
0
0
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 221 0
206
163
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
2
0
1
30
inclk1_input_frequency
16385
30
13 ~ ~ 222 0
207
164
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1357
-15871
5
13 ~ ~ 223 57
208
57
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 224 0
208
165
1
13 ~ ~ 223 57
0
15 STD STANDARD 90 10
3
1
145
1
"Stratix"
0
0
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 225 0
209
166
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
l0_high
16385
30
13 ~ ~ 226 0
210
167
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_initial
16385
30
13 ~ ~ 227 0
211
168
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_low
16385
30
13 ~ ~ 228 0
212
169
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1358
-15871
5
13 ~ ~ 229 58
213
58
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l0_mode
16385
30
13 ~ ~ 230 0
213
170
1
13 ~ ~ 229 58
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l0_ph
16385
30
13 ~ ~ 231 0
214
171
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l0_time_delay
16385
30
13 ~ ~ 232 0
215
172
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_high
16385
30
13 ~ ~ 233 0
216
173
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_initial
16385
30
13 ~ ~ 234 0
217
174
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_low
16385
30
13 ~ ~ 235 0
218
175
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1359
-15871
5
13 ~ ~ 236 59
219
59
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l1_mode
16385
30
13 ~ ~ 237 0
219
176
1
13 ~ ~ 236 59
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l1_ph
16385
30
13 ~ ~ 238 0
220
177
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_time_delay
16385
30
13 ~ ~ 239 0
221
178
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
lock_high
16385
30
13 ~ ~ 240 0
222
179
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
lock_low
16385
30
13 ~ ~ 241 0
223
180
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
loop_filter_c
16385
30
13 ~ ~ 242 0
224
181
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1360
-15871
5
13 ~ ~ 243 60
225
60
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
loop_filter_r
16385
30
13 ~ ~ 244 0
225
182
1
13 ~ ~ 243 60
0
15 STD STANDARD 90 10
3
1
145
1
" 1.000000"
0
0
0
1
5
~STRING~1361
-15871
5
13 ~ ~ 245 61
226
61
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_hint
16385
30
13 ~ ~ 246 0
226
183
1
13 ~ ~ 245 61
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
5
~STRING~1362
-15871
5
13 ~ ~ 247 62
227
62
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 248 0
227
184
1
13 ~ ~ 247 62
0
15 STD STANDARD 90 10
3
1
145
1
"altpll"
0
0
0
1
30
m
16385
30
13 ~ ~ 249 0
228
185
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m2
16385
30
13 ~ ~ 250 0
229
186
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_initial
16385
30
13 ~ ~ 251 0
230
187
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_ph
16385
30
13 ~ ~ 252 0
231
188
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m_test_source
16385
30
13 ~ ~ 253 0
232
189
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
m_time_delay
16385
30
13 ~ ~ 254 0
233
190
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
n
16385
30
13 ~ ~ 255 0
234
191
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n2
16385
30
13 ~ ~ 256 0
235
192
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n_time_delay
16385
30
13 ~ ~ 257 0
236
193
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1363
-15871
5
13 ~ ~ 258 63
237
63
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 259 0
237
194
1
13 ~ ~ 258 63
0
15 STD STANDARD 90 10
3
1
145
1
"NORMAL"
0
0
0
1
30
pfd_max
16385
30
13 ~ ~ 260 0
238
195
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
pfd_min
16385
30
13 ~ ~ 261 0
239
196
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1364
-15871
5
13 ~ ~ 262 64
240
64
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 263 0
240
197
1
13 ~ ~ 262 64
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
5
~STRING~1365
-15871
5
13 ~ ~ 264 65
241
65
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_activeclock
16385
30
13 ~ ~ 265 0
241
198
1
13 ~ ~ 264 65
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1366
-15871
5
13 ~ ~ 266 66
242
66
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_areset
16385
30
13 ~ ~ 267 0
242
199
1
13 ~ ~ 266 66
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1367
-15871
5
13 ~ ~ 268 67
243
67
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk0
16385
30
13 ~ ~ 269 0
243
200
1
13 ~ ~ 268 67
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1368
-15871
5
13 ~ ~ 270 68
244
68
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk1
16385
30
13 ~ ~ 271 0
244
201
1
13 ~ ~ 270 68
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1369
-15871
5
13 ~ ~ 272 69
245
69
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk2
16385
30
13 ~ ~ 273 0
245
202
1
13 ~ ~ 272 69
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1370
-15871
5
13 ~ ~ 274 70
246
70
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk3
16385
30
13 ~ ~ 275 0
246
203
1
13 ~ ~ 274 70
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1371
-15871
5
13 ~ ~ 276 71
247
71
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk4
16385
30
13 ~ ~ 277 0
247
204
1
13 ~ ~ 276 71
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1372
-15871
5
13 ~ ~ 278 72
248
72
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk5
16385
30
13 ~ ~ 279 0
248
205
1
13 ~ ~ 278 72
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1373
-15871
5
13 ~ ~ 280 73
249
73
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad0
16385
30
13 ~ ~ 281 0
249
206
1
13 ~ ~ 280 73
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1374
-15871
5
13 ~ ~ 282 74
250
74
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad1
16385
30
13 ~ ~ 283 0
250
207
1
13 ~ ~ 282 74
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1375
-15871
5
13 ~ ~ 284 75
251
75
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena0
16385
30
13 ~ ~ 285 0
251
208
1
13 ~ ~ 284 75
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1376
-15871
5
13 ~ ~ 286 76
252
76
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena1
16385
30
13 ~ ~ 287 0
252
209
1
13 ~ ~ 286 76
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1377
-15871
5
13 ~ ~ 288 77
253
77
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena2
16385
30
13 ~ ~ 289 0
253
210
1
13 ~ ~ 288 77
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1378
-15871
5
13 ~ ~ 290 78
254
78
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena3
16385
30
13 ~ ~ 291 0
254
211
1
13 ~ ~ 290 78
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1379
-15871
5
13 ~ ~ 292 79
255
79
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena4
16385
30
13 ~ ~ 293 0
255
212
1
13 ~ ~ 292 79
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1380
-15871
5
13 ~ ~ 294 80
256
80
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena5
16385
30
13 ~ ~ 295 0
256
213
1
13 ~ ~ 294 80
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1381
-15871
5
13 ~ ~ 296 81
257
81
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkloss
16385
30
13 ~ ~ 297 0
257
214
1
13 ~ ~ 296 81
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1382
-15871
5
13 ~ ~ 298 82
258
82
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkswitch
16385
30
13 ~ ~ 299 0
258
215
1
13 ~ ~ 298 82
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1383
-15871
5
13 ~ ~ 300 83
259
83
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable0
16385
30
13 ~ ~ 301 0
259
216
1
13 ~ ~ 300 83
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1384
-15871
5
13 ~ ~ 302 84
260
84
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable1
16385
30
13 ~ ~ 303 0
260
217
1
13 ~ ~ 302 84
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1385
-15871
5
13 ~ ~ 304 85
261
85
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk0
16385
30
13 ~ ~ 305 0
261
218
1
13 ~ ~ 304 85
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1386
-15871
5
13 ~ ~ 306 86
262
86
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk1
16385
30
13 ~ ~ 307 0
262
219
1
13 ~ ~ 306 86
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1387
-15871
5
13 ~ ~ 308 87
263
87
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk2
16385
30
13 ~ ~ 309 0
263
220
1
13 ~ ~ 308 87
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1388
-15871
5
13 ~ ~ 310 88
264
88
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk3
16385
30
13 ~ ~ 311 0
264
221
1
13 ~ ~ 310 88
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1389
-15871
5
13 ~ ~ 312 89
265
89
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena0
16385
30
13 ~ ~ 313 0
265
222
1
13 ~ ~ 312 89
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1390
-15871
5
13 ~ ~ 314 90
266
90
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena1
16385
30
13 ~ ~ 315 0
266
223
1
13 ~ ~ 314 90
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1391
-15871
5
13 ~ ~ 316 91
267
91
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena2
16385
30
13 ~ ~ 317 0
267
224
1
13 ~ ~ 316 91
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1392
-15871
5
13 ~ ~ 318 92
268
92
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena3
16385
30
13 ~ ~ 319 0
268
225
1
13 ~ ~ 318 92
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1393
-15871
5
13 ~ ~ 320 93
269
93
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_fbin
16385
30
13 ~ ~ 321 0
269
226
1
13 ~ ~ 320 93
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1394
-15871
5
13 ~ ~ 322 94
270
94
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk0
16385
30
13 ~ ~ 323 0
270
227
1
13 ~ ~ 322 94
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1395
-15871
5
13 ~ ~ 324 95
271
95
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk1
16385
30
13 ~ ~ 325 0
271
228
1
13 ~ ~ 324 95
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1396
-15871
5
13 ~ ~ 326 96
272
96
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pfdena
16385
30
13 ~ ~ 327 0
272
229
1
13 ~ ~ 326 96
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1397
-15871
5
13 ~ ~ 328 97
273
97
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pllena
16385
30
13 ~ ~ 329 0
273
230
1
13 ~ ~ 328 97
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1398
-15871
5
13 ~ ~ 330 98
274
98
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanaclr
16385
30
13 ~ ~ 331 0
274
231
1
13 ~ ~ 330 98
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1399
-15871
5
13 ~ ~ 332 99
275
99
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanclk
16385
30
13 ~ ~ 333 0
275
232
1
13 ~ ~ 332 99
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13100
-15871
5
13 ~ ~ 334 100
276
100
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandata
16385
30
13 ~ ~ 335 0
276
233
1
13 ~ ~ 334 100
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13101
-15871
5
13 ~ ~ 336 101
277
101
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandataout
16385
30
13 ~ ~ 337 0
277
234
1
13 ~ ~ 336 101
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13102
-15871
5
13 ~ ~ 338 102
278
102
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandone
16385
30
13 ~ ~ 339 0
278
235
1
13 ~ ~ 338 102
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13103
-15871
5
13 ~ ~ 340 103
279
103
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanread
16385
30
13 ~ ~ 341 0
279
236
1
13 ~ ~ 340 103
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13104
-15871
5
13 ~ ~ 342 104
280
104
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanwrite
16385
30
13 ~ ~ 343 0
280
237
1
13 ~ ~ 342 104
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13105
-15871
5
13 ~ ~ 344 105
281
105
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout0
16385
30
13 ~ ~ 345 0
281
238
1
13 ~ ~ 344 105
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13106
-15871
5
13 ~ ~ 346 106
282
106
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout1
16385
30
13 ~ ~ 347 0
282
239
1
13 ~ ~ 346 106
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13107
-15871
5
13 ~ ~ 348 107
283
107
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
primary_clock
16385
30
13 ~ ~ 349 0
283
240
1
13 ~ ~ 348 107
0
15 STD STANDARD 90 10
3
1
145
1
"inclk0"
0
0
0
1
5
~STRING~13108
-15871
5
13 ~ ~ 350 108
284
108
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
qualify_conf_done
16385
30
13 ~ ~ 351 0
284
241
1
13 ~ ~ 350 108
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13109
-15871
5
13 ~ ~ 352 109
285
109
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
scan_chain
16385
30
13 ~ ~ 353 0
285
242
1
13 ~ ~ 352 109
0
15 STD STANDARD 90 10
3
1
145
1
"LONG"
0
0
0
1
5
~STRING~13110
-15871
5
13 ~ ~ 354 110
286
110
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout0_phase_shift
16385
30
13 ~ ~ 355 0
286
243
1
13 ~ ~ 354 110
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13111
-15871
5
13 ~ ~ 356 111
287
111
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout1_phase_shift
16385
30
13 ~ ~ 357 0
287
244
1
13 ~ ~ 356 111
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13112
-15871
5
13 ~ ~ 358 112
288
112
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
self_reset_on_gated_loss_lock
16385
30
13 ~ ~ 359 0
288
245
1
13 ~ ~ 358 112
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13113
-15871
5
13 ~ ~ 360 113
289
113
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
simulation_type
16385
30
13 ~ ~ 361 0
289
246
1
13 ~ ~ 360 113
0
15 STD STANDARD 90 10
3
1
145
1
"functional"
0
0
0
1
5
~STRING~13114
-15871
5
13 ~ ~ 362 114
290
114
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
skip_vco
16385
30
13 ~ ~ 363 0
290
247
1
13 ~ ~ 362 114
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
5
~STRING~13115
-15871
5
13 ~ ~ 364 115
291
115
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
source_is_pll
16385
30
13 ~ ~ 365 0
291
248
1
13 ~ ~ 364 115
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
spread_frequency
16385
30
13 ~ ~ 366 0
292
249
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
ss
16385
30
13 ~ ~ 367 0
293
250
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
switch_over_counter
16385
30
13 ~ ~ 368 0
294
251
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13116
-15871
5
13 ~ ~ 369 116
295
116
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_gated_lock
16385
30
13 ~ ~ 370 0
295
252
1
13 ~ ~ 369 116
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13117
-15871
5
13 ~ ~ 371 117
296
117
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_lossclk
16385
30
13 ~ ~ 372 0
296
253
1
13 ~ ~ 371 117
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13118
-15871
5
13 ~ ~ 373 118
297
118
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_type
16385
30
13 ~ ~ 374 0
297
254
1
13 ~ ~ 373 118
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 375 0
298
255
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
vco_center
16385
30
13 ~ ~ 376 0
299
256
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_divide_by
16385
30
13 ~ ~ 377 0
300
257
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_max
16385
30
13 ~ ~ 378 0
301
258
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_min
16385
30
13 ~ ~ 379 0
302
259
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_multiply_by
16385
30
13 ~ ~ 380 0
303
260
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_post_scale
16385
30
13 ~ ~ 381 0
304
261
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
29
areset
16385
29
13 ~ ~ 382 0
307
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{5~downto~0}~13
16897
5
13 ~ ~ 383 119
308
119
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 384 0
308
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 385 0
308
1
67
0
1
13 ~ ~ 383 119
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
0
1
29
clkswitch
16385
29
13 ~ ~ 386 0
309
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
comparator
16385
29
13 ~ ~ 387 0
310
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{3~downto~0}~13
16897
5
13 ~ ~ 388 120
311
120
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 389 0
311
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 390 0
311
4
67
0
1
13 ~ ~ 388 120
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
0
1
29
fbin
16385
29
13 ~ ~ 391 0
312
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
5
~std_logic_vector{1~downto~0}~13
16897
5
13 ~ ~ 392 121
313
121
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 393 0
313
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 394 0
313
6
67
0
1
13 ~ ~ 392 121
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
0
1
29
pfdena
16385
29
13 ~ ~ 395 0
314
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
pllena
16385
29
13 ~ ~ 396 0
315
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
scanaclr
16385
29
13 ~ ~ 397 0
316
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanclk
16385
29
13 ~ ~ 398 0
317
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scandata
16385
29
13 ~ ~ 399 0
318
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanread
16385
29
13 ~ ~ 400 0
319
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanwrite
16385
29
13 ~ ~ 401 0
320
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
activeclock
16385
29
13 ~ ~ 402 0
321
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~13120
16897
5
13 ~ ~ 403 122
322
122
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 404 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13119
521
5
13 ~ ~ 404 0
322
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 405 0
322
15
68
0
1
13 ~ ~ 403 122
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~13122
16897
5
13 ~ ~ 406 123
323
123
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 407 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13121
521
5
13 ~ ~ 407 0
323
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkbad
16385
29
13 ~ ~ 408 0
323
16
68
0
1
13 ~ ~ 406 123
0
15 ieee std_logic_1164 5 3
0
1
29
clkloss
16385
29
13 ~ ~ 409 0
324
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable0
16385
29
13 ~ ~ 410 0
325
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable1
16385
29
13 ~ ~ 411 0
326
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{3~downto~0}~13124
16897
5
13 ~ ~ 412 124
327
124
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 413 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13123
521
5
13 ~ ~ 413 0
327
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclk
16385
29
13 ~ ~ 414 0
327
20
68
0
1
13 ~ ~ 412 124
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 415 0
328
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandataout
16385
29
13 ~ ~ 416 0
329
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandone
16385
29
13 ~ ~ 417 0
330
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout0
16385
29
13 ~ ~ 418 0
331
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout1
16385
29
13 ~ ~ 419 0
332
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
262
26
1
3
sub_wire1
1
3
13 ~ ~ 420 0
338
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 421 1
339
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 422 2
340
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{5~downto~0}~13126
513
5
13 ~ ~ 423 125
341
125
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 424 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13125
521
5
13 ~ ~ 424 0
341
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 425 3
341
6
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 426 126
342
126
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 427 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 427 0
342
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 428 4
342
7
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 429 127
343
127
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 430 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13127
521
5
13 ~ ~ 430 0
343
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 431 5
343
8
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire4
1
3
13 ~ ~ 432 6
344
9
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5
1
3
13 ~ ~ 433 7
345
10
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 434 8
346
11
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{1~downto~0}~13129
513
5
13 ~ ~ 435 128
347
128
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 436 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13128
521
5
13 ~ ~ 436 0
347
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 437 9
347
12
1
13 ~ ~ 435 128
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13131
513
5
13 ~ ~ 438 129
348
129
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 439 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13130
521
5
13 ~ ~ 439 0
348
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 440 10
348
13
1
13 ~ ~ 438 129
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 516 0
368
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 0 0
0
0
0
1
0
0
1
altpll
altera_mf
0
0
1
1
altpll_component
0
0
0
0
2
0
0
V 000063 60 13100 1463086590302 ./compile/pll1.vhd*pll1|21+SYN
Ver. 1.01
     …%8ß SYN.ß pll1(…)iß altpll…*+…+ß	 bandwidthß NATURALØ     …,ß bandwidth_typeß STRING≠   "UNUSED" …-ß c0_highß NATURALØ    ….ß
 c0_initialß NATURALØ    …/ß c0_lowß NATURALØ    …0ß c0_modeß STRING≠   "bypass" …1ß c0_phß NATURALØ     …2ß c0_test_sourceß INTEGERØ    …3ß c1_highß NATURALØ    …4ß
 c1_initialß NATURALØ    …5ß c1_lowß NATURALØ    …6ß c1_modeß STRING≠   "bypass" …7ß c1_phß NATURALØ     …8ß c1_test_sourceß INTEGERØ    …9ß c1_use_casc_inß STRING≠   "off" …:ß c2_highß NATURALØ    …;ß
 c2_initialß NATURALØ    …<ß c2_lowß NATURALØ    …=ß c2_modeß STRING≠   "bypass" …>ß c2_phß NATURALØ     …?ß c2_test_sourceß INTEGERØ    …@ß c2_use_casc_inß STRING≠   "off" …Aß c3_highß NATURALØ    …Bß
 c3_initialß NATURALØ    …Cß c3_lowß NATURALØ    …Dß c3_modeß STRING≠   "bypass" …Eß c3_phß NATURALØ     …Fß c3_test_sourceß INTEGERØ    …Gß c3_use_casc_inß STRING≠   "off" …Hß c4_highß NATURALØ    …Iß
 c4_initialß NATURALØ    …Jß c4_lowß NATURALØ    …Kß c4_modeß STRING≠   "bypass" …Lß c4_phß NATURALØ     …Mß c4_test_sourceß INTEGERØ    …Nß c4_use_casc_inß STRING≠   "off" …Oß c5_highß NATURALØ    …Pß
 c5_initialß NATURALØ    …Qß c5_lowß NATURALØ    …Rß c5_modeß STRING≠   "bypass" …Sß c5_phß NATURALØ     …Tß c5_test_sourceß INTEGERØ    …Uß c5_use_casc_inß STRING≠   "off" …Vß charge_pump_currentß NATURALØ    …Wß clk0_counterß STRING≠   "g0" …Xß clk0_divide_byß POSITIVEØ    …Yß clk0_duty_cycleß NATURALØ2    …Zß clk0_multiply_byß POSITIVEØ    …[ß clk0_output_frequencyß NATURALØ     …\ß clk0_phase_shiftß STRING≠   "0" …]ß clk0_time_delayß STRING≠   "0" …^ß clk1_counterß STRING≠   "g1" …_ß clk1_divide_byß POSITIVEØ    …`ß clk1_duty_cycleß NATURALØ2    …aß clk1_multiply_byß POSITIVEØ    …bß clk1_output_frequencyß NATURALØ     …cß clk1_phase_shiftß STRING≠   "0" …dß clk1_time_delayß STRING≠   "0" …eß clk2_counterß STRING≠   "g2" …fß clk2_divide_byß POSITIVEØ    …gß clk2_duty_cycleß NATURALØ2    …hß clk2_multiply_byß POSITIVEØ    …iß clk2_output_frequencyß NATURALØ     …jß clk2_phase_shiftß STRING≠   "0" …kß clk2_time_delayß STRING≠   "0" …lß clk3_counterß STRING≠   "g3" …mß clk3_divide_byß POSITIVEØ    …nß clk3_duty_cycleß NATURALØ2    …oß clk3_multiply_byß POSITIVEØ    …pß clk3_phase_shiftß STRING≠   "0" …qß clk3_time_delayß STRING≠   "0" …rß clk4_counterß STRING≠   "l0" …sß clk4_divide_byß POSITIVEØ    …tß clk4_duty_cycleß NATURALØ2    …uß clk4_multiply_byß POSITIVEØ    …vß clk4_phase_shiftß STRING≠   "0" …wß clk4_time_delayß STRING≠   "0" …xß clk5_counterß STRING≠   "l1" …yß clk5_divide_byß POSITIVEØ    …zß clk5_duty_cycleß NATURALØ2    …{ß clk5_multiply_byß POSITIVEØ    …|ß clk5_phase_shiftß STRING≠   "0" …}ß clk5_time_delayß STRING≠   "0" …~ß compensate_clockß STRING≠   "CLK0" …ß down_spreadß STRING≠   "0.0" …Äß e0_highß NATURALØ    …Åß
 e0_initialß NATURALØ    …Çß e0_lowß NATURALØ    …Éß e0_modeß STRING≠   "bypass" …Ñß e0_phß NATURALØ     …Öß e0_time_delayß NATURALØ     …Üß e1_highß NATURALØ    …áß
 e1_initialß NATURALØ    …àß e1_lowß NATURALØ    …âß e1_modeß STRING≠   "bypass" …äß e1_phß NATURALØ     …ãß e1_time_delayß NATURALØ     …åß e2_highß NATURALØ    …çß
 e2_initialß NATURALØ    …éß e2_lowß NATURALØ    …èß e2_modeß STRING≠   "bypass" …êß e2_phß NATURALØ     …ëß e2_time_delayß NATURALØ     …íß e3_highß NATURALØ    …ìß
 e3_initialß NATURALØ    …îß e3_lowß NATURALØ    …ïß e3_modeß STRING≠   "bypass" …ñß e3_phß NATURALØ     …óß e3_time_delayß NATURALØ     …òß enable0_counterß STRING≠   "l0" …ôß enable1_counterß STRING≠   "l0" …öß enable_switch_over_counterß STRING≠   "OFF" …õß extclk0_counterß STRING≠   "e0" …úß extclk0_divide_byß POSITIVEØ    …ùß extclk0_duty_cycleß NATURALØ2    …ûß extclk0_multiply_byß POSITIVEØ    …üß extclk0_phase_shiftß STRING≠   "0" …†ß extclk0_time_delayß STRING≠   "0" …°ß extclk1_counterß STRING≠   "e1" …¢ß extclk1_divide_byß POSITIVEØ    …£ß extclk1_duty_cycleß NATURALØ2    …§ß extclk1_multiply_byß POSITIVEØ    …•ß extclk1_phase_shiftß STRING≠   "0" …¶ß extclk1_time_delayß STRING≠   "0" …ßß extclk2_counterß STRING≠   "e2" …®ß extclk2_divide_byß POSITIVEØ    …©ß extclk2_duty_cycleß NATURALØ2    …™ß extclk2_multiply_byß POSITIVEØ    …´ß extclk2_phase_shiftß STRING≠   "0" …¨ß extclk2_time_delayß STRING≠   "0" …≠ß extclk3_counterß STRING≠   "e3" …Æß extclk3_divide_byß POSITIVEØ    …Øß extclk3_duty_cycleß NATURALØ2    …∞ß extclk3_multiply_byß POSITIVEØ    …±ß extclk3_phase_shiftß STRING≠   "0" …≤ß extclk3_time_delayß STRING≠   "0" …≥ß feedback_sourceß STRING≠	   "EXTCLK0" …¥ß g0_highß NATURALØ    …µß
 g0_initialß NATURALØ    …∂ß g0_lowß NATURALØ    …∑ß g0_modeß STRING≠   "bypass" …∏ß g0_phß NATURALØ     …πß g0_time_delayß NATURALØ     …∫ß g1_highß NATURALØ    …ªß
 g1_initialß NATURALØ    …ºß g1_lowß NATURALØ    …Ωß g1_modeß STRING≠   "bypass" …æß g1_phß NATURALØ     …øß g1_time_delayß NATURALØ     …¿ß g2_highß NATURALØ    …¡ß
 g2_initialß NATURALØ    …¬ß g2_lowß NATURALØ    …√ß g2_modeß STRING≠   "bypass" …ƒß g2_phß NATURALØ     …≈ß g2_time_delayß NATURALØ     …∆ß g3_highß NATURALØ    …«ß
 g3_initialß NATURALØ    …»ß g3_lowß NATURALØ    ……ß g3_modeß STRING≠   "bypass" … ß g3_phß NATURALØ     …Àß g3_time_delayß NATURALØ     …Ãß gate_lock_counterß INTEGERØ     …Õß gate_lock_signalß STRING≠   "NO" …Œß inclk0_input_frequencyß POSITIVE …œß inclk1_input_frequencyß NATURALØ     …–ß intended_device_familyß STRING≠	   "Stratix" …—ß invalid_lock_multiplierß NATURALØ    …“ß l0_highß NATURALØ    …”ß
 l0_initialß NATURALØ    …‘ß l0_lowß NATURALØ    …’ß l0_modeß STRING≠   "bypass" …÷ß l0_phß NATURALØ     …◊ß l0_time_delayß NATURALØ     …ÿß l1_highß NATURALØ    …Ÿß
 l1_initialß NATURALØ    …⁄ß l1_lowß NATURALØ    …€ß l1_modeß STRING≠   "bypass" …‹ß l1_phß NATURALØ     …›ß l1_time_delayß NATURALØ     …ﬁß	 lock_highß NATURALØ    …ﬂß lock_lowß NATURALØ    …‡ß loop_filter_cß NATURALØ    …·ß loop_filter_rß STRING≠   " 1.000000" …‚ß lpm_hintß STRING≠   "UNUSED" …„ß lpm_typeß STRING≠   "altpll" …‰ß mß NATURALØ     …Âß m2ß NATURALØ    …Êß	 m_initialß NATURALØ    …Áß m_phß NATURALØ     …Ëß m_test_sourceß INTEGERØ    …Èß m_time_delayß NATURALØ     …Íß nß NATURALØ    …Îß n2ß NATURALØ    …Ïß n_time_delayß NATURALØ     …Ìß operation_modeß STRING≠   "NORMAL" …Óß pfd_maxß NATURALØ     …Ôß pfd_minß NATURALØ     …ß pll_typeß STRING≠   "AUTO" …Òß port_activeclockß STRING≠   "PORT_CONNECTIVITY" …Úß port_aresetß STRING≠   "PORT_CONNECTIVITY" …Ûß	 port_clk0ß STRING≠   "PORT_CONNECTIVITY" …Ùß	 port_clk1ß STRING≠   "PORT_CONNECTIVITY" …ıß	 port_clk2ß STRING≠   "PORT_CONNECTIVITY" …ˆß	 port_clk3ß STRING≠   "PORT_CONNECTIVITY" …˜ß	 port_clk4ß STRING≠   "PORT_CONNECTIVITY" …¯ß	 port_clk5ß STRING≠   "PORT_CONNECTIVITY" …˘ß port_clkbad0ß STRING≠   "PORT_CONNECTIVITY" …˙ß port_clkbad1ß STRING≠   "PORT_CONNECTIVITY" …˚ß port_clkena0ß STRING≠   "PORT_CONNECTIVITY" …¸ß port_clkena1ß STRING≠   "PORT_CONNECTIVITY" …˝ß port_clkena2ß STRING≠   "PORT_CONNECTIVITY" …˛ß port_clkena3ß STRING≠   "PORT_CONNECTIVITY"  ˇ   ß port_clkena4ß STRING≠   "PORT_CONNECTIVITY" …ß port_clkena5ß STRING≠   "PORT_CONNECTIVITY" …ß port_clklossß STRING≠   "PORT_CONNECTIVITY" …ß port_clkswitchß STRING≠   "PORT_CONNECTIVITY" …ß port_enable0ß STRING≠   "PORT_CONNECTIVITY" …ß port_enable1ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclk0ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclk1ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclk2ß STRING≠   "PORT_CONNECTIVITY" …	ß port_extclk3ß STRING≠   "PORT_CONNECTIVITY" …
ß port_extclkena0ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclkena1ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclkena2ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclkena3ß STRING≠   "PORT_CONNECTIVITY" …ß	 port_fbinß STRING≠   "PORT_CONNECTIVITY" …ß port_inclk0ß STRING≠   "PORT_CONNECTIVITY" …ß port_inclk1ß STRING≠   "PORT_CONNECTIVITY" …ß port_pfdenaß STRING≠   "PORT_CONNECTIVITY" …ß port_pllenaß STRING≠   "PORT_CONNECTIVITY" …ß port_scanaclrß STRING≠   "PORT_CONNECTIVITY" …ß port_scanclkß STRING≠   "PORT_CONNECTIVITY" …ß port_scandataß STRING≠   "PORT_CONNECTIVITY" …ß port_scandataoutß STRING≠   "PORT_CONNECTIVITY" …ß port_scandoneß STRING≠   "PORT_CONNECTIVITY" …ß port_scanreadß STRING≠   "PORT_CONNECTIVITY" …ß port_scanwriteß STRING≠   "PORT_CONNECTIVITY" …ß port_sclkout0ß STRING≠   "PORT_CONNECTIVITY" …ß port_sclkout1ß STRING≠   "PORT_CONNECTIVITY" …ß primary_clockß STRING≠   "inclk0" …ß qualify_conf_doneß STRING≠   "OFF" …ß
 scan_chainß STRING≠   "LONG" …ß sclkout0_phase_shiftß STRING≠   "0" … ß sclkout1_phase_shiftß STRING≠   "0" …!ß self_reset_on_gated_loss_lockß STRING≠   "OFF" …"ß simulation_typeß STRING≠   "functional" …#ß skip_vcoß STRING≠   "off" …$ß source_is_pllß STRING≠   "off" …%ß spread_frequencyß NATURALØ     …&ß ssß NATURALØ     …'ß switch_over_counterß NATURALØ     …(ß switch_over_on_gated_lockß STRING≠   "OFF" …)ß switch_over_on_lossclkß STRING≠   "OFF" …*ß switch_over_typeß STRING≠   "AUTO" …+ß valid_lock_multiplierß NATURALØ    …,ß
 vco_centerß NATURALØ     …-ß vco_divide_byß INTEGERØ     ….ß vco_maxß NATURALØ     …/ß vco_minß NATURALØ     …0ß vco_multiply_byß INTEGERØ     …1ß vco_post_scaleß NATURALØ    …2 …3,…4ß aresetuß	 STD_LOGIC¨0 …5ß clkenauß STD_LOGIC_VECTORØ   bØ    0¨1 …6ß	 clkswitchuß	 STD_LOGIC¨0 …7ß
 comparatoruß	 STD_LOGIC¨0 …8ß	 extclkenauß STD_LOGIC_VECTORØ   bØ    0¨1 …9ß fbinuß	 STD_LOGIC¨1 …:ß inclkuß STD_LOGIC_VECTORØ   bØ    0¨0 …;ß pfdenauß	 STD_LOGIC¨1 …<ß pllenauß	 STD_LOGIC¨1 …=ß scanaclruß	 STD_LOGIC¨0 …>ß scanclkuß	 STD_LOGIC¨0 …?ß scandatauß	 STD_LOGIC¨0 …@ß scanreaduß	 STD_LOGIC¨0 …Aß	 scanwriteuß	 STD_LOGIC¨0 …Bß activeclockvß	 STD_LOGIC …Cß clkvß STD_LOGIC_VECTORØ   bØ     …Dß clkbadvß STD_LOGIC_VECTORØ   bØ     …Eß clklossvß	 STD_LOGIC …Fß enable0vß	 STD_LOGIC …Gß enable1vß	 STD_LOGIC …Hß extclkvß STD_LOGIC_VECTORØ   bØ     …Iß lockedvß	 STD_LOGIC …Jß scandataoutvß	 STD_LOGIC …Kß scandonevß	 STD_LOGIC …Lß sclkout0vß	 STD_LOGIC …Mß sclkout1vß	 STD_LOGIC…N …O*i …Spß	 sub_wire1ß	 STD_LOGIC …Tpß	 sub_wire2ß	 STD_LOGIC …Upß	 sub_wire6ß	 STD_LOGIC …Vpß	 sub_wire0ß STD_LOGIC_VECTORØ   bØ     …Wpß	 sub_wire3ß STD_LOGIC_VECTORØ    bØ     …Xpß sub_wire3_bvß
 BIT_VECTORØ    bØ     …Ypß	 sub_wire4ß STD_LOGIC_VECTORØ   bØ     …Zpß	 sub_wire5ß STD_LOGIC_VECTORØ    bØ     …[pß sub_wire5_bvß
 BIT_VECTORØ    bØ     …\pß	 sub_wire7ß STD_LOGIC_VECTORØ   bØ     …]pß	 sub_wire8ß STD_LOGIC_VECTORØ   bØ     …a/ß altpll_componentß altpll'2ß	 altera_mf	ß altpll …c)…fß	 sub_wire1ß	 sub_wire0Ø     …gß sub_wire3_bvØ    bØ    ≠   "0" …hß	 sub_wire3ß To_stdlogicvectorß sub_wire3_bv …iß sub_wire5_bvØ    bØ    ≠   "0" …jß	 sub_wire5_ß To_stdlogicvectorß sub_wire5_bv …kß	 sub_wire4ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire5Ø    bØ     …lß	 sub_wire7ß	 sub_wire3Ø    bØ    !ß	 sub_wire6 …mß	 sub_wire8ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ     …qß altpll_componentß altpll…r+6…sß bandwidth_type≠   "AUTO"…tß clk0_divide_byØ   …uß clk0_duty_cycleØ2   …vß clk0_multiply_byØ   …wß clk0_phase_shift≠   "300"…xß clk0_time_delay≠   "0"…yß compensate_clock≠   "CLK0"…zß gate_lock_signal≠   "NO"…{ß inclk0_input_frequencyØ_v  …|ß intended_device_family≠	   "Stratix"…}ß invalid_lock_multiplierØ   …~ß	 lock_highØ   …ß lock_lowØ   …Äß lpm_type≠   "altpll"…Åß operation_mode≠   "NORMAL"…Çß pll_type≠
   "ENHANCED"…Éß spread_frequencyØ    …Ñß valid_lock_multiplierØ   …Ö…Ü,6…áß clkß	 sub_wire0…àß clkenaß	 sub_wire4…âß	 extclkenaß	 sub_wire8…äß inclkß	 sub_wire7…ãß lockedß	 sub_wire2…å …íß	 sub_wire6ß inclk0 …ïß c0ß	 sub_wire1 …ñß lockedß	 sub_wire2 …ô*ß SYN ™
V 000064 60 7 1463086590302 ./compile/pll1.vhd*pll1|21+SYN__opt
2V 000052 60 899 1463086590427 ./compile/top.vhd*top
Ver. 1.01
     …&ß zaz …'ß zaz	ß	 gen_utils	1 …'ß zaz	ß conversions	1 …&ß ieee …'ß ieee	ß std_logic_1164	1 …'ß ieee	ß vital_timing	1 …'ß ieee	ß vital_primitives	1 …'ß zaz	ß conversions	1 …2ß top(…+… ß ASIZEß INTEGERØ    …!ß BWSIZEß INTEGERØ    …"ß DSIZEß INTEGERØ$    …#ß FLOWTHROUGHß INTEGERØ    …$ …%,…&ß ADDR_ADV_LD_Nuß	 std_logic …'ß RD_WR_Nuß	 std_logic …(ß RESET_Nuß	 std_logic …)ß clkuß	 std_logic …*ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …+ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …,ß DMuß std_logic_vectorß BWSIZEØ   bØ     …-ß ADV_LD_Nvß	 std_logic ….ß RW_Nvß	 std_logic …/ß BW_Nvß std_logic_vectorß BWSIZEØ   bØ     …0ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …1ß SAvß std_logic_vectorß ASIZEØ   bØ     …2ß DQwß std_logic_vectorß DSIZEØ   bØ    …3 …4*ß top ™
V 000055 60 7 1463086590427 ./compile/top.vhd*top__opt
2I 000044 52 27089         1463086590618 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1463086590615 ./compile/top.vhd*top|21+RTL
Ver. 1.01
     …68ß RTL.ß top(…:iß
 idt71v3556…;+…<ß InstancePathß STRINGß DefaultInstancePath …=ß MsgOnß BOOLEANß DefaultMsgOn …>ß SeverityModeß SEVERITY_LEVELß WARNING …?ß TimingChecksOnß BOOLEANß DefaultTimingChecks …@ß TimingModelß STRINGß DefaultTimingModel …Aß XOnß BOOLEANß
 DefaultXon …Bß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …Cß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …Dß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …Eß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …Fß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …Gß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …Hß thold_R_CLKß VitalDelayTypeß	 UnitDelay …Iß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …Jß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …Kß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …Lß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …Mß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …Nß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …Oß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …Pß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …Qß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …Rß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …Sß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …Tß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …Uß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …Vß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …Wß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …Xß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …Yß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …Zß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …[ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …\ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …]ß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …^ß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …_ß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …aß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …bß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …cß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …dß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …eß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …fß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …gß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …hß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …iß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …jß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …kß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …lß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …mß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …nß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …oß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …pß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …qß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …rß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …sß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …tß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …uß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …vß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …wß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …xß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …yß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …zß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …{ß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …|ß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …}ß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …~ß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …ß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …Äß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …Åß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …Çß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …Éß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …Ñß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …Öß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …Üß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …áß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …àß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …âß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …äß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …ãß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …åß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …çß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …éß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …èß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …êß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …ëß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay…í …ì,…îß A0uß	 STD_LOGIC¨U …ïß A1uß	 STD_LOGIC¨U …ñß A10uß	 STD_LOGIC¨U …óß A11uß	 STD_LOGIC¨U …òß A12uß	 STD_LOGIC¨U …ôß A13uß	 STD_LOGIC¨U …öß A14uß	 STD_LOGIC¨U …õß A15uß	 STD_LOGIC¨U …úß A2uß	 STD_LOGIC¨U …ùß A3uß	 STD_LOGIC¨U …ûß A4uß	 STD_LOGIC¨U …üß A5uß	 STD_LOGIC¨U …†ß A6uß	 STD_LOGIC¨U …°ß A7uß	 STD_LOGIC¨U …¢ß A8uß	 STD_LOGIC¨U …£ß A9uß	 STD_LOGIC¨U …§ß ADVuß	 STD_LOGIC¨U …•ß BWANeguß	 STD_LOGIC¨U …¶ß BWBNeguß	 STD_LOGIC¨U …ßß BWCNeguß	 STD_LOGIC¨U …®ß BWDNeguß	 STD_LOGIC¨U …©ß CE1Neguß	 STD_LOGIC¨U …™ß CE2uß	 STD_LOGIC¨U …´ß CE2Neguß	 STD_LOGIC¨U …¨ß CLKuß	 STD_LOGIC¨U …≠ß CLKENNeguß	 STD_LOGIC¨U …Æß LBONeguß	 STD_LOGIC¨1 …Øß OENeguß	 STD_LOGIC¨U …∞ß Ruß	 STD_LOGIC¨U …±ß DQA0wß	 STD_LOGIC¨U …≤ß DQA1wß	 STD_LOGIC¨U …≥ß DQA2wß	 STD_LOGIC¨U …¥ß DQA3wß	 STD_LOGIC¨U …µß DQA4wß	 STD_LOGIC¨U …∂ß DQA5wß	 STD_LOGIC¨U …∑ß DQA6wß	 STD_LOGIC¨U …∏ß DQA7wß	 STD_LOGIC¨U …πß DQB0wß	 STD_LOGIC¨U …∫ß DQB1wß	 STD_LOGIC¨U …ªß DQB2wß	 STD_LOGIC¨U …ºß DQB3wß	 STD_LOGIC¨U …Ωß DQB4wß	 STD_LOGIC¨U …æß DQB5wß	 STD_LOGIC¨U …øß DQB6wß	 STD_LOGIC¨U …¿ß DQB7wß	 STD_LOGIC¨U …¡ß DQC0wß	 STD_LOGIC¨U …¬ß DQC1wß	 STD_LOGIC¨U …√ß DQC2wß	 STD_LOGIC¨U …ƒß DQC3wß	 STD_LOGIC¨U …≈ß DQC4wß	 STD_LOGIC¨U …∆ß DQC5wß	 STD_LOGIC¨U …«ß DQC6wß	 STD_LOGIC¨U …»ß DQC7wß	 STD_LOGIC¨U ……ß DQD0wß	 STD_LOGIC¨U … ß DQD1wß	 STD_LOGIC¨U …Àß DQD2wß	 STD_LOGIC¨U …Ãß DQD3wß	 STD_LOGIC¨U …Õß DQD4wß	 STD_LOGIC¨U …Œß DQD5wß	 STD_LOGIC¨U …œß DQD6wß	 STD_LOGIC¨U …–ß DQD7wß	 STD_LOGIC¨U…— …“*i …”iß PLL1…‘,…’ß inclk0uß	 STD_LOGIC¨0 …÷ß c0vß	 STD_LOGIC …◊ß lockedvß	 STD_LOGIC…ÿ …Ÿ*i …⁄iß zbt_ctrl_top…€+…‹ß ASIZEß INTEGERØ    …›ß BWSIZEß INTEGERØ    …ﬁß DSIZEß INTEGERØ     …ﬂß FLOWTHROUGHß INTEGERØ    …‡ …·,…‚ß ADDRuß STD_LOGIC_VECTORß ASIZEØ   bØ     …„ß ADDR_ADV_LD_Nuß	 STD_LOGIC …‰ß DATA_INuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Âß DMuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Êß RD_WR_Nuß	 STD_LOGIC …Áß RESET_Nuß	 STD_LOGIC …Ëß CLKuß	 STD_LOGIC …Èß ADV_LD_Nvß	 STD_LOGIC …Íß BW_Nvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Îß DATA_OUTvß STD_LOGIC_VECTORß DSIZEØ   bØ     …Ïß RW_Nvß	 STD_LOGIC …Ìß SAvß STD_LOGIC_VECTORß ASIZEØ   bØ     …Óß DQwß STD_LOGIC_VECTORß DSIZEØ   bØ    …Ô …*i …Ùpß
 adv_ld_n_mß	 STD_LOGIC …ıpß clkzbtß	 STD_LOGIC …ˆpß lockedß	 STD_LOGIC …˜pß PLL_clkß	 STD_LOGIC …¯pß rw_n_mß	 STD_LOGIC …˘pß bw_n_mß STD_LOGIC_VECTORß BWSIZEØ   bØ     …˙pß satß STD_LOGIC_VECTORß ASIZEØ   bØ    ß SA …¸) ˇ   ß BW_Nß bw_n_m …ß satß ADDR …ß	 PLL1_instß PLL1…,6…ß c0ß PLL_clk…ß inclk0ß CLK…	ß lockedß locked…
 …ß RW_Nß rw_n_m …ß ADV_LD_Nß
 adv_ld_n_m …ß idt71v3556pß
 idt71v3556…,6…ß A0ß satØ    …ß A1ß satØ   …ß A10ß satØ
   …ß A11ß satØ   …ß A12ß satØ   …ß A13ß satØ   …ß A14ß satØ   …ß A15ß satØ   …ß A2ß satØ   …ß A3ß satØ   …ß A4ß satØ   …ß A5ß satØ   …ß A6ß satØ   …ß A7ß satØ   … ß A8ß satØ   …!ß A9ß satØ	   …"ß ADVß
 adv_ld_n_m…#ß BWANegß bw_n_mØ    …$ß BWBNegß bw_n_mØ   …%ß BWCNegß bw_n_mØ   …&ß BWDNegß bw_n_mØ   …'ß CLKß CLK…(ß DQA0ß DQØ    …)ß DQA1ß DQØ   …*ß DQA2ß DQØ   …+ß DQA3ß DQØ   …,ß DQA4ß DQØ   …-ß DQA5ß DQØ   ….ß DQA6ß DQØ   …/ß DQA7ß DQØ   …0ß DQB0ß DQØ	   …1ß DQB1ß DQØ
   …2ß DQB2ß DQØ   …3ß DQB3ß DQØ   …4ß DQB4ß DQØ   …5ß DQB5ß DQØ   …6ß DQB6ß DQØ   …7ß DQB7ß DQØ   …8ß DQC0ß DQØ   …9ß DQC1ß DQØ   …:ß DQC2ß DQØ   …;ß DQC3ß DQØ   …<ß DQC4ß DQØ   …=ß DQC5ß DQØ   …>ß DQC6ß DQØ   …?ß DQC7ß DQØ   …@ß DQD0ß DQØ   …Aß DQD1ß DQØ   …Bß DQD2ß DQØ   …Cß DQD3ß DQØ   …Dß DQD4ß DQØ   …Eß DQD5ß DQØ    …Fß DQD6ß DQØ!   …Gß DQD7ß DQØ"   …Hß Rß rw_n_m…I …Kß zbt_ctrl_top_inst1ß zbt_ctrl_top…L+6…Mß ASIZEß ASIZE…Nß BWSIZEß BWSIZE…Oß DSIZEß DSIZE…Pß FLOWTHROUGHß FLOWTHROUGH…Q…R,6…Sß ADDRß ADDRß ASIZEØ   bØ    …Tß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…Uß ADV_LD_Nß ADV_LD_N…Vß BW_Nß BW_Nß BWSIZEØ   bØ    …Wß DATA_INß DATA_INß DSIZEØ   bØ    …Xß DATA_OUTß DATA_OUTß DSIZEØ   bØ    …Yß DMß DMß BWSIZEØ   bØ    …Zß DQß DQß DSIZEØ   bØ    …[ß RD_WR_Nß RD_WR_N…\ß RESET_Nß RESET_N…]ß RW_Nß RW_N…^ß SAß SAß ASIZEØ   bØ    …_ß CLKß PLL_clk…` …c*ß RTL ™
V 000062 60 7 1463086590615 ./compile/top.vhd*top|21+RTL__opt
2I 000034 11 582 1463086590428 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X top
I 000035 11 1527 1463086590428 top
#VLB_VERSION 59
#INFO
top
E 1463086590428
46
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 58 1 . 32
BWSIZE 1 30 135 1 . 33
DSIZE 2 30 211 1 . 34
FLOWTHROUGH 3 30 288 1 . 35
ADDR_ADV_LD_N 4 29 364 1 . 38
RD_WR_N 5 29 454 1 . 39
RESET_N 6 29 544 1 . 40
clk 7 29 634 1 . 41
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 723 1 . 42
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1003 1 . 42
"-" 16 10 1257 0 . 0
~ANONYMOUS 17 24 1326 0 . 0
~ANONYMOUS 18 24 1379 0 . 0
ADDR 25 29 1434 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1508 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1790 1 . 43
DATA_IN 28 29 2045 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2120 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2402 1 . 44
DM 31 29 2657 1 . 44
ADV_LD_N 32 29 2733 1 . 45
RW_N 33 29 2824 1 . 46
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2914 1 . 47
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3196 1 . 47
BW_N 36 29 3451 1 . 47
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3526 1 . 48
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3808 1 . 48
DATA_OUT 39 29 4063 1 . 48
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4140 1 . 49
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4422 1 . 49
SA 42 29 4677 1 . 49
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4754 1 . 50
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5036 1 . 50
DQ 45 29 5291 1 . 50
#SPECIFICATION 
#END
I 000023 54 5366 0 top
12
1
12
00000030
1
./compile/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 16 0
0
54
0
2
0
0
18
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 17 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 18 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000070 60 766 1463086590696 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß zbt_ctrl_top(…+…ß ASIZEß INTEGERØ    …ß BWSIZEß INTEGERØ    …ß DSIZEß INTEGERØ$    …ß FLOWTHROUGHß INTEGERØ    … …,… ß ADDR_ADV_LD_Nuß	 std_logic …!ß RD_WR_Nuß	 std_logic …"ß RESET_Nuß	 std_logic …#ß clkuß	 std_logic …$ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …%ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …&ß DMuß std_logic_vectorß BWSIZEØ   bØ     …'ß ADV_LD_Nvß	 std_logic …(ß RW_Nvß	 std_logic …)ß BW_Nvß std_logic_vectorß BWSIZEØ   bØ     …*ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …+ß SAvß std_logic_vectorß ASIZEØ   bØ     …,ß DQwß std_logic_vectorß DSIZEØ   bØ    …- ….*ß zbt_ctrl_top ™
V 000073 60 7 1463086590696 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21486         1463086590743 rtl
150_____
58
RTL
4
24
std
.
.
1
1
18
addr_ctrl_out
1
18
13 ~ ~ 0 0
52
0
1
30
ASIZE
16385
30
13 ~ ~ 1 0
54
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 2 0
55
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 3 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 4 0
59
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 10 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 11 0
0
-1
0
1
29
lb_addr
16385
29
13 ~ ~ 21 0
59
1
67
0
1
13 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 22 0
60
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 23 1
61
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 24 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 25 0
61
3
67
0
1
13 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 26 0
62
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 27 0
63
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 30 0
64
6
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 31 0
65
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 32 3
66
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1311
521
5
13 ~ ~ 33 0
66
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 34 0
66
8
68
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
29
ram_rw_n
16385
29
13 ~ ~ 35 0
67
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
2
10
1
18
data_inout
1
18
13 ~ ~ 36 0
70
1
1
30
BWSIZE
16385
30
13 ~ ~ 37 0
72
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 38 0
73
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 39 0
76
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 40 4
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 41 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 42 0
77
1
67
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 45 0
78
2
67
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 46 0
79
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 47 6
80
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 48 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 48 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 49 0
80
4
68
0
1
13 ~ ~ 47 6
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 50 7
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 51 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1317
521
5
13 ~ ~ 51 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 52 0
81
5
69
0
1
13 ~ ~ 50 7
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
18
pipe_delay
1
18
13 ~ ~ 53 0
84
2
1
30
BWSIZE
16385
30
13 ~ ~ 54 0
86
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 55 0
87
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 56 0
88
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 57 0
91
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 58 8
92
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1319
521
5
13 ~ ~ 59 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 60 0
92
1
67
0
1
13 ~ ~ 58 8
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 61 0
93
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 62 9
94
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 63 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1321
521
5
13 ~ ~ 63 0
94
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 64 0
94
3
67
0
1
13 ~ ~ 62 9
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 65 0
95
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 66 10
96
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 67 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1323
521
5
13 ~ ~ 67 0
96
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 68 0
96
5
68
0
1
13 ~ ~ 66 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 69 11
97
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 70 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1325
521
5
13 ~ ~ 70 0
97
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 71 0
97
6
68
0
1
13 ~ ~ 69 11
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 72 12
98
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 73 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 73 0
98
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 74 0
98
7
68
0
1
13 ~ ~ 72 12
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
pipe_stage
1
18
13 ~ ~ 75 0
101
3
1
30
ASIZE
16385
30
13 ~ ~ 76 0
103
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 77 0
104
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 78 0
105
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 79 13
108
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1329
521
5
13 ~ ~ 80 0
108
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr
16385
29
13 ~ ~ 81 0
108
0
67
0
1
13 ~ ~ 79 13
0
15 ieee std_logic_1164 5 3
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 82 0
109
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clk
16385
29
13 ~ ~ 83 0
110
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 84 14
111
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 85 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 85 0
111
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 86 0
111
3
67
0
1
13 ~ ~ 84 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 87 15
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 88 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 88 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 89 0
112
4
67
0
1
13 ~ ~ 87 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 90 16
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1335
521
5
13 ~ ~ 91 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 92 0
113
5
67
0
1
13 ~ ~ 90 16
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 93 0
114
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 94 0
115
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 95 0
116
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 96 17
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 97 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1337
521
5
13 ~ ~ 97 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 98 0
117
9
68
0
1
13 ~ ~ 96 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 99 18
118
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 100 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 100 0
118
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 101 0
118
10
68
0
1
13 ~ ~ 99 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 102 19
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 103 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 103 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 104 0
119
11
68
0
1
13 ~ ~ 102 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 105 20
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 106 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1343
521
5
13 ~ ~ 106 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 107 0
120
12
68
0
1
13 ~ ~ 105 20
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 108 0
121
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
3
14
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 109 0
127
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
128
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 111 2
129
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset_t
1
3
13 ~ ~ 112 3
130
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1346
513
5
13 ~ ~ 113 21
131
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 114 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1345
521
5
13 ~ ~ 114 0
131
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 115 4
131
17
1
13 ~ ~ 113 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1348
513
5
13 ~ ~ 116 22
132
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 117 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1347
521
5
13 ~ ~ 117 0
132
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
data_in_reg
1
3
13 ~ ~ 118 5
132
18
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 119 6
133
19
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_rw_n
1
3
13 ~ ~ 120 7
134
20
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
135
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
135
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
135
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 124 9
136
22
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 125 10
137
23
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 126 0
143
0
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 138 0
163
1
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 36 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 143 0
177
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 53 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 149 0
194
3
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 75 0
0
0
0
0
1
0
0
V 000078 60 4591 1463086590740 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
     …08ß RTL.ß zbt_ctrl_top(…4iß addr_ctrl_out…5+…6ß ASIZEß INTEGERØ    …7ß BWSIZEß INTEGERØ   …8 …9,…:ß clkuß	 STD_LOGIC …;ß lb_addruß STD_LOGIC_VECTORß ASIZEØ   bØ     …<ß lb_adv_ld_nuß	 STD_LOGIC …=ß lb_bwuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …>ß lb_rw_nuß	 STD_LOGIC …?ß resetuß	 STD_LOGIC …@ß ram_addrvß STD_LOGIC_VECTORß ASIZEØ   bØ     …Aß ram_adv_ld_nvß	 STD_LOGIC …Bß ram_bw_nvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Cß ram_rw_nvß	 STD_LOGIC…D …E*i …Fiß
 data_inout…G+…Hß BWSIZEß INTEGERØ    …Iß DSIZEß INTEGERØ    …J …K,…Lß clkuß	 STD_LOGIC …Mß ctrl_in_rw_nuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Nß data_inuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Oß resetuß	 STD_LOGIC …Pß	 read_datavß STD_LOGIC_VECTORß DSIZEØ   bØ     …Qß dqwß STD_LOGIC_VECTORß DSIZEØ   bØ    …R …S*i …Tiß
 pipe_delay…U+…Vß BWSIZEß INTEGERØ    …Wß DSIZEß INTEGERØ     …Xß FLOWTHROUGHß INTEGERØ    …Y …Z,…[ß clkuß	 STD_LOGIC …\ß
 lb_data_inuß STD_LOGIC_VECTORß DSIZEØ   bØ     …]ß lb_rw_nuß	 STD_LOGIC …^ß ram_data_outuß STD_LOGIC_VECTORß DSIZEØ   bØ     …_ß resetuß	 STD_LOGIC …`ß delay_data_invß STD_LOGIC_VECTORß DSIZEØ   bØ     …aß
 delay_rw_nvß STD_LOGIC_VECTORß DSIZEØ   bØ     …bß lb_data_outvß STD_LOGIC_VECTORß DSIZEØ   bØ    …c …d*i …eiß
 pipe_stage…f+…gß ASIZEß INTEGERØ    …hß BWSIZEß INTEGERØ    …iß DSIZEß INTEGERØ    …j …k,…lß addruß STD_LOGIC_VECTORß ASIZEØ   bØ     …mß addr_adv_ld_nuß	 STD_LOGIC …nß clkuß	 STD_LOGIC …oß data_inuß STD_LOGIC_VECTORß DSIZEØ   bØ     …pß data_outuß STD_LOGIC_VECTORß DSIZEØ   bØ     …qß dmuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …rß rd_wr_nuß	 STD_LOGIC …sß resetuß	 STD_LOGIC …tß addr_adv_ld_n_regvß	 STD_LOGIC …uß addr_regvß STD_LOGIC_VECTORß ASIZEØ   bØ     …vß data_in_regvß STD_LOGIC_VECTORß DSIZEØ   bØ     …wß data_out_regvß STD_LOGIC_VECTORß DSIZEØ   bØ     …xß dm_regvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …yß rd_wr_n_regvß	 STD_LOGIC…z …{*i …pß addr_adv_ld_n_regß	 STD_LOGIC …Äpß clktß	 STD_LOGIC …Åpß rd_wr_n_regß	 STD_LOGIC …Çpß reset_tß	 STD_LOGIC …Épß addr_regß STD_LOGIC_VECTORß ASIZEØ   bØ     …Ñpß data_in_regß STD_LOGIC_VECTORß DSIZEØ   bØ     …Öpß delay_data_inß STD_LOGIC_VECTORß DSIZEØ   bØ     …Üpß
 delay_rw_nß STD_LOGIC_VECTORß DSIZEØ   bØ     …ápß dm_regß STD_LOGIC_VECTORß BWSIZEØ   bØ     …àpß lb_data_outß STD_LOGIC_VECTORß DSIZEØ   bØ     …âpß	 read_dataß STD_LOGIC_VECTORß DSIZEØ   bØ     …ã)…èß addr_ctrl_out1ß addr_ctrl_out…ê+6…ëß ASIZEß ASIZE…íß BWSIZEß BWSIZE…ì…î,6…ïß clkß clkt…ñß lb_addrß addr_regß ASIZEØ   bØ    …óß lb_adv_ld_nß addr_adv_ld_n_reg…òß lb_bwß dm_regß BWSIZEØ   bØ    …ôß lb_rw_nß rd_wr_n_reg…öß ram_addrß SAß ASIZEØ   bØ    …õß ram_adv_ld_nß ADV_LD_N…úß ram_bw_nß BW_Nß BWSIZEØ   bØ    …ùß ram_rw_nß RW_N…ûß resetß reset_t…ü …°ß reset_t_ß RESET_N …£ß data_inout1ß
 data_inout…§+6…•ß BWSIZEß BWSIZE…¶ß DSIZEß DSIZE…ß…®,6…©ß clkß clkt…™ß ctrl_in_rw_nß
 delay_rw_nß DSIZEØ   bØ    …´ß data_inß delay_data_inß DSIZEØ   bØ    …¨ß dqß dqß DSIZEØ   bØ    …≠ß	 read_dataß	 read_dataß DSIZEØ   bØ    …Æß resetß reset_t…Ø …±ß pipe_delay1ß
 pipe_delay…≤+6…≥ß BWSIZEß BWSIZE…¥ß DSIZEß DSIZE…µß FLOWTHROUGHß FLOWTHROUGH…∂…∑,6…∏ß clkß clkt…πß delay_data_inß delay_data_inß DSIZEØ   bØ    …∫ß
 delay_rw_nß
 delay_rw_nß DSIZEØ   bØ    …ªß
 lb_data_inß data_in_regß DSIZEØ   bØ    …ºß lb_data_outß lb_data_outß DSIZEØ   bØ    …Ωß lb_rw_nß rd_wr_n_reg…æß ram_data_outß	 read_dataß DSIZEØ   bØ    …øß resetß reset_t…¿ …¬ß pipe_stage1ß
 pipe_stage…√+6…ƒß ASIZEß ASIZE…≈ß BWSIZEß BWSIZE…∆ß DSIZEß DSIZE…«…»,6……ß addrß addrß ASIZEØ   bØ    … ß addr_adv_ld_nß addr_adv_ld_n…Àß addr_adv_ld_n_regß addr_adv_ld_n_reg…Ãß addr_regß addr_regß ASIZEØ   bØ    …Õß clkß clkt…Œß data_inß data_inß DSIZEØ   bØ    …œß data_in_regß data_in_regß DSIZEØ   bØ    …–ß data_outß lb_data_outß DSIZEØ   bØ    …—ß data_out_regß data_outß DSIZEØ   bØ    …“ß dmß dmß BWSIZEØ   bØ    …”ß dm_regß dm_regß BWSIZEØ   bØ    …‘ß rd_wr_nß rd_wr_n…’ß rd_wr_n_regß rd_wr_n_reg…÷ß resetß reset_t…◊ …›ß clktß clk …‡*ß RTL ™
V 000080 60 7 1463086590740 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1463086590697 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1448 1463086590697 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1463086590697
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 67 1 . 26
BWSIZE 1 30 144 1 . 27
DSIZE 2 30 220 1 . 28
FLOWTHROUGH 3 30 297 1 . 29
ADDR_ADV_LD_N 4 29 373 1 . 32
RD_WR_N 5 29 463 1 . 33
RESET_N 6 29 553 1 . 34
clk 7 29 643 1 . 35
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 732 1 . 36
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1012 1 . 36
"-" 13 10 1266 0 . 0
~ANONYMOUS 14 24 1335 0 . 0
~ANONYMOUS 15 24 1388 0 . 0
ADDR 25 29 1443 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1517 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1799 1 . 37
DATA_IN 28 29 2054 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2129 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2411 1 . 38
DM 31 29 2666 1 . 38
ADV_LD_N 32 29 2742 1 . 39
RW_N 33 29 2833 1 . 40
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2923 1 . 41
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3205 1 . 41
BW_N 36 29 3460 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3535 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3817 1 . 42
DATA_OUT 39 29 4072 1 . 42
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4149 1 . 43
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4431 1 . 43
SA 42 29 4686 1 . 43
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4763 1 . 44
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5045 1 . 44
DQ 45 29 5300 1 . 44
#SPECIFICATION 
#END
I 000032 54 5375 0 zbt_ctrl_top
12
1
12
00000024
1
./compile/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 13 0
0
54
0
2
0
0
15
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000078 60 1240 1463086590896 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils
Ver. 1.01
     …`7Cß	 gen_utils(…b{ß
 XOR_REDUCEß ARGß std_logic_vectorVß UX01(…dsß resultß	 std_logic …e)…fß result¨0 …g/ß iuß ARG`Q…hß resultß resultYß ARGß i …i*Q …jVß result …k* …o{ß	 GenParity…pß Datauß std_logic_vector …qß ODDEVENuß	 std_logic …rß SIZEuß POSITIVE…sVß std_logic_vector…t(…usß iß NATURAL …vsß resultß std_logic_vectorß Dataß LengthØ   bØ     …w)…xß iØ     …ySß iß SIZEQ…zß resultß iØ   bß iß Dataß iØ   bß i …{ß resultß iØ   ß
 XOR_REDUCEß Dataß iØ   bß iYß ODDEVEN …|ß iß iØ	    …}*Q …~Vß result …*ß	 GenParity …Ñ{ß CheckParity…Öß Datauß std_logic_vector …Üß ODDEVENuß	 std_logic …áß SIZEuß POSITIVE…àVß	 std_logic…â(…äsß iß NATURAL …ãsß resultß	 std_logic …å)…çß iØ     ß result¨1 …éSß iß SIZEQ…èß resultß resultW…ê_ß
 XOR_REDUCEß Dataß iØ   bß iYß ODDEVEN …ëß iß iØ	    …í*Q …ìVß result …î*ß CheckParity …ôlß logic_UXLHZ_table(gß
 std_ulogicß LOWaß
 std_ulogicß HIGH.…öß
 std_ulogic …¶kß cvt_to_UXLHZß logic_UXLHZ_table…ß¨U…®¨X…©¨L…™¨H…´¨Z…¨¨W…≠¨L…Æ¨H…Ø¨-…∞ …µ{ß To_UXLHZß sß
 std_ulogicVß
 std_ulogic(…∂)…∑Vß cvt_to_UXLHZß s …∏* …∫*ß	 gen_utils ™
V 000080 60 7 1463086590896 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils__opt
2V 000085 60 17886 1463086591068 ./src/work/conversions.vhd*conversions|4+conversions
Ver. 1.01
    …D7Cß conversions(…Glß basetype(ß binaryß octalß decimalß hex …I{ß maxß xß yß integerVß integer(…J)…KBß xß yJVß x LVß y *B …L*ß max …N{ß minß xß yß integerVß integer(…O)…PBß xß yJVß x LVß y *B …Q*ß min …]{ß
 nextmultofß xß positive …^ß sizeß positiveVß positive(…_)…`Nß x\ß size(…aPØ    Vß sizeß xß size …bP0Vß sizeß xß sizeØ    …c*N …d*ß
 nextmultof …f{ß rtn_baseß baseß basetypeVß	 character(…g)…hNß base(…iPß binaryV¨b …jPß octalV¨o …kPß decimalV¨d …lPß hexV¨h …m*N …n*ß rtn_base …p{ß formatß rß string …qß baseß basetype …rß rtn_lenß natural …sß justifyß justify_side …tß basespecß b_specVß string(…usß int_rtn_lenß integer …v)…wBß basespecß yesJ…xß int_rtn_lenß rtn_lenØ    …yL…zß int_rtn_lenß rtn_len …{*B …|Bß int_rtn_lenß rß lengthJ…}Nß basespec(…~Pß noVß r …Pß yesVß rtn_baseß base!¨"!ß r!¨" …Ä*N …ÅL…ÇNß justify(…ÉPß left…ÑNß basespec(…ÖPß no…ÜVß r!ß fill¨ ß int_rtn_lenß rß length …áPß yes…àVß rtn_baseß base!¨"!ß r!¨"!…âß fill¨ ß int_rtn_lenß rß length …ä*N …ãPß right…åNß basespec(…çPß no…éVß fill¨ ß int_rtn_lenß rß length!ß r …èPß yes…êVß fill¨ ß int_rtn_lenß rß length!…ëß rtn_baseß base!¨"!ß r!¨" …í*N …ì*N …î*B …ï*ß format …ò{ß	 cnvt_baseß xß string …ôß inbaseß natural`Ø   aØ   Vß natural(…úsß rß tß naturalØ     …ùsß placeß positiveØ    …û)…ü/ß iuß xß reverse_rangeQ…†Nß xß i(…°P¨0ß tØ     …¢P¨1ß tØ    …£P¨2ß tØ    …§P¨3ß tØ    …•P¨4ß tØ    …¶P¨5ß tØ    …ßP¨6ß tØ    …®P¨7ß tØ    …©P¨8ß tØ    …™P¨9ß tØ	    …´P¨a¨Aß tØ
    …¨P¨b¨Bß tØ    …≠P¨c¨Cß tØ    …ÆP¨d¨Dß tØ    …ØP¨e¨Eß tØ    …∞P¨f¨Fß tØ    …±P¨_ß tØ     …≤ß placeß placeß inbase …≥P0…¥Gß false…µHß lf!…∂≠0   "CNVT_BASE found input value larger than base: "!ß lf!…∑≠   "Input value: "!ß xß i!…∏≠	   " Base: "!ß
 to_int_strß inbase!ß lf!…π≠   "converting input to integer 0"…∫Iß warning …ªVØ     …º*N …ΩBß tß inbaseØ   J…æGß false…øHß lf!…¿≠0   "CNVT_BASE found input value larger than base: "!ß lf!…¡≠   "Input value: "!ß xß i!…¬≠	   " Base: "!ß
 to_int_strß inbase!ß lf!…√≠   "converting input to integer 0"…ƒIß warning …≈VØ     …∆L…«ß rß rß tß place …»ß placeß placeß inbase ……*B … *Q …ÀVß r …Ã*ß	 cnvt_base …Œ{ß extendß xß	 std_logic …œß lenß positiveVß std_logic_vector(…–sß vß std_logic_vectorØ   aß len0ß x …—)…“Vß v …”*ß extend …ÿ{ß
 to_bin_strß xß std_logic_vector …Ÿß rtn_lenß naturalØ     …⁄ß justifyß justify_sideß right …€ß basespecß b_specß yesVß string(…›sß intß std_logic_vectorØ   aß xß lengthß x …ﬁsß rß stringØ   aß xß length0¨$ …ﬂ)…‡/ß iuß int`Q…·ß rß iaß iß
 to_bin_strß intß iß basespecß no …‚*Q …„Vß formatß rß binaryß rtn_lenß justifyß basespec …‰*ß
 to_bin_str …Ê{ß
 to_bin_strß xß	 std_logic …Áß rtn_lenß naturalØ     …Ëß justifyß justify_sideß right …Èß basespecß b_specß yesVß string(…Ísß rß stringØ   aØ    …Î)…ÏNß x(…ÌP¨0ß rØ   ¨0 …ÓP¨1ß rØ   ¨1 …ÔP¨Uß rØ   ¨U …P¨Xß rØ   ¨X …ÒP¨Zß rØ   ¨Z …ÚP¨Wß rØ   ¨W …ÛP¨Hß rØ   ¨H …ÙP¨Lß rØ   ¨L …ıP¨-ß rØ   ¨- …ˆ*N …˜Vß formatß rß binaryß rtn_lenß justifyß basespec …¯*ß
 to_bin_str …˙{ß
 to_bin_strß xß natural …˚ß rtn_lenß naturalØ     …¸ß justifyß justify_sideß right …˝ß basespecß b_specß yesVß string(…˛sß intß naturalß x  ˇ  sß ptrß positive`Ø   aØ    Ø     …sß rß stringØ   aØ    0¨$ …)…Bß intØ    J…Vß format≠   "0"ß binaryß rtn_lenß justifyß basespec …*B …Sß intØ    Q…Nß int]Ø   (…	PØ    ß rß ptr¨0 …
PØ   ß rß ptr¨1 …P0…Gß falseHß lf!≠   "TO_BIN_STR, shouldn't happen"…Iß failure …V≠   "$" …@ …*N …ß intß intØ    …ß ptrß ptrØ    …*Q …Vß formatß rß ptrØ   aØ    ß binaryß rtn_lenß justifyß basespec …*ß
 to_bin_str …{ß
 to_hex_strß xß std_logic_vector …ß rtn_lenß naturalØ     …ß justifyß justify_sideß right …ß basespecß b_specß yesVß string(…sß nxtß positiveß
 nextmultofß xß lengthØ    …sß intß std_logic_vectorØ   aß nxt0¨0 …sß ptrß positive`Ø   aß nxtØ   Ø   Ø    …sß rß stringØ   aß nxtØ   0¨$ … oß slv4(ß std_logic_vectorØ   aØ    …!)…"ß intß nxtß xß lengthØ   aß nxtß x …#Bß nxtß xß lengthØ    Wß xß xß left¨1J…$ß intØ   aß nxtß xß lengthß extendß xß xß leftß nxtß xß length …%*B …&/ß iuß int`Q…'UPß i]Ø   Ø    …(Nß slv4ß intß iaß iØ   (…)P≠   "0000"ß rß ptr¨0 …*P≠   "0001"ß rß ptr¨1 …+P≠   "0010"ß rß ptr¨2 …,P≠   "0011"ß rß ptr¨3 …-P≠   "0100"ß rß ptr¨4 ….P≠   "0101"ß rß ptr¨5 …/P≠   "0110"ß rß ptr¨6 …0P≠   "0111"ß rß ptr¨7 …1P≠   "1000"ß rß ptr¨8 …2P≠   "1001"ß rß ptr¨9 …3P≠   "1010"ß rß ptr¨A …4P≠   "1011"ß rß ptr¨B …5P≠   "1100"ß rß ptr¨C …6P≠   "1101"ß rß ptr¨D …7P≠   "1110"ß rß ptr¨E …8P≠   "1111"ß rß ptr¨F …9P≠   "ZZZZ"ß rß ptr¨Z …:P≠   "WWWW"ß rß ptr¨W …;P≠   "LLLL"ß rß ptr¨L …<P≠   "HHHH"ß rß ptr¨H …=P≠   "UUUU"ß rß ptr¨U …>P≠   "XXXX"ß rß ptr¨X …?P≠   "----"ß rß ptr¨- …@P0…AGß false…BHß lf!…C≠"   "TO_HEX_STR found illegal value: "!…Dß
 to_bin_strß intß iaß iØ   !ß lf!…E≠   "converting input to '-'"…FIß warning …Gß rß ptr¨- …H*N …Iß ptrß ptrØ    …J*Q …KVß formatß rß hexß rtn_lenß justifyß basespec …L*ß
 to_hex_str …N{ß
 to_hex_strß xß natural …Oß rtn_lenß naturalØ     …Pß justifyß justify_sideß right …Qß basespecß b_specß yesVß string(…Rsß intß naturalß x …Ssß ptrß positive`Ø   aØ   Ø    …Tsß rß stringØ   aØ   0¨$ …U)…VBß xØ    JVß format≠   "0"ß hexß rtn_lenß justifyß basespec *B …WSß intØ    Q…XNß int]Ø   (…YPØ    ß rß ptr¨0 …ZPØ   ß rß ptr¨1 …[PØ   ß rß ptr¨2 …\PØ   ß rß ptr¨3 …]PØ   ß rß ptr¨4 …^PØ   ß rß ptr¨5 …_PØ   ß rß ptr¨6 …`PØ   ß rß ptr¨7 …aPØ   ß rß ptr¨8 …bPØ	   ß rß ptr¨9 …cPØ
   ß rß ptr¨A …dPØ   ß rß ptr¨B …ePØ   ß rß ptr¨C …fPØ   ß rß ptr¨D …gPØ   ß rß ptr¨E …hPØ   ß rß ptr¨F …iP0…jGß falseHß lf!≠   "TO_HEX_STR, shouldn't happen"…kIß failure …lV≠   "$" …m*N …nß intß intØ    …oß ptrß ptrØ    …p*Q …qVß formatß rß ptrØ   aØ   ß hexß rtn_lenß justifyß basespec …r*ß
 to_hex_str …t{ß
 to_oct_strß xß std_logic_vector …uß rtn_lenß naturalØ     …vß justifyß justify_sideß right …wß basespecß b_specß yesVß string(…ysß nxtß positiveß
 nextmultofß xß lengthØ    …zsß intß std_logic_vectorØ   aß nxt0¨0 …{sß ptrß positive`Ø   aß nxtØ   Ø   Ø    …|sß rß stringØ   aß nxtØ   0¨$ …}oß slv3(ß std_logic_vectorØ   aØ    …~)…ß intß nxtß xß lengthØ   aß nxtß x …ÄBß nxtß xß lengthØ    Wß xß xß left¨1J…Åß intØ   aß nxtß xß lengthß extendß xß xß leftß nxtß xß length …Ç*B …É/ß iuß int`Q…ÑUPß i]Ø   Ø    …ÖNß slv3ß intß iaß iØ   (…ÜP≠   "000"ß rß ptr¨0 …áP≠   "001"ß rß ptr¨1 …àP≠   "010"ß rß ptr¨2 …âP≠   "011"ß rß ptr¨3 …äP≠   "100"ß rß ptr¨4 …ãP≠   "101"ß rß ptr¨5 …åP≠   "110"ß rß ptr¨6 …çP≠   "111"ß rß ptr¨7 …éP≠   "ZZZ"ß rß ptr¨Z …èP≠   "WWW"ß rß ptr¨W …êP≠   "LLL"ß rß ptr¨L …ëP≠   "HHH"ß rß ptr¨H …íP≠   "UUU"ß rß ptr¨U …ìP≠   "XXX"ß rß ptr¨X …îP≠   "---"ß rß ptr¨- …ïP0…ñGß false…óHß lf!…ò≠"   "TO_OCT_STR found illegal value: "!…ôß
 to_bin_strß intß iaß iØ   !ß lf!…ö≠   "converting input to '-'"…õIß warning …úß rß ptr¨- …ù*N …ûß ptrß ptrØ    …ü*Q …†Vß formatß rß octalß rtn_lenß justifyß basespec …°*ß
 to_oct_str …£{ß
 to_oct_strß xß natural …§ß rtn_lenß naturalØ     …•ß justifyß justify_sideß right …¶ß basespecß b_specß yesVß string(…ßsß intß naturalß x …®sß ptrß positive`Ø   aØ   Ø    …©sß rß stringØ   aØ   0¨$ …™)…´Bß xØ    JVß format≠   "0"ß octalß rtn_lenß justifyß basespec *B …¨Sß intØ    Q…≠Nß int]Ø   (…ÆPØ    ß rß ptr¨0 …ØPØ   ß rß ptr¨1 …∞PØ   ß rß ptr¨2 …±PØ   ß rß ptr¨3 …≤PØ   ß rß ptr¨4 …≥PØ   ß rß ptr¨5 …¥PØ   ß rß ptr¨6 …µPØ   ß rß ptr¨7 …∂P0…∑Gß falseHß lf!≠   "TO_OCT_STR, shouldn't happen"…∏Iß failure …πV≠   "$" …∫*N …ªß intß intØ    …ºß ptrß ptrØ    …Ω*Q …æVß formatß rß ptrØ   aØ   ß octalß rtn_lenß justifyß basespec …ø*ß
 to_oct_str …¡{ß
 to_int_strß xß natural …¬ß rtn_lenß naturalØ     …√ß justifyß justify_sideß right …ƒß basespecß b_specß yesVß string(…≈sß intß naturalß x …∆sß ptrß positive`Ø   aØ    Ø     …«sß rß stringØ   aØ    0¨$ …»)……Bß xØ    JVß format≠   "0"ß hexß rtn_lenß justifyß basespec … L…ÀSß intØ    Q…ÃNß int]Ø
   (…ÕPØ    ß rß ptr¨0 …ŒPØ   ß rß ptr¨1 …œPØ   ß rß ptr¨2 …–PØ   ß rß ptr¨3 …—PØ   ß rß ptr¨4 …“PØ   ß rß ptr¨5 …”PØ   ß rß ptr¨6 …‘PØ   ß rß ptr¨7 …’PØ   ß rß ptr¨8 …÷PØ	   ß rß ptr¨9 …◊P0…ÿGß falseHß lf!≠   "TO_INT_STR, shouldn't happen"…ŸIß failure …⁄V≠   "$" …€*N …‹ß intß intØ
    …›ß ptrß ptrØ    …ﬁ*Q …ﬂVß formatß rß ptrØ   aØ    ß decimalß rtn_lenß justifyß basespec …‡*B …·*ß
 to_int_str …„{ß
 to_int_strß xß std_logic_vector …‰ß rtn_lenß naturalØ     …Âß justifyß justify_sideß right …Êß basespecß b_specß yes…ÁVß string(…Ë)…ÈVß
 to_int_strß to_natß xß rtn_lenß justifyß basespec …Í*ß
 to_int_str …Ì{ß to_time_strß xß time…ÓVß string(…Ô)…Vß
 to_int_strß to_natß xß basespecß no!≠   " ns" …Ò*ß to_time_str …Û{ß fillß	 fill_charß	 character¨* …Ùß rtn_lenß integerØ   …ıVß string(…ˆsß rß stringØ   aß maxß rtn_lenØ   0ß	 fill_char …˜sß lenß integer …¯)…˘Bß rtn_lenØ   J…˙ß lenØ    …˚L…¸ß lenß rtn_len …˝*B …˛Vß rØ   aß len  ˛  *ß fill …{ß to_natß xß std_logic_vectorVß natural(…sß tß std_logic_vectorØ   aß xß lengthß x …sß intß std_logic_vectorØ   aØ   0¨0 …sß rß naturalØ     …sß placeß positiveØ    …	)…
Bß xß lengthØ    J…ß intß maxØ    ß xß lengthØ   aØ   ß tØ   aß xß length …L…ß intØ   aØ   ß tß xß lengthØ   aß xß length …*B …/ß iuß intß reverse_rangeQ…Nß intß i(…P¨1¨Hß rß rß place …P¨0¨L@ …P0…Gß false…Hß lf!…≠   "TO_NAT found illegal value: "!ß
 to_bin_strß intß i!ß lf!…≠   "converting input to integer 0"…Iß warning …VØ     …*N …TPß iØ    …ß placeß placeØ    …*Q …Vß r …*ß to_nat …!{ß to_natß xß	 std_logic…"Vß natural(…#)…$Nß x(…%P¨0VØ     …&P¨1VØ    …'P0…(Gß false…)Hß lf!…*≠   "TO_NAT found illegal value: "!ß
 to_bin_strß x!ß lf!…+≠   "converting input to integer 0"…,Iß warning …-VØ     ….*N …/*ß to_nat …1{ß to_natß xß time…2Vß natural(…3)…4Vß xØ   ß ns …5*ß to_nat …7{ß hß xß string …8ß rtn_lenß positive`Ø   aØ    Ø    …9Vß std_logic_vector(…>sß intß stringØ   aß xß lengthß x …?sß sizeß positiveß maxß xß lengthØ   ß rtn_len …@sß ptrß integer`Ø   aß sizeß size …Asß rß std_logic_vectorØ   aß size0¨0 …B)…C/ß iuß intß reverse_rangeQ…DNß intß i(…EP¨0ß rß ptrØ   aß ptr≠   "0000" …FP¨1ß rß ptrØ   aß ptr≠   "0001" …GP¨2ß rß ptrØ   aß ptr≠   "0010" …HP¨3ß rß ptrØ   aß ptr≠   "0011" …IP¨4ß rß ptrØ   aß ptr≠   "0100" …JP¨5ß rß ptrØ   aß ptr≠   "0101" …KP¨6ß rß ptrØ   aß ptr≠   "0110" …LP¨7ß rß ptrØ   aß ptr≠   "0111" …MP¨8ß rß ptrØ   aß ptr≠   "1000" …NP¨9ß rß ptrØ   aß ptr≠   "1001" …OP¨a¨Aß rß ptrØ   aß ptr≠   "1010" …PP¨b¨Bß rß ptrØ   aß ptr≠   "1011" …QP¨c¨Cß rß ptrØ   aß ptr≠   "1100" …RP¨d¨Dß rß ptrØ   aß ptr≠   "1101" …SP¨e¨Eß rß ptrØ   aß ptr≠   "1110" …TP¨f¨Fß rß ptrØ   aß ptr≠   "1111" …UP¨Uß rß ptrØ   aß ptr≠   "UUUU" …VP¨Xß rß ptrØ   aß ptr≠   "XXXX" …WP¨Zß rß ptrØ   aß ptr≠   "ZZZZ" …XP¨Wß rß ptrØ   aß ptr≠   "WWWW" …YP¨Hß rß ptrØ   aß ptr≠   "HHHH" …ZP¨Lß rß ptrØ   aß ptr≠   "LLLL" …[P¨-ß rß ptrØ   aß ptr≠   "----" …\P¨_ß ptrß ptrØ    …]P0…^Gß false…_Hß lf!…`≠.   "O conversion found illegal input character: "!…aß intß i!ß lf!≠    "converting character to '----'"…bIß warning …cß rß ptrØ   aß ptr≠   "----" …d*N …eß ptrß ptrØ    …f*Q …gVß rß sizeß rtn_lenØ   aß size …h*ß h …j{ß dß xß string …kß rtn_lenß positive`Ø   aØ    Ø    …lVß std_logic_vector(…p)…qVß to_slvß	 cnvt_baseß xØ
   ß rtn_len …r*ß d …t{ß oß xß string …uß rtn_lenß positive`Ø   aØ    Ø    …vVß std_logic_vector(…zsß intß stringØ   aß xß lengthß x …{sß sizeß positiveß maxß xß lengthØ   ß rtn_len …|sß ptrß integer`Ø   aß sizeß size …}sß rß std_logic_vectorØ   aß size0¨0 …~)…/ß iuß intß reverse_rangeQ…ÄNß intß i(…ÅP¨0ß rß ptrØ   aß ptr≠   "000" …ÇP¨1ß rß ptrØ   aß ptr≠   "001" …ÉP¨2ß rß ptrØ   aß ptr≠   "010" …ÑP¨3ß rß ptrØ   aß ptr≠   "011" …ÖP¨4ß rß ptrØ   aß ptr≠   "100" …ÜP¨5ß rß ptrØ   aß ptr≠   "101" …áP¨6ß rß ptrØ   aß ptr≠   "110" …àP¨7ß rß ptrØ   aß ptr≠   "111" …âP¨Uß rß ptrØ   aß ptr≠   "UUU" …äP¨Xß rß ptrØ   aß ptr≠   "XXX" …ãP¨Zß rß ptrØ   aß ptr≠   "ZZZ" …åP¨Wß rß ptrØ   aß ptr≠   "WWW" …çP¨Hß rß ptrØ   aß ptr≠   "HHH" …éP¨Lß rß ptrØ   aß ptr≠   "LLL" …èP¨-ß rß ptrØ   aß ptr≠   "---" …êP¨_ß ptrß ptrØ    …ëP0…íGß false…ìHß lf!…î≠.   "O conversion found illegal input character: "!…ïß intß i!ß lf!≠   "converting character to '---'"…ñIß warning …óß rß ptrØ   aß ptr≠   "---" …ò*N …ôß ptrß ptrØ    …ö*Q …õVß rß sizeß rtn_lenØ   aß size …ú*ß o …û{ß bß xß string …üß rtn_lenß positive`Ø   aØ    Ø    …†Vß std_logic_vector(…§sß intß stringØ   aß xß lengthß x …•sß sizeß positiveß maxß xß lengthß rtn_len …¶sß ptrß integer`Ø    aß sizeØ   ß size …ßsß rß std_logic_vectorØ   aß size0¨0 …®)…©/ß iuß intß reverse_rangeQ…™Nß intß i(…´P¨0ß rß ptr¨0 …¨P¨1ß rß ptr¨1 …≠P¨Uß rß ptr¨U …ÆP¨Xß rß ptr¨X …ØP¨Zß rß ptr¨Z …∞P¨Wß rß ptr¨W …±P¨Hß rß ptr¨H …≤P¨Lß rß ptr¨L …≥P¨-ß rß ptr¨- …¥P¨_ß ptrß ptrØ    …µP0…∂Gß false…∑Hß lf!…∏≠.   "B conversion found illegal input character: "!…πß intß i!ß lf!≠   "converting character to '-'"…∫Iß warning …ªß rß ptr¨- …º*N …Ωß ptrß ptrØ    …æ*Q …øVß rß sizeß rtn_lenØ   aß size …¿*ß b …¬{ß hß xß string…√Vß natural(…»)……Vß	 cnvt_baseß xØ    … *ß h …Ã{ß dß xß string…ÕVß natural(…—)…“Vß	 cnvt_baseß xØ
    …”*ß d …’{ß oß xß string…÷Vß natural(…⁄)…€Vß	 cnvt_baseß xØ    …‹*ß o …ﬁ{ß bß xß string…ﬂVß natural(…„)…‰Vß	 cnvt_baseß xØ    …Â*ß b …Á{ß to_slvß xß natural …Ëß rtn_lenß positive`Ø   aØ    Ø    …ÈVß std_logic_vector(…Îsß intß naturalß x …Ïsß ptrß positiveØ     …Ìsß rß std_logic_vectorØ   aØ    0¨0 …Ó)…ÔSß intØ    Q…Nß int]Ø   (…ÒPØ    ß rß ptr¨0 …ÚPØ   ß rß ptr¨1 …ÛP0…ÙGß falseHß lf!≠   "TO_SLV, shouldn't happen"…ıIß failure …ˆV≠   "0" …˜*N …¯ß intß intØ    …˘ß ptrß ptrØ    …˙*Q …˚Vß rØ!   ß rtn_lenaØ     …¸*ß to_slv …˛{ß to_slß xß natural ˝  Vß	 std_logic(…sß rß	 std_logic¨0 …)…Nß x(…PØ    @ …PØ   ß r¨1 …P0…Gß false…Hß lf!…	≠'   "TO_SL found illegal input character: "!…
ß
 to_int_strß x!ß lf!≠   "converting character to '-'"…Iß warning …V¨- …*N …Vß r …*ß to_sl …{ß to_timeß xß naturalVß time(…)…Vß xØ   ß ns …*ß to_time …{ß to_intß xß std_logic_vectorVß integer(…sß tß std_logic_vectorß xß lengthbØ   ß x …sß intß std_logic_vectorØ    bØ   0¨0 …sß signß	 std_logic¨0 …sß sizeß integerØ     …sß invß booleanß false …sß rß integerØ     …sß placeß positiveØ    … )…!Bß xß lengthØ!   J…"ß signß tß xß length …#/ß iuß tß reverse_rangeQ…$Bß sign¨1J…%Bß invß trueJ…&ß tß i_ß tß i …'Kß tß i¨1J…(ß invß true …)*B …**B …+ß sizeß sizeØ    …,*Q …-ß invß false …./ß iuØ   aß sizeØ   Q…/Nß tß i(…0P¨1¨Hß rß rß place …1P¨0¨L@ …2P0…3Gß false…4Hß lf!…5≠   " TO_INT found illegal value "…6Iß warning …7VØ     …8*N …9ß placeß placeØ    …:*Q …;Bß sign¨1J…<Vß r …=L…>Vß r …?*B …@L…Aß intß tØ    bØ    …Bß signß tØ     …C/ß iuØ   aØ   Q…DBß sign¨1J…EBß invß trueJ…Fß intß i_ß intß i …GKß intß i¨1J…Hß invß true …I*B …J*B …K*Q …Lß invß false …M/ß iuØ   aØ   Q…NNß intß i(…OP¨1¨Hß rß rß place …PP¨0¨L@ …QP0…RGß false…SHß lf!…T≠   " TO_INT found illegal value "…UIß warning …VVØ     …W*N …Xß placeß placeØ    …Y*Q …ZBß sign¨1J…[Vß r …\L…]Vß r …^*B …_*B …`*ß to_int …b*ß conversions ™
V 000086 60 7 1463086591068 ./src/work/conversions.vhd*conversions|4+conversions__opt
2I 000044 52 17562         1463086640845 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 67 63
270
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 68 64
271
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 69 65
272
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
277
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
278
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
279
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
280
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
281
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
282
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
282
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
283
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
283
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
284
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
284
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
285
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
285
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
286
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
286
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
286
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
287
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
288
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
289
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
289
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
289
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
290
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
291
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
292
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
293
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
294
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
295
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
296
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
399
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
400
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
401
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
401
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
402
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
402
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
403
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
404
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
405
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
406
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
407
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
408
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
409
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
410
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
411
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
412
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
413
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
414
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
414
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
414
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
928
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1112 116
928
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
928
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
936
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1463086640811 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
     …≈8ß rtl.ß
 idt71v3556(…»dß VITAL_LEVEL0.ß rtl8(ß TRUE ……kß partIDß STRING≠   "idt71v3156" …Œpß A0_ipdß
 std_ulogic¨U …œpß A10_ipdß
 std_ulogic¨U …–pß A11_ipdß
 std_ulogic¨U …—pß A12_ipdß
 std_ulogic¨U …“pß A13_ipdß
 std_ulogic¨U …”pß A14_ipdß
 std_ulogic¨U …‘pß A15_ipdß
 std_ulogic¨U …’pß A1_ipdß
 std_ulogic¨U …÷pß A2_ipdß
 std_ulogic¨U …◊pß A3_ipdß
 std_ulogic¨U …ÿpß A4_ipdß
 std_ulogic¨U …Ÿpß A5_ipdß
 std_ulogic¨U …⁄pß A6_ipdß
 std_ulogic¨U …€pß A7_ipdß
 std_ulogic¨U …‹pß A8_ipdß
 std_ulogic¨U …›pß A16_ipdß
 std_ulogic¨U …ﬁpß A9_ipdß
 std_ulogic¨U …ﬂpß ADV_ipdß
 std_ulogic¨U …‡pß
 BWANeg_ipdß
 std_ulogic¨U …·pß
 BWBNeg_ipdß
 std_ulogic¨U …‚pß
 BWCNeg_ipdß
 std_ulogic¨U …„pß
 BWDNeg_ipdß
 std_ulogic¨U …‰pß
 CE1Neg_ipdß
 std_ulogic¨U …Âpß
 CE2Neg_ipdß
 std_ulogic¨U …Êpß CE2_ipdß
 std_ulogic¨U …Ápß CLKENNeg_ipdß
 std_ulogic¨U …Ëpß CLK_ipdß
 std_ulogic¨U …Èpß DQA0_ipdß
 std_ulogic¨U …Ípß DQA1_ipdß
 std_ulogic¨U …Îpß DQA2_ipdß
 std_ulogic¨U …Ïpß DQA3_ipdß
 std_ulogic¨U …Ìpß DQA4_ipdß
 std_ulogic¨U …Ópß DQA5_ipdß
 std_ulogic¨U …Ôpß DQA6_ipdß
 std_ulogic¨U …pß DQA7_ipdß
 std_ulogic¨U …Òpß DQB0_ipdß
 std_ulogic¨U …Úpß DQB1_ipdß
 std_ulogic¨U …Ûpß DQB2_ipdß
 std_ulogic¨U …Ùpß DQB3_ipdß
 std_ulogic¨U …ıpß DQB4_ipdß
 std_ulogic¨U …ˆpß DQB5_ipdß
 std_ulogic¨U …˜pß DQB6_ipdß
 std_ulogic¨U …¯pß DQB7_ipdß
 std_ulogic¨U …˘pß DQC0_ipdß
 std_ulogic¨U …˙pß DQC1_ipdß
 std_ulogic¨U …˚pß DQC2_ipdß
 std_ulogic¨U …¸pß DQC3_ipdß
 std_ulogic¨U …˝pß DQC4_ipdß
 std_ulogic¨U …˛pß DQC5_ipdß
 std_ulogic¨U  ˇ   pß DQC6_ipdß
 std_ulogic¨U …pß DQC7_ipdß
 std_ulogic¨U …pß DQD0_ipdß
 std_ulogic¨U …pß DQD1_ipdß
 std_ulogic¨U …pß DQD2_ipdß
 std_ulogic¨U …pß DQD3_ipdß
 std_ulogic¨U …pß DQD4_ipdß
 std_ulogic¨U …pß DQD5_ipdß
 std_ulogic¨U …pß DQD6_ipdß
 std_ulogic¨U …	pß DQD7_ipdß
 std_ulogic¨U …
pß DQA8_ipdß
 std_ulogic¨U …pß DQB8_ipdß
 std_ulogic¨U …pß DQC8_ipdß
 std_ulogic¨U …pß DQD8_ipdß
 std_ulogic¨U …pß
 LBONeg_ipdß
 std_ulogic¨1 …pß	 OENeg_ipdß
 std_ulogic¨U …pß R_ipdß
 std_ulogic¨U …)…ß Behavior9(…,ß BWDNInuß
 std_ulogic¨U …ß BWCNInuß
 std_ulogic¨U …ß BWBNInuß
 std_ulogic¨U …ß BWANInuß
 std_ulogic¨U …ß DatDInuß std_logic_vectorØ   bØ     …ß DatCInuß std_logic_vectorØ   bØ     …ß DatBInuß std_logic_vectorØ   bØ     …ß DatAInuß std_logic_vectorØ   bØ     …ß DataOutvß std_logic_vectorØ#   bØ    0¨Z … ß CLKInuß
 std_ulogic¨U …!ß CKENInuß
 std_ulogic¨U …"ß	 AddressInuß std_logic_vectorØ   bØ     …#ß OENegInuß
 std_ulogic¨U …$ß RInuß
 std_ulogic¨U …%ß ADVInuß
 std_ulogic¨U …&ß CE2Inuß
 std_ulogic¨U …'ß LBONegInuß
 std_ulogic¨1 …(ß CE1NegInuß
 std_ulogic¨U …)ß CE2NegInuß
 std_ulogic¨U …*,6ß BWDNInß
 BWDNeg_ipd…+ß BWCNInß
 BWCNeg_ipd…,ß BWBNInß
 BWBNeg_ipd…-ß BWANInß
 BWANeg_ipd….ß CLKInß CLK_ipd…/ß CKENInß CLKENNeg_ipd…0ß OENegInß	 OENeg_ipd…1ß RInß R_ipd…2ß ADVInß ADV_ipd…3ß CE2Inß CE2_ipd…4ß LBONegInß
 LBONeg_ipd…5ß CE1NegInß
 CE1Neg_ipd…6ß CE2NegInß
 CE2Neg_ipd…7ß DataOutØ    ß DQA0…8ß DataOutØ   ß DQA1…9ß DataOutØ   ß DQA2…:ß DataOutØ   ß DQA3…;ß DataOutØ   ß DQA4…<ß DataOutØ   ß DQA5…=ß DataOutØ   ß DQA6…>ß DataOutØ   ß DQA7…?ß DataOutØ   ß DQA8…@ß DataOutØ	   ß DQB0…Aß DataOutØ
   ß DQB1…Bß DataOutØ   ß DQB2…Cß DataOutØ   ß DQB3…Dß DataOutØ   ß DQB4…Eß DataOutØ   ß DQB5…Fß DataOutØ   ß DQB6…Gß DataOutØ   ß DQB7…Hß DataOutØ   ß DQB8…Iß DataOutØ   ß DQC0…Jß DataOutØ   ß DQC1…Kß DataOutØ   ß DQC2…Lß DataOutØ   ß DQC3…Mß DataOutØ   ß DQC4…Nß DataOutØ   ß DQC5…Oß DataOutØ   ß DQC6…Pß DataOutØ   ß DQC7…Qß DataOutØ   ß DQC8…Rß DataOutØ   ß DQD0…Sß DataOutØ   ß DQD1…Tß DataOutØ   ß DQD2…Uß DataOutØ   ß DQD3…Vß DataOutØ   ß DQD4…Wß DataOutØ    ß DQD5…Xß DataOutØ!   ß DQD6…Yß DataOutØ"   ß DQD7…Zß DataOutØ#   ß DQD8…[ß DatAInØ    ß DQA0_ipd…\ß DatAInØ   ß DQA1_ipd…]ß DatAInØ   ß DQA2_ipd…^ß DatAInØ   ß DQA3_ipd…_ß DatAInØ   ß DQA4_ipd…`ß DatAInØ   ß DQA5_ipd…aß DatAInØ   ß DQA6_ipd…bß DatAInØ   ß DQA7_ipd…cß DatAInØ   ß DQA8_ipd…dß DatBInØ    ß DQB0_ipd…eß DatBInØ   ß DQB1_ipd…fß DatBInØ   ß DQB2_ipd…gß DatBInØ   ß DQB3_ipd…hß DatBInØ   ß DQB4_ipd…iß DatBInØ   ß DQB5_ipd…jß DatBInØ   ß DQB6_ipd…kß DatBInØ   ß DQB7_ipd…lß DatBInØ   ß DQB8_ipd…mß DatCInØ    ß DQC0_ipd…nß DatCInØ   ß DQC1_ipd…oß DatCInØ   ß DQC2_ipd…pß DatCInØ   ß DQC3_ipd…qß DatCInØ   ß DQC4_ipd…rß DatCInØ   ß DQC5_ipd…sß DatCInØ   ß DQC6_ipd…tß DatCInØ   ß DQC7_ipd…uß DatCInØ   ß DQC8_ipd…vß DatDInØ    ß DQD0_ipd…wß DatDInØ   ß DQD1_ipd…xß DatDInØ   ß DQD2_ipd…yß DatDInØ   ß DQD3_ipd…zß DatDInØ   ß DQD4_ipd…{ß DatDInØ   ß DQD5_ipd…|ß DatDInØ   ß DQD6_ipd…}ß DatDInØ   ß DQD7_ipd…~ß DatDInØ   ß DQD8_ipd…ß	 AddressInØ    ß A0_ipd…Äß	 AddressInØ   ß A1_ipd…Åß	 AddressInØ   ß A2_ipd…Çß	 AddressInØ   ß A3_ipd…Éß	 AddressInØ   ß A4_ipd…Ñß	 AddressInØ   ß A5_ipd…Öß	 AddressInØ   ß A6_ipd…Üß	 AddressInØ   ß A7_ipd…áß	 AddressInØ   ß A8_ipd…àß	 AddressInØ	   ß A9_ipd…âß	 AddressInØ
   ß A10_ipd…äß	 AddressInØ   ß A11_ipd…ãß	 AddressInØ   ß A12_ipd…åß	 AddressInØ   ß A13_ipd…çß	 AddressInØ   ß A14_ipd…éß	 AddressInØ   ß A15_ipd…èß	 AddressInØ   ß A16_ipd …êlß	 mem_state(ß deselß begin_rdß begin_wrß burst_rdß burst_wr …ëpß stateß	 mem_state …ílß sequence(gØ    aØ   .ß INTEGER`Ø   aØ    …ìlß seqtab(gØ    aØ   .ß sequence …îkß il0ß sequenceØ    Ø   Ø   Ø    …ïkß il1ß sequenceØ    Ø   Ø   Ø    …ñkß il2ß sequenceØ    Ø   Ø   Ø    …ókß il3ß sequenceØ    Ø   Ø   Ø    …òkß ilß seqtabß il0ß il1ß il2ß il3 …ôkß ln0ß sequenceØ    Ø   Ø   Ø    …ökß ln1ß sequenceØ    Ø   Ø   Ø    …õkß ln2ß sequenceØ    Ø   Ø   Ø    …úkß ln3ß sequenceØ    Ø   Ø   Ø    …ùkß lnß seqtabß ln0ß ln1ß ln2ß ln3 …ûpß	 Burst_Seqß seqtab …üpß D_zdß std_logic_vectorØ#   bØ     …†)…°ß Burst_Setup;…¢)…£Bß LBONegIn¨1J…§ß	 Burst_Seqß il …•L…¶ß	 Burst_Seqß ln …ß*B …®D …©*; …™ß Behavior;ß BWDNInß BWCNInß BWBNInß BWANInß DatDInß DatCInß DatBInß DatAInß CLKInß CKENInß	 AddressInß RInß OENegInß ADVInß CE2Inß CE1NegInß CE2NegIn…´lß command_type(ß dsß burstß readß write …¨sß Tviol_BWDN_CLKß X01¨0 …≠sß TD_BWDN_CLKß VitalTimingDataType …Æsß Tviol_BWCN_CLKß X01¨0 …Øsß TD_BWCN_CLKß VitalTimingDataType …∞sß Tviol_BWBN_CLKß X01¨0 …±sß TD_BWBN_CLKß VitalTimingDataType …≤sß Tviol_BWAN_CLKß X01¨0 …≥sß TD_BWAN_CLKß VitalTimingDataType …¥sß Tviol_CKENIn_CLKß X01¨0 …µsß TD_CKENIn_CLKß VitalTimingDataType …∂sß Tviol_ADVIn_CLKß X01¨0 …∑sß TD_ADVIn_CLKß VitalTimingDataType …∏sß Tviol_CE1NegIn_CLKß X01¨0 …πsß TD_CE1NegIn_CLKß VitalTimingDataType …∫sß Tviol_CE2NegIn_CLKß X01¨0 …ªsß TD_CE2NegIn_CLKß VitalTimingDataType …ºsß Tviol_CE2In_CLKß X01¨0 …Ωsß TD_CE2In_CLKß VitalTimingDataType …æsß Tviol_RIn_CLKß X01¨0 …øsß
 TD_RIn_CLKß VitalTimingDataType …¿sß Tviol_DatDIn_CLKß X01¨0 …¡sß TD_DatDIn_CLKß VitalTimingDataType …¬sß Tviol_DatCIn_CLKß X01¨0 …√sß TD_DatCIn_CLKß VitalTimingDataType …ƒsß Tviol_DatBIn_CLKß X01¨0 …≈sß TD_DatBIn_CLKß VitalTimingDataType …∆sß Tviol_DatAIn_CLKß X01¨0 …«sß TD_DatAIn_CLKß VitalTimingDataType …»sß Tviol_AddressIn_CLKß X01¨0 ……sß TD_AddressIn_CLKß VitalTimingDataType … sß	 Pviol_CLKß X01¨0 …Àsß PD_CLKß VitalPeriodDataTypeß VitalPeriodDataInit …Ãlß MemStore(gØ    aØ÷¸  .ß INTEGER`Ø   aØˇ   …Õsß MemDataAß MemStore …Œsß MemDataBß MemStore …œsß MemDataCß MemStore …–sß MemDataDß MemStore …—sß MemAddrß NATURAL`Ø    aØ÷¸   …“sß MemAddr1ß NATURAL`Ø    aØ÷¸   …”sß	 startaddrß NATURAL`Ø    aØ÷¸   …‘sß	 Burst_Cntß NATURAL`Ø    aØ   Ø     …’sß memstartß NATURAL`Ø    aØ   Ø     …÷sß offsetß INTEGER`Ø   aØ   Ø     …◊sß commandß command_type …ÿsß BWD1ß UX01 …Ÿsß BWC1ß UX01 …⁄sß BWB1ß UX01 …€sß BWA1ß UX01 …‹sß BWD2ß UX01 …›sß BWC2ß UX01 …ﬁsß BWB2ß UX01 …ﬂsß BWA2ß UX01 …‡sß wr1ß BOOLEANß false …·sß wr2ß BOOLEANß false …‚sß wr3ß BOOLEANß false …„sß	 Violationß X01¨0 …‰sß OBuf1ß std_logic_vectorØ#   bØ    0¨Z …Âsß OBuf2ß std_logic_vectorØ#   bØ    0¨Z …Ê)…ÁBß TimingChecksOnJ…Ëß VitalSetupHoldCheckß
 TestSignalß BWDNInß TestSignalName≠   "BWD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWDN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWDN_CLK …Èß VitalSetupHoldCheckß
 TestSignalß BWCNInß TestSignalName≠   "BWC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWCN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWCN_CLK …Íß VitalSetupHoldCheckß
 TestSignalß BWBNInß TestSignalName≠   "BWB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWBN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWBN_CLK …Îß VitalSetupHoldCheckß
 TestSignalß BWANInß TestSignalName≠   "BWA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWAN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWAN_CLK …Ïß VitalSetupHoldCheckß
 TestSignalß CKENInß TestSignalName≠
   "CLKENNeg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CLKENNeg_CLKß SetupLowß tsetup_CLKENNeg_CLKß HoldHighß thold_CLKENNeg_CLKß HoldLowß thold_CLKENNeg_CLKß CheckEnabledß TRUEß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CKENIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CKENIn_CLK …Ìß VitalSetupHoldCheckß
 TestSignalß ADVInß TestSignalName≠   "ADV"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_ADV_CLKß SetupLowß tsetup_ADV_CLKß HoldHighß thold_ADV_CLKß HoldLowß thold_ADV_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_ADVIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_ADVIn_CLK …Óß VitalSetupHoldCheckß
 TestSignalß CE1NegInß TestSignalName≠   "CE1Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE1NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE1NegIn_CLK …Ôß VitalSetupHoldCheckß
 TestSignalß CE2NegInß TestSignalName≠   "CE2Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2NegIn_CLK …ß VitalSetupHoldCheckß
 TestSignalß CE2Inß TestSignalName≠   "CE2"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2In_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2In_CLK …Òß VitalSetupHoldCheckß
 TestSignalß RInß TestSignalName≠   "R"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_R_CLKß SetupLowß tsetup_R_CLKß HoldHighß thold_R_CLKß HoldLowß thold_R_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß
 TD_RIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_RIn_CLK …Úß VitalSetupHoldCheckß
 TestSignalß	 AddressInß TestSignalName≠	   "Address"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_A0_CLKß SetupLowß tsetup_A0_CLKß HoldHighß thold_A0_CLKß HoldLowß thold_A0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_AddressIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_AddressIn_CLK …Ûß VitalSetupHoldCheckß
 TestSignalß DatDInß TestSignalName≠   "DatD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatDIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatDIn_CLK …Ùß VitalSetupHoldCheckß
 TestSignalß DatCInß TestSignalName≠   "DatC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatCIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatCIn_CLK …ıß VitalSetupHoldCheckß
 TestSignalß DatBInß TestSignalName≠   "DatB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatBIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatBIn_CLK …ˆß VitalSetupHoldCheckß
 TestSignalß DatAInß TestSignalName≠   "DatA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatAIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatAIn_CLK …˜ß VitalPeriodPulseCheckß
 TestSignalß CLKInß TestSignalName≠   "CLK"ß Periodß tperiod_CLK_posedgeß PulseWidthLowß tpw_CLK_negedgeß PulseWidthHighß tpw_CLK_posedgeß
 PeriodDataß PD_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß	 Pviol_CLKß	 HeaderMsgß InstancePath!ß partIDß CheckEnabledß CKENIn¨0 …¯ß	 Violationß	 Pviol_CLKXß Tviol_DatAIn_CLKXß Tviol_DatBIn_CLKXß Tviol_DatCIn_CLKXß Tviol_DatDIn_CLKXß Tviol_AddressIn_CLKXß Tviol_RIn_CLKXß Tviol_CE2In_CLKXß Tviol_CE2NegIn_CLKXß Tviol_CE1NegIn_CLKXß Tviol_ADVIn_CLKXß Tviol_CKENIn_CLKXß Tviol_BWAN_CLKXß Tviol_BWBN_CLKXß Tviol_BWCN_CLKXß Tviol_BWDN_CLK …˘Gß	 Violation¨0Hß InstancePath!ß partID!≠   ": simulation may be"!≠&   " inaccurate due to timing violations"Iß SeverityMode …˙*B …˚Bß rising_edgeß CLKInWß CKENIn¨0J…¸G_ß Is_Xß BWDNInHß InstancePath!ß partID!≠   ": Unusable value for BWDN"Iß SeverityMode …˝G_ß Is_Xß BWCNInHß InstancePath!ß partID!≠   ": Unusable value for BWCN"Iß SeverityMode …˛G_ß Is_Xß BWBNInHß InstancePath!ß partID!≠   ": Unusable value for BWBN"Iß SeverityMode  ˛  G_ß Is_Xß BWANInHß InstancePath!ß partID!≠   ": Unusable value for BWAN"Iß SeverityMode …G_ß Is_Xß RInHß InstancePath!ß partID!≠   ": Unusable value for R"Iß SeverityMode …G_ß Is_Xß ADVInHß InstancePath!ß partID!≠   ": Unusable value for ADV"Iß SeverityMode …G_ß Is_Xß CE2InHß InstancePath!ß partID!≠   ": Unusable value for CE2"Iß SeverityMode …G_ß Is_Xß CE1NegInHß InstancePath!ß partID!≠   ": Unusable value for CE1Neg"Iß SeverityMode …G_ß Is_Xß CE2NegInHß InstancePath!ß partID!≠   ": Unusable value for CE2Neg"Iß SeverityMode …Bß ADVIn¨0Wß CE1NegIn¨1Xß CE2NegIn¨1Xß CE2In¨0J…ß commandß ds …Kß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1Wß ADVIn¨0J…	Bß RIn¨1J…
ß commandß read …L…ß commandß write …*B …Kß ADVIn¨1Wß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1J…ß commandß burst …L…Gß falseHß InstancePath!ß partID!≠   ": Could not decode "!≠
   "command."Iß SeverityMode …*B …ß wr3ß wr2 …ß wr2ß wr1 …ß wr1ß false …Bß wr3J…Bß BWA2¨0J…Bß	 Violation¨XJ…ß MemDataAß MemAddr1Ø    …L…ß MemDataAß MemAddr1ß to_natß DatAIn …*B …*B …Bß BWB2¨0J…Bß	 Violation¨XJ… ß MemDataBß MemAddr1Ø    …!L…"ß MemDataBß MemAddr1ß to_natß DatBIn …#*B …$*B …%Bß BWC2¨0J…&Bß	 Violation¨XJ…'ß MemDataCß MemAddr1Ø    …(L…)ß MemDataCß MemAddr1ß to_natß DatCIn …**B …+*B …,Bß BWD2¨0J…-Bß	 Violation¨XJ….ß MemDataDß MemAddr1Ø    …/L…0ß MemDataDß MemAddr1ß to_natß DatDIn …1*B …2*B …3*B …4ß MemAddr1ß MemAddr …5ß OBuf2ß OBuf1 …6Nß state(…7Pß desel…8Nß command(…9Pß ds…:ß OBuf10¨Z …;Pß read…<ß stateß begin_rd …=ß MemAddrß to_natß	 AddressIn …>ß	 startaddrß MemAddr …?ß memstartß to_natß	 AddressInØ   bØ     …@Bß MemDataAß MemAddrØ   J…Aß OBuf1Ø   bØ    0¨U …BKß MemDataAß MemAddrØ   J…Cß OBuf1Ø   bØ    0¨X …DL…Eß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …F*B …GBß MemDataBß MemAddrØ   J…Hß OBuf1Ø   bØ	   0¨U …IKß MemDataBß MemAddrØ   J…Jß OBuf1Ø   bØ	   0¨X …KL…Lß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …M*B …NBß MemDataCß MemAddrØ   J…Oß OBuf1Ø   bØ   0¨U …PKß MemDataCß MemAddrØ   J…Qß OBuf1Ø   bØ   0¨X …RL…Sß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …T*B …UBß MemDataDß MemAddrØ   J…Vß OBuf1Ø#   bØ   0¨U …WKß MemDataDß MemAddrØ   J…Xß OBuf1Ø#   bØ   0¨X …YL…Zß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …[*B …\Pß write…]ß stateß begin_wr …^ß MemAddrß to_natß	 AddressIn …_ß	 startaddrß MemAddr …`ß memstartß to_natß	 AddressInØ   bØ     …aß OBuf10¨Z …bß BWA1ß BWANIn …cß BWB1ß BWBNIn …dß BWC1ß BWCNIn …eß BWD1ß BWDNIn …fß wr1ß TRUE …gPß burst…hß OBuf10¨Z …i*N …jPß begin_rd…kß	 Burst_CntØ     …lNß command(…mPß ds…nß stateß desel …oß OBuf10¨Z …pPß read…qß stateß begin_rd …rß MemAddrß to_natß	 AddressIn …sß	 startaddrß MemAddr …tß memstartß to_natß	 AddressInØ   bØ     …uBß MemDataAß MemAddrØ   J…vß OBuf1Ø   bØ    0¨U …wKß MemDataAß MemAddrØ   J…xß OBuf1Ø   bØ    0¨X …yL…zß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …{*B …|Bß MemDataBß MemAddrØ   J…}ß OBuf1Ø   bØ	   0¨U …~Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …ÄL…Åß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Ç*B …ÉBß MemDataCß MemAddrØ   J…Ñß OBuf1Ø   bØ   0¨U …ÖKß MemDataCß MemAddrØ   J…Üß OBuf1Ø   bØ   0¨X …áL…àß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …â*B …äBß MemDataDß MemAddrØ   J…ãß OBuf1Ø#   bØ   0¨U …åKß MemDataDß MemAddrØ   J…çß OBuf1Ø#   bØ   0¨X …éL…èß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …ê*B …ëPß write…íß stateß begin_wr …ìß MemAddrß to_natß	 AddressIn …îß	 startaddrß MemAddr …ïß memstartß to_natß	 AddressInØ   bØ     …ñß OBuf10¨Z …óß BWA1ß BWANIn …òß BWB1ß BWBNIn …ôß BWC1ß BWCNIn …öß BWD1ß BWDNIn …õß wr1ß TRUE …úPß burst…ùß stateß burst_rd …ûß	 Burst_Cntß	 Burst_CntØ    …üBß	 Burst_CntØ   J…†ß	 Burst_CntØ     …°*B …¢ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …£ß MemAddrß	 startaddrß offset …§Bß MemDataAß MemAddrØ   J…•ß OBuf1Ø   bØ    0¨U …¶Kß MemDataAß MemAddrØ   J…ßß OBuf1Ø   bØ    0¨X …®L…©ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …™*B …´Bß MemDataBß MemAddrØ   J…¨ß OBuf1Ø   bØ	   0¨U …≠Kß MemDataBß MemAddrØ   J…Æß OBuf1Ø   bØ	   0¨X …ØL…∞ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …±*B …≤Bß MemDataCß MemAddrØ   J…≥ß OBuf1Ø   bØ   0¨U …¥Kß MemDataCß MemAddrØ   J…µß OBuf1Ø   bØ   0¨X …∂L…∑ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …∏*B …πBß MemDataDß MemAddrØ   J…∫ß OBuf1Ø#   bØ   0¨U …ªKß MemDataDß MemAddrØ   J…ºß OBuf1Ø#   bØ   0¨X …ΩL…æß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …ø*B …¿*N …¡Pß begin_wr…¬ß BWA2ß BWA1 …√ß BWB2ß BWB1 …ƒß BWC2ß BWC1 …≈ß BWD2ß BWD1 …∆ß	 Burst_CntØ     …«Nß command(…»Pß ds……ß stateß desel … ß OBuf10¨Z …ÀPß read…Ãß stateß begin_rd …Õß MemAddrß to_natß	 AddressIn …Œß	 startaddrß MemAddr …œß memstartß to_natß	 AddressInØ   bØ     …–Bß MemDataAß MemAddrØ   J…—ß OBuf1Ø   bØ    0¨U …“Kß MemDataAß MemAddrØ   J…”ß OBuf1Ø   bØ    0¨X …‘L…’ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …÷*B …◊Bß MemDataBß MemAddrØ   J…ÿß OBuf1Ø   bØ	   0¨U …ŸKß MemDataBß MemAddrØ   J…⁄ß OBuf1Ø   bØ	   0¨X …€L…‹ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …›*B …ﬁBß MemDataCß MemAddrØ   J…ﬂß OBuf1Ø   bØ   0¨U …‡Kß MemDataCß MemAddrØ   J…·ß OBuf1Ø   bØ   0¨X …‚L…„ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …‰*B …ÂBß MemDataDß MemAddrØ   J…Êß OBuf1Ø#   bØ   0¨U …ÁKß MemDataDß MemAddrØ   J…Ëß OBuf1Ø#   bØ   0¨X …ÈL…Íß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Î*B …ÏPß write…Ìß stateß begin_wr …Óß MemAddrß to_natß	 AddressIn …Ôß	 startaddrß MemAddr …ß OBuf10¨Z …Òß BWA1ß BWANIn …Úß BWB1ß BWBNIn …Ûß BWC1ß BWCNIn …Ùß BWD1ß BWDNIn …ıß wr1ß TRUE …ˆPß burst…˜ß stateß burst_wr …¯ß	 Burst_Cntß	 Burst_CntØ    …˘Bß	 Burst_CntØ   J…˙ß	 Burst_CntØ     …˚*B …¸ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …˝ß MemAddrß	 startaddrß offset …˛ß BWA1ß BWANIn  ˝  ß BWB1ß BWBNIn …ß BWC1ß BWCNIn …ß BWD1ß BWDNIn …ß wr1ß TRUE …*N …Pß burst_rd…Nß command(…Pß ds…ß stateß desel …	ß OBuf10¨Z …
Pß read…ß stateß begin_rd …ß MemAddrß to_natß	 AddressIn …ß	 startaddrß MemAddr …ß memstartß to_natß	 AddressInØ   bØ     …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J… ß OBuf1Ø   bØ   0¨X …!L…"ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …#*B …$Bß MemDataDß MemAddrØ   J…%ß OBuf1Ø#   bØ   0¨U …&Kß MemDataDß MemAddrØ   J…'ß OBuf1Ø#   bØ   0¨X …(L…)ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …**B …+Pß write…,ß stateß begin_wr …-ß MemAddrß to_natß	 AddressIn ….ß	 startaddrß MemAddr …/ß memstartß to_natß	 AddressInØ   bØ     …0ß OBuf10¨Z …1ß BWA1ß BWANIn …2ß BWB1ß BWBNIn …3ß BWC1ß BWCNIn …4ß BWD1ß BWDNIn …5ß wr1ß TRUE …6Pß burst…7ß	 Burst_Cntß	 Burst_CntØ    …8Bß	 Burst_CntØ   J…9ß	 Burst_CntØ     …:*B …;ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …<ß MemAddrß	 startaddrß offset …=Bß MemDataAß MemAddrØ   J…>ß OBuf1Ø   bØ    0¨U …?Kß MemDataAß MemAddrØ   J…@ß OBuf1Ø   bØ    0¨X …AL…Bß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …C*B …DBß MemDataBß MemAddrØ   J…Eß OBuf1Ø   bØ	   0¨U …FKß MemDataBß MemAddrØ   J…Gß OBuf1Ø   bØ	   0¨X …HL…Iß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …J*B …KBß MemDataCß MemAddrØ   J…Lß OBuf1Ø   bØ   0¨U …MKß MemDataCß MemAddrØ   J…Nß OBuf1Ø   bØ   0¨X …OL…Pß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …Q*B …RBß MemDataDß MemAddrØ   J…Sß OBuf1Ø#   bØ   0¨U …TKß MemDataDß MemAddrØ   J…Uß OBuf1Ø#   bØ   0¨X …VL…Wß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …X*B …Y*N …ZPß burst_wr…[Nß command(…\Pß ds…]ß stateß desel …^ß OBuf10¨Z …_Pß read…`ß stateß begin_rd …aß MemAddrß to_natß	 AddressIn …bß	 startaddrß MemAddr …cß memstartß to_natß	 AddressInØ   bØ     …dBß MemDataAß MemAddrØ   J…eß OBuf1Ø   bØ    0¨U …fKß MemDataAß MemAddrØ   J…gß OBuf1Ø   bØ    0¨X …hL…iß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …j*B …kBß MemDataBß MemAddrØ   J…lß OBuf1Ø   bØ	   0¨U …mKß MemDataBß MemAddrØ   J…nß OBuf1Ø   bØ	   0¨X …oL…pß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …q*B …rBß MemDataCß MemAddrØ   J…sß OBuf1Ø   bØ   0¨U …tKß MemDataCß MemAddrØ   J…uß OBuf1Ø   bØ   0¨X …vL…wß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …x*B …yBß MemDataDß MemAddrØ   J…zß OBuf1Ø#   bØ   0¨U …{Kß MemDataDß MemAddrØ   J…|ß OBuf1Ø#   bØ   0¨X …}L…~ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …*B …ÄPß write…Åß stateß begin_wr …Çß MemAddrß to_natß	 AddressIn …Éß	 startaddrß MemAddr …Ñß memstartß to_natß	 AddressInØ   bØ     …Öß OBuf10¨Z …Üß BWA1ß BWANIn …áß BWB1ß BWBNIn …àß BWC1ß BWCNIn …âß BWD1ß BWDNIn …äß wr1ß TRUE …ãPß burst…åß	 Burst_Cntß	 Burst_CntØ    …çBß	 Burst_CntØ   J…éß	 Burst_CntØ     …è*B …êß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …ëß MemAddrß	 startaddrß offset …íß BWA1ß BWANIn …ìß BWB1ß BWBNIn …îß BWC1ß BWCNIn …ïß BWD1ß BWDNIn …ñß wr1ß TRUE …ó*N …ò*N …ôBß OENegIn¨0J…öß D_zd0¨Zß OBuf2}Ø   ß ns …õ*B …ú*B …ùBß OENegIn¨1J…ûß D_zd0¨Z …üL…†ß D_zdß OBuf2 …°*B …¢*; …£ß
 DataOutBlk/ß iuØ#   bØ    A…§ß DataOut_Delay;ß D_zdß i…•sß D_GlitchDataß VitalGlitchDataArrayTypeØ   bØ     …¶)…ßß VitalPathDelay01Zß	 OutSignalß DataOutß iß OutSignalName≠   "Data"ß OutTempß D_zdß iß Modeß VitalTransportß
 GlitchDataß D_GlitchDataß iß PathsØ   ß InputChangeTimeß CLKInß
 LAST_EVENTß	 PathDelayß tpd_CLK_DQA0ß PathConditionß OENegIn¨0Ø   ß InputChangeTimeß OENegInß
 LAST_EVENTß	 PathDelayß tpd_OENeg_DQA0ß PathConditionß TRUE …®*; …©*Aß
 DataOutBlk …™*9ß Behavior …´ß	 WireDelay9(…¨)…≠ß w_1ß VitalWireDelayß A0_ipdß A0ß tipd_A0 …Æß w_2ß VitalWireDelayß A1_ipdß A1ß tipd_A1 …Øß w_3ß VitalWireDelayß A2_ipdß A2ß tipd_A2 …∞ß w_4ß VitalWireDelayß A3_ipdß A3ß tipd_A3 …±ß w_5ß VitalWireDelayß A4_ipdß A4ß tipd_A4 …≤ß w_6ß VitalWireDelayß A5_ipdß A5ß tipd_A5 …≥ß w_7ß VitalWireDelayß A6_ipdß A6ß tipd_A6 …¥ß w_8ß VitalWireDelayß A7_ipdß A7ß tipd_A7 …µß w_9ß VitalWireDelayß A8_ipdß A8ß tipd_A8 …∂ß w_10ß VitalWireDelayß A9_ipdß A9ß tipd_A9 …∑ß w_11ß VitalWireDelayß A10_ipdß A10ß tipd_A10 …∏ß w_12ß VitalWireDelayß A11_ipdß A11ß tipd_A11 …πß w_13ß VitalWireDelayß A12_ipdß A12ß tipd_A12 …∫ß w_14ß VitalWireDelayß A13_ipdß A13ß tipd_A13 …ªß w_15ß VitalWireDelayß A14_ipdß A14ß tipd_A14 …ºß w_16ß VitalWireDelayß A15_ipdß A15ß tipd_A15 …Ωß w_17ß VitalWireDelayß A16_ipdß A16ß tipd_A16 …æß w_21ß VitalWireDelayß DQA0_ipdß DQA0ß	 tipd_DQA0 …øß w_22ß VitalWireDelayß DQA1_ipdß DQA1ß	 tipd_DQA1 …¿ß w_23ß VitalWireDelayß DQA2_ipdß DQA2ß	 tipd_DQA2 …¡ß w_24ß VitalWireDelayß DQA3_ipdß DQA3ß	 tipd_DQA3 …¬ß w_25ß VitalWireDelayß DQA4_ipdß DQA4ß	 tipd_DQA4 …√ß w_26ß VitalWireDelayß DQA5_ipdß DQA5ß	 tipd_DQA5 …ƒß w_27ß VitalWireDelayß DQA6_ipdß DQA6ß	 tipd_DQA6 …≈ß w_28ß VitalWireDelayß DQA7_ipdß DQA7ß	 tipd_DQA7 …∆ß w_29ß VitalWireDelayß DQA8_ipdß DQA8ß	 tipd_DQA8 …«ß w_31ß VitalWireDelayß DQB0_ipdß DQB0ß	 tipd_DQB0 …»ß w_32ß VitalWireDelayß DQB1_ipdß DQB1ß	 tipd_DQB1 ……ß w_33ß VitalWireDelayß DQB2_ipdß DQB2ß	 tipd_DQB2 … ß w_34ß VitalWireDelayß DQB3_ipdß DQB3ß	 tipd_DQB3 …Àß w_35ß VitalWireDelayß DQB4_ipdß DQB4ß	 tipd_DQB4 …Ãß w_36ß VitalWireDelayß DQB5_ipdß DQB5ß	 tipd_DQB5 …Õß w_37ß VitalWireDelayß DQB6_ipdß DQB6ß	 tipd_DQB6 …Œß w_38ß VitalWireDelayß DQB7_ipdß DQB7ß	 tipd_DQB7 …œß w_39ß VitalWireDelayß DQB8_ipdß DQB8ß	 tipd_DQB8 …–ß w_41ß VitalWireDelayß DQC0_ipdß DQC0ß	 tipd_DQC0 …—ß w_42ß VitalWireDelayß DQC1_ipdß DQC1ß	 tipd_DQC1 …“ß w_43ß VitalWireDelayß DQC2_ipdß DQC2ß	 tipd_DQC2 …”ß w_44ß VitalWireDelayß DQC3_ipdß DQC3ß	 tipd_DQC3 …‘ß w_45ß VitalWireDelayß DQC4_ipdß DQC4ß	 tipd_DQC4 …’ß w_46ß VitalWireDelayß DQC5_ipdß DQC5ß	 tipd_DQC5 …÷ß w_47ß VitalWireDelayß DQC6_ipdß DQC6ß	 tipd_DQC6 …◊ß w_48ß VitalWireDelayß DQC7_ipdß DQC7ß	 tipd_DQC7 …ÿß w_49ß VitalWireDelayß DQC8_ipdß DQC8ß	 tipd_DQC8 …Ÿß w_51ß VitalWireDelayß DQD0_ipdß DQD0ß	 tipd_DQD0 …⁄ß w_52ß VitalWireDelayß DQD1_ipdß DQD1ß	 tipd_DQD1 …€ß w_53ß VitalWireDelayß DQD2_ipdß DQD2ß	 tipd_DQD2 …‹ß w_54ß VitalWireDelayß DQD3_ipdß DQD3ß	 tipd_DQD3 …›ß w_55ß VitalWireDelayß DQD4_ipdß DQD4ß	 tipd_DQD4 …ﬁß w_56ß VitalWireDelayß DQD5_ipdß DQD5ß	 tipd_DQD5 …ﬂß w_57ß VitalWireDelayß DQD6_ipdß DQD6ß	 tipd_DQD6 …‡ß w_58ß VitalWireDelayß DQD7_ipdß DQD7ß	 tipd_DQD7 …·ß w_59ß VitalWireDelayß DQD8_ipdß DQD8ß	 tipd_DQD8 …‚ß w_61ß VitalWireDelayß ADV_ipdß ADVß tipd_ADV …„ß w_62ß VitalWireDelayß R_ipdß Rß tipd_R …‰ß w_63ß VitalWireDelayß CLKENNeg_ipdß CLKENNegß tipd_CLKENNeg …Âß w_64ß VitalWireDelayß
 BWDNeg_ipdß BWDNegß tipd_BWDNeg …Êß w_65ß VitalWireDelayß
 BWCNeg_ipdß BWCNegß tipd_BWCNeg …Áß w_66ß VitalWireDelayß
 BWBNeg_ipdß BWBNegß tipd_BWBNeg …Ëß w_67ß VitalWireDelayß
 BWANeg_ipdß BWANegß tipd_BWANeg …Èß w_68ß VitalWireDelayß
 CE1Neg_ipdß CE1Negß tipd_CE1Neg …Íß w_69ß VitalWireDelayß
 CE2Neg_ipdß CE2Negß tipd_CE2Neg …Îß w_70ß VitalWireDelayß CE2_ipdß CE2ß tipd_CE2 …Ïß w_71ß VitalWireDelayß CLK_ipdß CLKß tipd_CLK …Ìß w_72ß VitalWireDelayß
 LBONeg_ipdß LBONegß tipd_LBONeg …Óß w_73ß VitalWireDelayß	 OENeg_ipdß OENegß
 tipd_OENeg …Ô*9ß	 WireDelay …Ò*ß rtl ™
V 000076 60 7 1463086640811 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000044 52 2169          1463086656694 RTL
23______
58
RTL
3
10
std
.
.
1
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 0 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 1 0
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 6 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 2 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 6 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 3 0
0
-1
54
0
2
0
0
5
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 6 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 7 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 8 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
8
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
56
0
2
0
0
17
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 18 1
46
6
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 0 0
0
1
13 ~ ~ 1 0
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 19 0
52
8
1
13 ~ ~ 18 1
1
0
0
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 20 2
53
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 21 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 21 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 22 1
53
9
1
13 ~ ~ 20 2
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000074 60 3284 1463086656691 ./compile/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
     …*8ß RTL.ß
 pipe_delay(….lß my_array(gØ   bØ    .ß std_logic_vectorß DSIZEØ   bØ     …4pß data_in_pipeß my_array …5pß	 rw_n_pipeß std_logic_vectorØ   bØ     …7)…;;ß clkß reset…<)…=Bß reset¨1J…>ß	 rw_n_pipe0¨0 …?ß data_in_pipeØ    0¨0 …@ß data_in_pipeØ   0¨0 …AKß rising_edgeß clkJ…BBß clk¨1J…Cß	 rw_n_pipeØ    ß lb_rw_n …Dß	 rw_n_pipeØ   bØ   ß	 rw_n_pipeØ   bØ     …Eß data_in_pipeØ    ß
 lb_data_in …Fß data_in_pipeØ   ß data_in_pipeØ     …G*B …H*B …I*; …K;ß clkß reset…L)…MBß reset¨1J…Nß lb_data_out0¨0 …OKß rising_edgeß clkJ…PBß	 rw_n_pipeØ   ß FLOWTHROUGH¨1J…Qß lb_data_outß ram_data_out …R*B …S*B …T*; …V;ß	 rw_n_pipeØ    ß	 rw_n_pipeØ   ß	 rw_n_pipeØ   …W)…Xß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Yß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Zß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …[ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …\ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …]ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …^ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …_ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …`ß
 delay_rw_nß DSIZEØ	   ß	 rw_n_pipeØ   ß FLOWTHROUGH …aß
 delay_rw_nß DSIZEØ
   ß	 rw_n_pipeØ   ß FLOWTHROUGH …bß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …cß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …dß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …eß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …fß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …gß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …hß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …iß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …jß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …kß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …lß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …mß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …nß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …oß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …pß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …qß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …rß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …sß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …tß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …uß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …vß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …wß
 delay_rw_nß DSIZEØ    ß	 rw_n_pipeØ   ß FLOWTHROUGH …xß
 delay_rw_nß DSIZEØ!   ß	 rw_n_pipeØ   ß FLOWTHROUGH …yß
 delay_rw_nß DSIZEØ"   ß	 rw_n_pipeØ   ß FLOWTHROUGH …zß
 delay_rw_nß DSIZEØ#   ß	 rw_n_pipeØ   ß FLOWTHROUGH …{ß
 delay_rw_nß DSIZEØ$   ß	 rw_n_pipeØ   ß FLOWTHROUGH …|*; …ß delay_data_inß data_in_pipeØ   ß FLOWTHROUGH …Å*ß RTL ™
V 000076 60 7 1463086656691 ./compile/pipe_delay.vhd*pipe_delay|21+RTL__opt
2I 000044 52 27089         1463086673700 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1463086673697 ./compile/top.vhd*top|21+RTL
Ver. 1.01
     …68ß RTL.ß top(…:iß
 idt71v3556…;+…<ß InstancePathß STRINGß DefaultInstancePath …=ß MsgOnß BOOLEANß DefaultMsgOn …>ß SeverityModeß SEVERITY_LEVELß WARNING …?ß TimingChecksOnß BOOLEANß DefaultTimingChecks …@ß TimingModelß STRINGß DefaultTimingModel …Aß XOnß BOOLEANß
 DefaultXon …Bß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …Cß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …Dß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …Eß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …Fß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …Gß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …Hß thold_R_CLKß VitalDelayTypeß	 UnitDelay …Iß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …Jß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …Kß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …Lß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …Mß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …Nß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …Oß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …Pß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …Qß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …Rß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …Sß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …Tß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …Uß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …Vß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …Wß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …Xß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …Yß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …Zß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …[ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …\ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …]ß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …^ß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …_ß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …aß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …bß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …cß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …dß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …eß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …fß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …gß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …hß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …iß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …jß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …kß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …lß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …mß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …nß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …oß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …pß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …qß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …rß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …sß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …tß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …uß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …vß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …wß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …xß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …yß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …zß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …{ß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …|ß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …}ß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …~ß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …ß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …Äß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …Åß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …Çß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …Éß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …Ñß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …Öß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …Üß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …áß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …àß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …âß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …äß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …ãß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …åß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …çß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …éß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …èß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …êß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …ëß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay…í …ì,…îß A0uß	 STD_LOGIC¨U …ïß A1uß	 STD_LOGIC¨U …ñß A10uß	 STD_LOGIC¨U …óß A11uß	 STD_LOGIC¨U …òß A12uß	 STD_LOGIC¨U …ôß A13uß	 STD_LOGIC¨U …öß A14uß	 STD_LOGIC¨U …õß A15uß	 STD_LOGIC¨U …úß A2uß	 STD_LOGIC¨U …ùß A3uß	 STD_LOGIC¨U …ûß A4uß	 STD_LOGIC¨U …üß A5uß	 STD_LOGIC¨U …†ß A6uß	 STD_LOGIC¨U …°ß A7uß	 STD_LOGIC¨U …¢ß A8uß	 STD_LOGIC¨U …£ß A9uß	 STD_LOGIC¨U …§ß ADVuß	 STD_LOGIC¨U …•ß BWANeguß	 STD_LOGIC¨U …¶ß BWBNeguß	 STD_LOGIC¨U …ßß BWCNeguß	 STD_LOGIC¨U …®ß BWDNeguß	 STD_LOGIC¨U …©ß CE1Neguß	 STD_LOGIC¨U …™ß CE2uß	 STD_LOGIC¨U …´ß CE2Neguß	 STD_LOGIC¨U …¨ß CLKuß	 STD_LOGIC¨U …≠ß CLKENNeguß	 STD_LOGIC¨U …Æß LBONeguß	 STD_LOGIC¨1 …Øß OENeguß	 STD_LOGIC¨U …∞ß Ruß	 STD_LOGIC¨U …±ß DQA0wß	 STD_LOGIC¨U …≤ß DQA1wß	 STD_LOGIC¨U …≥ß DQA2wß	 STD_LOGIC¨U …¥ß DQA3wß	 STD_LOGIC¨U …µß DQA4wß	 STD_LOGIC¨U …∂ß DQA5wß	 STD_LOGIC¨U …∑ß DQA6wß	 STD_LOGIC¨U …∏ß DQA7wß	 STD_LOGIC¨U …πß DQB0wß	 STD_LOGIC¨U …∫ß DQB1wß	 STD_LOGIC¨U …ªß DQB2wß	 STD_LOGIC¨U …ºß DQB3wß	 STD_LOGIC¨U …Ωß DQB4wß	 STD_LOGIC¨U …æß DQB5wß	 STD_LOGIC¨U …øß DQB6wß	 STD_LOGIC¨U …¿ß DQB7wß	 STD_LOGIC¨U …¡ß DQC0wß	 STD_LOGIC¨U …¬ß DQC1wß	 STD_LOGIC¨U …√ß DQC2wß	 STD_LOGIC¨U …ƒß DQC3wß	 STD_LOGIC¨U …≈ß DQC4wß	 STD_LOGIC¨U …∆ß DQC5wß	 STD_LOGIC¨U …«ß DQC6wß	 STD_LOGIC¨U …»ß DQC7wß	 STD_LOGIC¨U ……ß DQD0wß	 STD_LOGIC¨U … ß DQD1wß	 STD_LOGIC¨U …Àß DQD2wß	 STD_LOGIC¨U …Ãß DQD3wß	 STD_LOGIC¨U …Õß DQD4wß	 STD_LOGIC¨U …Œß DQD5wß	 STD_LOGIC¨U …œß DQD6wß	 STD_LOGIC¨U …–ß DQD7wß	 STD_LOGIC¨U…— …“*i …”iß PLL1…‘,…’ß inclk0uß	 STD_LOGIC¨0 …÷ß c0vß	 STD_LOGIC …◊ß lockedvß	 STD_LOGIC…ÿ …Ÿ*i …⁄iß zbt_ctrl_top…€+…‹ß ASIZEß INTEGERØ    …›ß BWSIZEß INTEGERØ    …ﬁß DSIZEß INTEGERØ     …ﬂß FLOWTHROUGHß INTEGERØ    …‡ …·,…‚ß ADDRuß STD_LOGIC_VECTORß ASIZEØ   bØ     …„ß ADDR_ADV_LD_Nuß	 STD_LOGIC …‰ß DATA_INuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Âß DMuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Êß RD_WR_Nuß	 STD_LOGIC …Áß RESET_Nuß	 STD_LOGIC …Ëß CLKuß	 STD_LOGIC …Èß ADV_LD_Nvß	 STD_LOGIC …Íß BW_Nvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Îß DATA_OUTvß STD_LOGIC_VECTORß DSIZEØ   bØ     …Ïß RW_Nvß	 STD_LOGIC …Ìß SAvß STD_LOGIC_VECTORß ASIZEØ   bØ     …Óß DQwß STD_LOGIC_VECTORß DSIZEØ   bØ    …Ô …*i …Ùpß
 adv_ld_n_mß	 STD_LOGIC …ıpß clkzbtß	 STD_LOGIC …ˆpß lockedß	 STD_LOGIC …˜pß PLL_clkß	 STD_LOGIC …¯pß rw_n_mß	 STD_LOGIC …˘pß bw_n_mß STD_LOGIC_VECTORß BWSIZEØ   bØ     …˙pß satß STD_LOGIC_VECTORß ASIZEØ   bØ    ß SA …¸) ˇ   ß BW_Nß bw_n_m …ß satß ADDR …ß	 PLL1_instß PLL1…,6…ß c0ß PLL_clk…ß inclk0ß CLK…	ß lockedß locked…
 …ß RW_Nß rw_n_m …ß ADV_LD_Nß
 adv_ld_n_m …ß idt71v3556pß
 idt71v3556…,6…ß A0ß satØ    …ß A1ß satØ   …ß A10ß satØ
   …ß A11ß satØ   …ß A12ß satØ   …ß A13ß satØ   …ß A14ß satØ   …ß A15ß satØ   …ß A2ß satØ   …ß A3ß satØ   …ß A4ß satØ   …ß A5ß satØ   …ß A6ß satØ   …ß A7ß satØ   … ß A8ß satØ   …!ß A9ß satØ	   …"ß ADVß
 adv_ld_n_m…#ß BWANegß bw_n_mØ    …$ß BWBNegß bw_n_mØ   …%ß BWCNegß bw_n_mØ   …&ß BWDNegß bw_n_mØ   …'ß CLKß CLK…(ß DQA0ß DQØ    …)ß DQA1ß DQØ   …*ß DQA2ß DQØ   …+ß DQA3ß DQØ   …,ß DQA4ß DQØ   …-ß DQA5ß DQØ   ….ß DQA6ß DQØ   …/ß DQA7ß DQØ   …0ß DQB0ß DQØ	   …1ß DQB1ß DQØ
   …2ß DQB2ß DQØ   …3ß DQB3ß DQØ   …4ß DQB4ß DQØ   …5ß DQB5ß DQØ   …6ß DQB6ß DQØ   …7ß DQB7ß DQØ   …8ß DQC0ß DQØ   …9ß DQC1ß DQØ   …:ß DQC2ß DQØ   …;ß DQC3ß DQØ   …<ß DQC4ß DQØ   …=ß DQC5ß DQØ   …>ß DQC6ß DQØ   …?ß DQC7ß DQØ   …@ß DQD0ß DQØ   …Aß DQD1ß DQØ   …Bß DQD2ß DQØ   …Cß DQD3ß DQØ   …Dß DQD4ß DQØ   …Eß DQD5ß DQØ    …Fß DQD6ß DQØ!   …Gß DQD7ß DQØ"   …Hß Rß rw_n_m…I …Kß zbt_ctrl_top_inst1ß zbt_ctrl_top…L+6…Mß ASIZEß ASIZE…Nß BWSIZEß BWSIZE…Oß DSIZEß DSIZE…Pß FLOWTHROUGHß FLOWTHROUGH…Q…R,6…Sß ADDRß ADDRß ASIZEØ   bØ    …Tß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…Uß ADV_LD_Nß ADV_LD_N…Vß BW_Nß BW_Nß BWSIZEØ   bØ    …Wß DATA_INß DATA_INß DSIZEØ   bØ    …Xß DATA_OUTß DATA_OUTß DSIZEØ   bØ    …Yß DMß DMß BWSIZEØ   bØ    …Zß DQß DQß DSIZEØ   bØ    …[ß RD_WR_Nß RD_WR_N…\ß RESET_Nß RESET_N…]ß RW_Nß RW_N…^ß SAß SAß ASIZEØ   bØ    …_ß CLKß PLL_clk…` …c*ß RTL ™
V 000062 60 7 1463086673697 ./compile/top.vhd*top|21+RTL__opt
2I 000044 52 17562         1463086754451 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 67 63
270
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 68 64
271
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 69 65
272
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
277
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
278
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
279
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
280
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
281
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
282
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
282
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
283
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
283
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
284
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
284
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
285
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
285
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
286
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
286
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
286
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
287
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
288
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
289
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
289
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
289
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
290
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
291
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
292
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
293
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
294
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
295
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
296
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
399
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
400
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
401
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
401
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
402
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
402
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
403
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
404
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
405
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
406
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
407
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
408
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
409
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
410
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
411
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
412
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
413
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
414
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
414
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
414
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
928
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1112 116
928
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
928
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
936
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1463086754433 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
     …≈8ß rtl.ß
 idt71v3556(…»dß VITAL_LEVEL0.ß rtl8(ß TRUE ……kß partIDß STRING≠   "idt71v3156" …Œpß A0_ipdß
 std_ulogic¨U …œpß A10_ipdß
 std_ulogic¨U …–pß A11_ipdß
 std_ulogic¨U …—pß A12_ipdß
 std_ulogic¨U …“pß A13_ipdß
 std_ulogic¨U …”pß A14_ipdß
 std_ulogic¨U …‘pß A15_ipdß
 std_ulogic¨U …’pß A1_ipdß
 std_ulogic¨U …÷pß A2_ipdß
 std_ulogic¨U …◊pß A3_ipdß
 std_ulogic¨U …ÿpß A4_ipdß
 std_ulogic¨U …Ÿpß A5_ipdß
 std_ulogic¨U …⁄pß A6_ipdß
 std_ulogic¨U …€pß A7_ipdß
 std_ulogic¨U …‹pß A8_ipdß
 std_ulogic¨U …›pß A16_ipdß
 std_ulogic¨U …ﬁpß A9_ipdß
 std_ulogic¨U …ﬂpß ADV_ipdß
 std_ulogic¨U …‡pß
 BWANeg_ipdß
 std_ulogic¨U …·pß
 BWBNeg_ipdß
 std_ulogic¨U …‚pß
 BWCNeg_ipdß
 std_ulogic¨U …„pß
 BWDNeg_ipdß
 std_ulogic¨U …‰pß
 CE1Neg_ipdß
 std_ulogic¨U …Âpß
 CE2Neg_ipdß
 std_ulogic¨U …Êpß CE2_ipdß
 std_ulogic¨U …Ápß CLKENNeg_ipdß
 std_ulogic¨U …Ëpß CLK_ipdß
 std_ulogic¨U …Èpß DQA0_ipdß
 std_ulogic¨U …Ípß DQA1_ipdß
 std_ulogic¨U …Îpß DQA2_ipdß
 std_ulogic¨U …Ïpß DQA3_ipdß
 std_ulogic¨U …Ìpß DQA4_ipdß
 std_ulogic¨U …Ópß DQA5_ipdß
 std_ulogic¨U …Ôpß DQA6_ipdß
 std_ulogic¨U …pß DQA7_ipdß
 std_ulogic¨U …Òpß DQB0_ipdß
 std_ulogic¨U …Úpß DQB1_ipdß
 std_ulogic¨U …Ûpß DQB2_ipdß
 std_ulogic¨U …Ùpß DQB3_ipdß
 std_ulogic¨U …ıpß DQB4_ipdß
 std_ulogic¨U …ˆpß DQB5_ipdß
 std_ulogic¨U …˜pß DQB6_ipdß
 std_ulogic¨U …¯pß DQB7_ipdß
 std_ulogic¨U …˘pß DQC0_ipdß
 std_ulogic¨U …˙pß DQC1_ipdß
 std_ulogic¨U …˚pß DQC2_ipdß
 std_ulogic¨U …¸pß DQC3_ipdß
 std_ulogic¨U …˝pß DQC4_ipdß
 std_ulogic¨U …˛pß DQC5_ipdß
 std_ulogic¨U  ˇ   pß DQC6_ipdß
 std_ulogic¨U …pß DQC7_ipdß
 std_ulogic¨U …pß DQD0_ipdß
 std_ulogic¨U …pß DQD1_ipdß
 std_ulogic¨U …pß DQD2_ipdß
 std_ulogic¨U …pß DQD3_ipdß
 std_ulogic¨U …pß DQD4_ipdß
 std_ulogic¨U …pß DQD5_ipdß
 std_ulogic¨U …pß DQD6_ipdß
 std_ulogic¨U …	pß DQD7_ipdß
 std_ulogic¨U …
pß DQA8_ipdß
 std_ulogic¨U …pß DQB8_ipdß
 std_ulogic¨U …pß DQC8_ipdß
 std_ulogic¨U …pß DQD8_ipdß
 std_ulogic¨U …pß
 LBONeg_ipdß
 std_ulogic¨1 …pß	 OENeg_ipdß
 std_ulogic¨U …pß R_ipdß
 std_ulogic¨U …)…ß Behavior9(…,ß BWDNInuß
 std_ulogic¨U …ß BWCNInuß
 std_ulogic¨U …ß BWBNInuß
 std_ulogic¨U …ß BWANInuß
 std_ulogic¨U …ß DatDInuß std_logic_vectorØ   bØ     …ß DatCInuß std_logic_vectorØ   bØ     …ß DatBInuß std_logic_vectorØ   bØ     …ß DatAInuß std_logic_vectorØ   bØ     …ß DataOutvß std_logic_vectorØ#   bØ    0¨Z … ß CLKInuß
 std_ulogic¨U …!ß CKENInuß
 std_ulogic¨U …"ß	 AddressInuß std_logic_vectorØ   bØ     …#ß OENegInuß
 std_ulogic¨U …$ß RInuß
 std_ulogic¨U …%ß ADVInuß
 std_ulogic¨U …&ß CE2Inuß
 std_ulogic¨U …'ß LBONegInuß
 std_ulogic¨1 …(ß CE1NegInuß
 std_ulogic¨U …)ß CE2NegInuß
 std_ulogic¨U …*,6ß BWDNInß
 BWDNeg_ipd…+ß BWCNInß
 BWCNeg_ipd…,ß BWBNInß
 BWBNeg_ipd…-ß BWANInß
 BWANeg_ipd….ß CLKInß CLK_ipd…/ß CKENInß CLKENNeg_ipd…0ß OENegInß	 OENeg_ipd…1ß RInß R_ipd…2ß ADVInß ADV_ipd…3ß CE2Inß CE2_ipd…4ß LBONegInß
 LBONeg_ipd…5ß CE1NegInß
 CE1Neg_ipd…6ß CE2NegInß
 CE2Neg_ipd…7ß DataOutØ    ß DQA0…8ß DataOutØ   ß DQA1…9ß DataOutØ   ß DQA2…:ß DataOutØ   ß DQA3…;ß DataOutØ   ß DQA4…<ß DataOutØ   ß DQA5…=ß DataOutØ   ß DQA6…>ß DataOutØ   ß DQA7…?ß DataOutØ   ß DQA8…@ß DataOutØ	   ß DQB0…Aß DataOutØ
   ß DQB1…Bß DataOutØ   ß DQB2…Cß DataOutØ   ß DQB3…Dß DataOutØ   ß DQB4…Eß DataOutØ   ß DQB5…Fß DataOutØ   ß DQB6…Gß DataOutØ   ß DQB7…Hß DataOutØ   ß DQB8…Iß DataOutØ   ß DQC0…Jß DataOutØ   ß DQC1…Kß DataOutØ   ß DQC2…Lß DataOutØ   ß DQC3…Mß DataOutØ   ß DQC4…Nß DataOutØ   ß DQC5…Oß DataOutØ   ß DQC6…Pß DataOutØ   ß DQC7…Qß DataOutØ   ß DQC8…Rß DataOutØ   ß DQD0…Sß DataOutØ   ß DQD1…Tß DataOutØ   ß DQD2…Uß DataOutØ   ß DQD3…Vß DataOutØ   ß DQD4…Wß DataOutØ    ß DQD5…Xß DataOutØ!   ß DQD6…Yß DataOutØ"   ß DQD7…Zß DataOutØ#   ß DQD8…[ß DatAInØ    ß DQA0_ipd…\ß DatAInØ   ß DQA1_ipd…]ß DatAInØ   ß DQA2_ipd…^ß DatAInØ   ß DQA3_ipd…_ß DatAInØ   ß DQA4_ipd…`ß DatAInØ   ß DQA5_ipd…aß DatAInØ   ß DQA6_ipd…bß DatAInØ   ß DQA7_ipd…cß DatAInØ   ß DQA8_ipd…dß DatBInØ    ß DQB0_ipd…eß DatBInØ   ß DQB1_ipd…fß DatBInØ   ß DQB2_ipd…gß DatBInØ   ß DQB3_ipd…hß DatBInØ   ß DQB4_ipd…iß DatBInØ   ß DQB5_ipd…jß DatBInØ   ß DQB6_ipd…kß DatBInØ   ß DQB7_ipd…lß DatBInØ   ß DQB8_ipd…mß DatCInØ    ß DQC0_ipd…nß DatCInØ   ß DQC1_ipd…oß DatCInØ   ß DQC2_ipd…pß DatCInØ   ß DQC3_ipd…qß DatCInØ   ß DQC4_ipd…rß DatCInØ   ß DQC5_ipd…sß DatCInØ   ß DQC6_ipd…tß DatCInØ   ß DQC7_ipd…uß DatCInØ   ß DQC8_ipd…vß DatDInØ    ß DQD0_ipd…wß DatDInØ   ß DQD1_ipd…xß DatDInØ   ß DQD2_ipd…yß DatDInØ   ß DQD3_ipd…zß DatDInØ   ß DQD4_ipd…{ß DatDInØ   ß DQD5_ipd…|ß DatDInØ   ß DQD6_ipd…}ß DatDInØ   ß DQD7_ipd…~ß DatDInØ   ß DQD8_ipd…ß	 AddressInØ    ß A0_ipd…Äß	 AddressInØ   ß A1_ipd…Åß	 AddressInØ   ß A2_ipd…Çß	 AddressInØ   ß A3_ipd…Éß	 AddressInØ   ß A4_ipd…Ñß	 AddressInØ   ß A5_ipd…Öß	 AddressInØ   ß A6_ipd…Üß	 AddressInØ   ß A7_ipd…áß	 AddressInØ   ß A8_ipd…àß	 AddressInØ	   ß A9_ipd…âß	 AddressInØ
   ß A10_ipd…äß	 AddressInØ   ß A11_ipd…ãß	 AddressInØ   ß A12_ipd…åß	 AddressInØ   ß A13_ipd…çß	 AddressInØ   ß A14_ipd…éß	 AddressInØ   ß A15_ipd…èß	 AddressInØ   ß A16_ipd …êlß	 mem_state(ß deselß begin_rdß begin_wrß burst_rdß burst_wr …ëpß stateß	 mem_state …ílß sequence(gØ    aØ   .ß INTEGER`Ø   aØ    …ìlß seqtab(gØ    aØ   .ß sequence …îkß il0ß sequenceØ    Ø   Ø   Ø    …ïkß il1ß sequenceØ    Ø   Ø   Ø    …ñkß il2ß sequenceØ    Ø   Ø   Ø    …ókß il3ß sequenceØ    Ø   Ø   Ø    …òkß ilß seqtabß il0ß il1ß il2ß il3 …ôkß ln0ß sequenceØ    Ø   Ø   Ø    …ökß ln1ß sequenceØ    Ø   Ø   Ø    …õkß ln2ß sequenceØ    Ø   Ø   Ø    …úkß ln3ß sequenceØ    Ø   Ø   Ø    …ùkß lnß seqtabß ln0ß ln1ß ln2ß ln3 …ûpß	 Burst_Seqß seqtab …üpß D_zdß std_logic_vectorØ#   bØ     …†)…°ß Burst_Setup;…¢)…£Bß LBONegIn¨1J…§ß	 Burst_Seqß il …•L…¶ß	 Burst_Seqß ln …ß*B …®D …©*; …™ß Behavior;ß BWDNInß BWCNInß BWBNInß BWANInß DatDInß DatCInß DatBInß DatAInß CLKInß CKENInß	 AddressInß RInß OENegInß ADVInß CE2Inß CE1NegInß CE2NegIn…´lß command_type(ß dsß burstß readß write …¨sß Tviol_BWDN_CLKß X01¨0 …≠sß TD_BWDN_CLKß VitalTimingDataType …Æsß Tviol_BWCN_CLKß X01¨0 …Øsß TD_BWCN_CLKß VitalTimingDataType …∞sß Tviol_BWBN_CLKß X01¨0 …±sß TD_BWBN_CLKß VitalTimingDataType …≤sß Tviol_BWAN_CLKß X01¨0 …≥sß TD_BWAN_CLKß VitalTimingDataType …¥sß Tviol_CKENIn_CLKß X01¨0 …µsß TD_CKENIn_CLKß VitalTimingDataType …∂sß Tviol_ADVIn_CLKß X01¨0 …∑sß TD_ADVIn_CLKß VitalTimingDataType …∏sß Tviol_CE1NegIn_CLKß X01¨0 …πsß TD_CE1NegIn_CLKß VitalTimingDataType …∫sß Tviol_CE2NegIn_CLKß X01¨0 …ªsß TD_CE2NegIn_CLKß VitalTimingDataType …ºsß Tviol_CE2In_CLKß X01¨0 …Ωsß TD_CE2In_CLKß VitalTimingDataType …æsß Tviol_RIn_CLKß X01¨0 …øsß
 TD_RIn_CLKß VitalTimingDataType …¿sß Tviol_DatDIn_CLKß X01¨0 …¡sß TD_DatDIn_CLKß VitalTimingDataType …¬sß Tviol_DatCIn_CLKß X01¨0 …√sß TD_DatCIn_CLKß VitalTimingDataType …ƒsß Tviol_DatBIn_CLKß X01¨0 …≈sß TD_DatBIn_CLKß VitalTimingDataType …∆sß Tviol_DatAIn_CLKß X01¨0 …«sß TD_DatAIn_CLKß VitalTimingDataType …»sß Tviol_AddressIn_CLKß X01¨0 ……sß TD_AddressIn_CLKß VitalTimingDataType … sß	 Pviol_CLKß X01¨0 …Àsß PD_CLKß VitalPeriodDataTypeß VitalPeriodDataInit …Ãlß MemStore(gØ    aØ   .ß INTEGER`Ø   aØˇ   …Õsß MemDataAß MemStore …Œsß MemDataBß MemStore …œsß MemDataCß MemStore …–sß MemDataDß MemStore …—sß MemAddrß NATURAL`Ø    aØ    …“sß MemAddr1ß NATURAL`Ø    aØ    …”sß	 startaddrß NATURAL`Ø    aØ    …‘sß	 Burst_Cntß NATURAL`Ø    aØ   Ø     …’sß memstartß NATURAL`Ø    aØ   Ø     …÷sß offsetß INTEGER`Ø   aØ   Ø     …◊sß commandß command_type …ÿsß BWD1ß UX01 …Ÿsß BWC1ß UX01 …⁄sß BWB1ß UX01 …€sß BWA1ß UX01 …‹sß BWD2ß UX01 …›sß BWC2ß UX01 …ﬁsß BWB2ß UX01 …ﬂsß BWA2ß UX01 …‡sß wr1ß BOOLEANß false …·sß wr2ß BOOLEANß false …‚sß wr3ß BOOLEANß false …„sß	 Violationß X01¨0 …‰sß OBuf1ß std_logic_vectorØ#   bØ    0¨Z …Âsß OBuf2ß std_logic_vectorØ#   bØ    0¨Z …Ê)…ÁBß TimingChecksOnJ…Ëß VitalSetupHoldCheckß
 TestSignalß BWDNInß TestSignalName≠   "BWD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWDN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWDN_CLK …Èß VitalSetupHoldCheckß
 TestSignalß BWCNInß TestSignalName≠   "BWC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWCN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWCN_CLK …Íß VitalSetupHoldCheckß
 TestSignalß BWBNInß TestSignalName≠   "BWB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWBN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWBN_CLK …Îß VitalSetupHoldCheckß
 TestSignalß BWANInß TestSignalName≠   "BWA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWAN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWAN_CLK …Ïß VitalSetupHoldCheckß
 TestSignalß CKENInß TestSignalName≠
   "CLKENNeg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CLKENNeg_CLKß SetupLowß tsetup_CLKENNeg_CLKß HoldHighß thold_CLKENNeg_CLKß HoldLowß thold_CLKENNeg_CLKß CheckEnabledß TRUEß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CKENIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CKENIn_CLK …Ìß VitalSetupHoldCheckß
 TestSignalß ADVInß TestSignalName≠   "ADV"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_ADV_CLKß SetupLowß tsetup_ADV_CLKß HoldHighß thold_ADV_CLKß HoldLowß thold_ADV_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_ADVIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_ADVIn_CLK …Óß VitalSetupHoldCheckß
 TestSignalß CE1NegInß TestSignalName≠   "CE1Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE1NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE1NegIn_CLK …Ôß VitalSetupHoldCheckß
 TestSignalß CE2NegInß TestSignalName≠   "CE2Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2NegIn_CLK …ß VitalSetupHoldCheckß
 TestSignalß CE2Inß TestSignalName≠   "CE2"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2In_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2In_CLK …Òß VitalSetupHoldCheckß
 TestSignalß RInß TestSignalName≠   "R"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_R_CLKß SetupLowß tsetup_R_CLKß HoldHighß thold_R_CLKß HoldLowß thold_R_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß
 TD_RIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_RIn_CLK …Úß VitalSetupHoldCheckß
 TestSignalß	 AddressInß TestSignalName≠	   "Address"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_A0_CLKß SetupLowß tsetup_A0_CLKß HoldHighß thold_A0_CLKß HoldLowß thold_A0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_AddressIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_AddressIn_CLK …Ûß VitalSetupHoldCheckß
 TestSignalß DatDInß TestSignalName≠   "DatD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatDIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatDIn_CLK …Ùß VitalSetupHoldCheckß
 TestSignalß DatCInß TestSignalName≠   "DatC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatCIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatCIn_CLK …ıß VitalSetupHoldCheckß
 TestSignalß DatBInß TestSignalName≠   "DatB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatBIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatBIn_CLK …ˆß VitalSetupHoldCheckß
 TestSignalß DatAInß TestSignalName≠   "DatA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatAIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatAIn_CLK …˜ß VitalPeriodPulseCheckß
 TestSignalß CLKInß TestSignalName≠   "CLK"ß Periodß tperiod_CLK_posedgeß PulseWidthLowß tpw_CLK_negedgeß PulseWidthHighß tpw_CLK_posedgeß
 PeriodDataß PD_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß	 Pviol_CLKß	 HeaderMsgß InstancePath!ß partIDß CheckEnabledß CKENIn¨0 …¯ß	 Violationß	 Pviol_CLKXß Tviol_DatAIn_CLKXß Tviol_DatBIn_CLKXß Tviol_DatCIn_CLKXß Tviol_DatDIn_CLKXß Tviol_AddressIn_CLKXß Tviol_RIn_CLKXß Tviol_CE2In_CLKXß Tviol_CE2NegIn_CLKXß Tviol_CE1NegIn_CLKXß Tviol_ADVIn_CLKXß Tviol_CKENIn_CLKXß Tviol_BWAN_CLKXß Tviol_BWBN_CLKXß Tviol_BWCN_CLKXß Tviol_BWDN_CLK …˘Gß	 Violation¨0Hß InstancePath!ß partID!≠   ": simulation may be"!≠&   " inaccurate due to timing violations"Iß SeverityMode …˙*B …˚Bß rising_edgeß CLKInWß CKENIn¨0J…¸G_ß Is_Xß BWDNInHß InstancePath!ß partID!≠   ": Unusable value for BWDN"Iß SeverityMode …˝G_ß Is_Xß BWCNInHß InstancePath!ß partID!≠   ": Unusable value for BWCN"Iß SeverityMode …˛G_ß Is_Xß BWBNInHß InstancePath!ß partID!≠   ": Unusable value for BWBN"Iß SeverityMode  ˛  G_ß Is_Xß BWANInHß InstancePath!ß partID!≠   ": Unusable value for BWAN"Iß SeverityMode …G_ß Is_Xß RInHß InstancePath!ß partID!≠   ": Unusable value for R"Iß SeverityMode …G_ß Is_Xß ADVInHß InstancePath!ß partID!≠   ": Unusable value for ADV"Iß SeverityMode …G_ß Is_Xß CE2InHß InstancePath!ß partID!≠   ": Unusable value for CE2"Iß SeverityMode …G_ß Is_Xß CE1NegInHß InstancePath!ß partID!≠   ": Unusable value for CE1Neg"Iß SeverityMode …G_ß Is_Xß CE2NegInHß InstancePath!ß partID!≠   ": Unusable value for CE2Neg"Iß SeverityMode …Bß ADVIn¨0Wß CE1NegIn¨1Xß CE2NegIn¨1Xß CE2In¨0J…ß commandß ds …Kß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1Wß ADVIn¨0J…	Bß RIn¨1J…
ß commandß read …L…ß commandß write …*B …Kß ADVIn¨1Wß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1J…ß commandß burst …L…Gß falseHß InstancePath!ß partID!≠   ": Could not decode "!≠
   "command."Iß SeverityMode …*B …ß wr3ß wr2 …ß wr2ß wr1 …ß wr1ß false …Bß wr3J…Bß BWA2¨0J…Bß	 Violation¨XJ…ß MemDataAß MemAddr1Ø    …L…ß MemDataAß MemAddr1ß to_natß DatAIn …*B …*B …Bß BWB2¨0J…Bß	 Violation¨XJ… ß MemDataBß MemAddr1Ø    …!L…"ß MemDataBß MemAddr1ß to_natß DatBIn …#*B …$*B …%Bß BWC2¨0J…&Bß	 Violation¨XJ…'ß MemDataCß MemAddr1Ø    …(L…)ß MemDataCß MemAddr1ß to_natß DatCIn …**B …+*B …,Bß BWD2¨0J…-Bß	 Violation¨XJ….ß MemDataDß MemAddr1Ø    …/L…0ß MemDataDß MemAddr1ß to_natß DatDIn …1*B …2*B …3*B …4ß MemAddr1ß MemAddr …5ß OBuf2ß OBuf1 …6Nß state(…7Pß desel…8Nß command(…9Pß ds…:ß OBuf10¨Z …;Pß read…<ß stateß begin_rd …=ß MemAddrß to_natß	 AddressIn …>ß	 startaddrß MemAddr …?ß memstartß to_natß	 AddressInØ   bØ     …@Bß MemDataAß MemAddrØ   J…Aß OBuf1Ø   bØ    0¨U …BKß MemDataAß MemAddrØ   J…Cß OBuf1Ø   bØ    0¨X …DL…Eß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …F*B …GBß MemDataBß MemAddrØ   J…Hß OBuf1Ø   bØ	   0¨U …IKß MemDataBß MemAddrØ   J…Jß OBuf1Ø   bØ	   0¨X …KL…Lß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …M*B …NBß MemDataCß MemAddrØ   J…Oß OBuf1Ø   bØ   0¨U …PKß MemDataCß MemAddrØ   J…Qß OBuf1Ø   bØ   0¨X …RL…Sß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …T*B …UBß MemDataDß MemAddrØ   J…Vß OBuf1Ø#   bØ   0¨U …WKß MemDataDß MemAddrØ   J…Xß OBuf1Ø#   bØ   0¨X …YL…Zß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …[*B …\Pß write…]ß stateß begin_wr …^ß MemAddrß to_natß	 AddressIn …_ß	 startaddrß MemAddr …`ß memstartß to_natß	 AddressInØ   bØ     …aß OBuf10¨Z …bß BWA1ß BWANIn …cß BWB1ß BWBNIn …dß BWC1ß BWCNIn …eß BWD1ß BWDNIn …fß wr1ß TRUE …gPß burst…hß OBuf10¨Z …i*N …jPß begin_rd…kß	 Burst_CntØ     …lNß command(…mPß ds…nß stateß desel …oß OBuf10¨Z …pPß read…qß stateß begin_rd …rß MemAddrß to_natß	 AddressIn …sß	 startaddrß MemAddr …tß memstartß to_natß	 AddressInØ   bØ     …uBß MemDataAß MemAddrØ   J…vß OBuf1Ø   bØ    0¨U …wKß MemDataAß MemAddrØ   J…xß OBuf1Ø   bØ    0¨X …yL…zß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …{*B …|Bß MemDataBß MemAddrØ   J…}ß OBuf1Ø   bØ	   0¨U …~Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …ÄL…Åß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Ç*B …ÉBß MemDataCß MemAddrØ   J…Ñß OBuf1Ø   bØ   0¨U …ÖKß MemDataCß MemAddrØ   J…Üß OBuf1Ø   bØ   0¨X …áL…àß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …â*B …äBß MemDataDß MemAddrØ   J…ãß OBuf1Ø#   bØ   0¨U …åKß MemDataDß MemAddrØ   J…çß OBuf1Ø#   bØ   0¨X …éL…èß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …ê*B …ëPß write…íß stateß begin_wr …ìß MemAddrß to_natß	 AddressIn …îß	 startaddrß MemAddr …ïß memstartß to_natß	 AddressInØ   bØ     …ñß OBuf10¨Z …óß BWA1ß BWANIn …òß BWB1ß BWBNIn …ôß BWC1ß BWCNIn …öß BWD1ß BWDNIn …õß wr1ß TRUE …úPß burst…ùß stateß burst_rd …ûß	 Burst_Cntß	 Burst_CntØ    …üBß	 Burst_CntØ   J…†ß	 Burst_CntØ     …°*B …¢ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …£ß MemAddrß	 startaddrß offset …§Bß MemDataAß MemAddrØ   J…•ß OBuf1Ø   bØ    0¨U …¶Kß MemDataAß MemAddrØ   J…ßß OBuf1Ø   bØ    0¨X …®L…©ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …™*B …´Bß MemDataBß MemAddrØ   J…¨ß OBuf1Ø   bØ	   0¨U …≠Kß MemDataBß MemAddrØ   J…Æß OBuf1Ø   bØ	   0¨X …ØL…∞ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …±*B …≤Bß MemDataCß MemAddrØ   J…≥ß OBuf1Ø   bØ   0¨U …¥Kß MemDataCß MemAddrØ   J…µß OBuf1Ø   bØ   0¨X …∂L…∑ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …∏*B …πBß MemDataDß MemAddrØ   J…∫ß OBuf1Ø#   bØ   0¨U …ªKß MemDataDß MemAddrØ   J…ºß OBuf1Ø#   bØ   0¨X …ΩL…æß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …ø*B …¿*N …¡Pß begin_wr…¬ß BWA2ß BWA1 …√ß BWB2ß BWB1 …ƒß BWC2ß BWC1 …≈ß BWD2ß BWD1 …∆ß	 Burst_CntØ     …«Nß command(…»Pß ds……ß stateß desel … ß OBuf10¨Z …ÀPß read…Ãß stateß begin_rd …Õß MemAddrß to_natß	 AddressIn …Œß	 startaddrß MemAddr …œß memstartß to_natß	 AddressInØ   bØ     …–Bß MemDataAß MemAddrØ   J…—ß OBuf1Ø   bØ    0¨U …“Kß MemDataAß MemAddrØ   J…”ß OBuf1Ø   bØ    0¨X …‘L…’ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …÷*B …◊Bß MemDataBß MemAddrØ   J…ÿß OBuf1Ø   bØ	   0¨U …ŸKß MemDataBß MemAddrØ   J…⁄ß OBuf1Ø   bØ	   0¨X …€L…‹ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …›*B …ﬁBß MemDataCß MemAddrØ   J…ﬂß OBuf1Ø   bØ   0¨U …‡Kß MemDataCß MemAddrØ   J…·ß OBuf1Ø   bØ   0¨X …‚L…„ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …‰*B …ÂBß MemDataDß MemAddrØ   J…Êß OBuf1Ø#   bØ   0¨U …ÁKß MemDataDß MemAddrØ   J…Ëß OBuf1Ø#   bØ   0¨X …ÈL…Íß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Î*B …ÏPß write…Ìß stateß begin_wr …Óß MemAddrß to_natß	 AddressIn …Ôß	 startaddrß MemAddr …ß OBuf10¨Z …Òß BWA1ß BWANIn …Úß BWB1ß BWBNIn …Ûß BWC1ß BWCNIn …Ùß BWD1ß BWDNIn …ıß wr1ß TRUE …ˆPß burst…˜ß stateß burst_wr …¯ß	 Burst_Cntß	 Burst_CntØ    …˘Bß	 Burst_CntØ   J…˙ß	 Burst_CntØ     …˚*B …¸ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …˝ß MemAddrß	 startaddrß offset …˛ß BWA1ß BWANIn  ˝  ß BWB1ß BWBNIn …ß BWC1ß BWCNIn …ß BWD1ß BWDNIn …ß wr1ß TRUE …*N …Pß burst_rd…Nß command(…Pß ds…ß stateß desel …	ß OBuf10¨Z …
Pß read…ß stateß begin_rd …ß MemAddrß to_natß	 AddressIn …ß	 startaddrß MemAddr …ß memstartß to_natß	 AddressInØ   bØ     …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J… ß OBuf1Ø   bØ   0¨X …!L…"ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …#*B …$Bß MemDataDß MemAddrØ   J…%ß OBuf1Ø#   bØ   0¨U …&Kß MemDataDß MemAddrØ   J…'ß OBuf1Ø#   bØ   0¨X …(L…)ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …**B …+Pß write…,ß stateß begin_wr …-ß MemAddrß to_natß	 AddressIn ….ß	 startaddrß MemAddr …/ß memstartß to_natß	 AddressInØ   bØ     …0ß OBuf10¨Z …1ß BWA1ß BWANIn …2ß BWB1ß BWBNIn …3ß BWC1ß BWCNIn …4ß BWD1ß BWDNIn …5ß wr1ß TRUE …6Pß burst…7ß	 Burst_Cntß	 Burst_CntØ    …8Bß	 Burst_CntØ   J…9ß	 Burst_CntØ     …:*B …;ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …<ß MemAddrß	 startaddrß offset …=Bß MemDataAß MemAddrØ   J…>ß OBuf1Ø   bØ    0¨U …?Kß MemDataAß MemAddrØ   J…@ß OBuf1Ø   bØ    0¨X …AL…Bß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …C*B …DBß MemDataBß MemAddrØ   J…Eß OBuf1Ø   bØ	   0¨U …FKß MemDataBß MemAddrØ   J…Gß OBuf1Ø   bØ	   0¨X …HL…Iß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …J*B …KBß MemDataCß MemAddrØ   J…Lß OBuf1Ø   bØ   0¨U …MKß MemDataCß MemAddrØ   J…Nß OBuf1Ø   bØ   0¨X …OL…Pß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …Q*B …RBß MemDataDß MemAddrØ   J…Sß OBuf1Ø#   bØ   0¨U …TKß MemDataDß MemAddrØ   J…Uß OBuf1Ø#   bØ   0¨X …VL…Wß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …X*B …Y*N …ZPß burst_wr…[Nß command(…\Pß ds…]ß stateß desel …^ß OBuf10¨Z …_Pß read…`ß stateß begin_rd …aß MemAddrß to_natß	 AddressIn …bß	 startaddrß MemAddr …cß memstartß to_natß	 AddressInØ   bØ     …dBß MemDataAß MemAddrØ   J…eß OBuf1Ø   bØ    0¨U …fKß MemDataAß MemAddrØ   J…gß OBuf1Ø   bØ    0¨X …hL…iß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …j*B …kBß MemDataBß MemAddrØ   J…lß OBuf1Ø   bØ	   0¨U …mKß MemDataBß MemAddrØ   J…nß OBuf1Ø   bØ	   0¨X …oL…pß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …q*B …rBß MemDataCß MemAddrØ   J…sß OBuf1Ø   bØ   0¨U …tKß MemDataCß MemAddrØ   J…uß OBuf1Ø   bØ   0¨X …vL…wß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …x*B …yBß MemDataDß MemAddrØ   J…zß OBuf1Ø#   bØ   0¨U …{Kß MemDataDß MemAddrØ   J…|ß OBuf1Ø#   bØ   0¨X …}L…~ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …*B …ÄPß write…Åß stateß begin_wr …Çß MemAddrß to_natß	 AddressIn …Éß	 startaddrß MemAddr …Ñß memstartß to_natß	 AddressInØ   bØ     …Öß OBuf10¨Z …Üß BWA1ß BWANIn …áß BWB1ß BWBNIn …àß BWC1ß BWCNIn …âß BWD1ß BWDNIn …äß wr1ß TRUE …ãPß burst…åß	 Burst_Cntß	 Burst_CntØ    …çBß	 Burst_CntØ   J…éß	 Burst_CntØ     …è*B …êß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …ëß MemAddrß	 startaddrß offset …íß BWA1ß BWANIn …ìß BWB1ß BWBNIn …îß BWC1ß BWCNIn …ïß BWD1ß BWDNIn …ñß wr1ß TRUE …ó*N …ò*N …ôBß OENegIn¨0J…öß D_zd0¨Zß OBuf2}Ø   ß ns …õ*B …ú*B …ùBß OENegIn¨1J…ûß D_zd0¨Z …üL…†ß D_zdß OBuf2 …°*B …¢*; …£ß
 DataOutBlk/ß iuØ#   bØ    A…§ß DataOut_Delay;ß D_zdß i…•sß D_GlitchDataß VitalGlitchDataArrayTypeØ   bØ     …¶)…ßß VitalPathDelay01Zß	 OutSignalß DataOutß iß OutSignalName≠   "Data"ß OutTempß D_zdß iß Modeß VitalTransportß
 GlitchDataß D_GlitchDataß iß PathsØ   ß InputChangeTimeß CLKInß
 LAST_EVENTß	 PathDelayß tpd_CLK_DQA0ß PathConditionß OENegIn¨0Ø   ß InputChangeTimeß OENegInß
 LAST_EVENTß	 PathDelayß tpd_OENeg_DQA0ß PathConditionß TRUE …®*; …©*Aß
 DataOutBlk …™*9ß Behavior …´ß	 WireDelay9(…¨)…≠ß w_1ß VitalWireDelayß A0_ipdß A0ß tipd_A0 …Æß w_2ß VitalWireDelayß A1_ipdß A1ß tipd_A1 …Øß w_3ß VitalWireDelayß A2_ipdß A2ß tipd_A2 …∞ß w_4ß VitalWireDelayß A3_ipdß A3ß tipd_A3 …±ß w_5ß VitalWireDelayß A4_ipdß A4ß tipd_A4 …≤ß w_6ß VitalWireDelayß A5_ipdß A5ß tipd_A5 …≥ß w_7ß VitalWireDelayß A6_ipdß A6ß tipd_A6 …¥ß w_8ß VitalWireDelayß A7_ipdß A7ß tipd_A7 …µß w_9ß VitalWireDelayß A8_ipdß A8ß tipd_A8 …∂ß w_10ß VitalWireDelayß A9_ipdß A9ß tipd_A9 …∑ß w_11ß VitalWireDelayß A10_ipdß A10ß tipd_A10 …∏ß w_12ß VitalWireDelayß A11_ipdß A11ß tipd_A11 …πß w_13ß VitalWireDelayß A12_ipdß A12ß tipd_A12 …∫ß w_14ß VitalWireDelayß A13_ipdß A13ß tipd_A13 …ªß w_15ß VitalWireDelayß A14_ipdß A14ß tipd_A14 …ºß w_16ß VitalWireDelayß A15_ipdß A15ß tipd_A15 …Ωß w_17ß VitalWireDelayß A16_ipdß A16ß tipd_A16 …æß w_21ß VitalWireDelayß DQA0_ipdß DQA0ß	 tipd_DQA0 …øß w_22ß VitalWireDelayß DQA1_ipdß DQA1ß	 tipd_DQA1 …¿ß w_23ß VitalWireDelayß DQA2_ipdß DQA2ß	 tipd_DQA2 …¡ß w_24ß VitalWireDelayß DQA3_ipdß DQA3ß	 tipd_DQA3 …¬ß w_25ß VitalWireDelayß DQA4_ipdß DQA4ß	 tipd_DQA4 …√ß w_26ß VitalWireDelayß DQA5_ipdß DQA5ß	 tipd_DQA5 …ƒß w_27ß VitalWireDelayß DQA6_ipdß DQA6ß	 tipd_DQA6 …≈ß w_28ß VitalWireDelayß DQA7_ipdß DQA7ß	 tipd_DQA7 …∆ß w_29ß VitalWireDelayß DQA8_ipdß DQA8ß	 tipd_DQA8 …«ß w_31ß VitalWireDelayß DQB0_ipdß DQB0ß	 tipd_DQB0 …»ß w_32ß VitalWireDelayß DQB1_ipdß DQB1ß	 tipd_DQB1 ……ß w_33ß VitalWireDelayß DQB2_ipdß DQB2ß	 tipd_DQB2 … ß w_34ß VitalWireDelayß DQB3_ipdß DQB3ß	 tipd_DQB3 …Àß w_35ß VitalWireDelayß DQB4_ipdß DQB4ß	 tipd_DQB4 …Ãß w_36ß VitalWireDelayß DQB5_ipdß DQB5ß	 tipd_DQB5 …Õß w_37ß VitalWireDelayß DQB6_ipdß DQB6ß	 tipd_DQB6 …Œß w_38ß VitalWireDelayß DQB7_ipdß DQB7ß	 tipd_DQB7 …œß w_39ß VitalWireDelayß DQB8_ipdß DQB8ß	 tipd_DQB8 …–ß w_41ß VitalWireDelayß DQC0_ipdß DQC0ß	 tipd_DQC0 …—ß w_42ß VitalWireDelayß DQC1_ipdß DQC1ß	 tipd_DQC1 …“ß w_43ß VitalWireDelayß DQC2_ipdß DQC2ß	 tipd_DQC2 …”ß w_44ß VitalWireDelayß DQC3_ipdß DQC3ß	 tipd_DQC3 …‘ß w_45ß VitalWireDelayß DQC4_ipdß DQC4ß	 tipd_DQC4 …’ß w_46ß VitalWireDelayß DQC5_ipdß DQC5ß	 tipd_DQC5 …÷ß w_47ß VitalWireDelayß DQC6_ipdß DQC6ß	 tipd_DQC6 …◊ß w_48ß VitalWireDelayß DQC7_ipdß DQC7ß	 tipd_DQC7 …ÿß w_49ß VitalWireDelayß DQC8_ipdß DQC8ß	 tipd_DQC8 …Ÿß w_51ß VitalWireDelayß DQD0_ipdß DQD0ß	 tipd_DQD0 …⁄ß w_52ß VitalWireDelayß DQD1_ipdß DQD1ß	 tipd_DQD1 …€ß w_53ß VitalWireDelayß DQD2_ipdß DQD2ß	 tipd_DQD2 …‹ß w_54ß VitalWireDelayß DQD3_ipdß DQD3ß	 tipd_DQD3 …›ß w_55ß VitalWireDelayß DQD4_ipdß DQD4ß	 tipd_DQD4 …ﬁß w_56ß VitalWireDelayß DQD5_ipdß DQD5ß	 tipd_DQD5 …ﬂß w_57ß VitalWireDelayß DQD6_ipdß DQD6ß	 tipd_DQD6 …‡ß w_58ß VitalWireDelayß DQD7_ipdß DQD7ß	 tipd_DQD7 …·ß w_59ß VitalWireDelayß DQD8_ipdß DQD8ß	 tipd_DQD8 …‚ß w_61ß VitalWireDelayß ADV_ipdß ADVß tipd_ADV …„ß w_62ß VitalWireDelayß R_ipdß Rß tipd_R …‰ß w_63ß VitalWireDelayß CLKENNeg_ipdß CLKENNegß tipd_CLKENNeg …Âß w_64ß VitalWireDelayß
 BWDNeg_ipdß BWDNegß tipd_BWDNeg …Êß w_65ß VitalWireDelayß
 BWCNeg_ipdß BWCNegß tipd_BWCNeg …Áß w_66ß VitalWireDelayß
 BWBNeg_ipdß BWBNegß tipd_BWBNeg …Ëß w_67ß VitalWireDelayß
 BWANeg_ipdß BWANegß tipd_BWANeg …Èß w_68ß VitalWireDelayß
 CE1Neg_ipdß CE1Negß tipd_CE1Neg …Íß w_69ß VitalWireDelayß
 CE2Neg_ipdß CE2Negß tipd_CE2Neg …Îß w_70ß VitalWireDelayß CE2_ipdß CE2ß tipd_CE2 …Ïß w_71ß VitalWireDelayß CLK_ipdß CLKß tipd_CLK …Ìß w_72ß VitalWireDelayß
 LBONeg_ipdß LBONegß tipd_LBONeg …Óß w_73ß VitalWireDelayß	 OENeg_ipdß OENegß
 tipd_OENeg …Ô*9ß	 WireDelay …Ò*ß rtl ™
V 000076 60 7 1463086754433 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000044 52 17562         1463086840102 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 67 63
270
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 68 64
271
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 69 65
272
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
277
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
278
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
279
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
280
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
281
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
282
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
282
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
283
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
283
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
284
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
284
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
285
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
285
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
286
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
286
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
286
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
287
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
288
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
289
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
289
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
289
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
290
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
291
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
292
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
293
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
294
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
295
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
296
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
399
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
400
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
401
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
401
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
402
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
402
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
403
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
404
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
405
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
406
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
407
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
408
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
409
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
410
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
411
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
412
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
413
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
414
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
414
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
414
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
928
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1112 116
928
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
928
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
936
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1463086840069 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
     …≈8ß rtl.ß
 idt71v3556(…»dß VITAL_LEVEL0.ß rtl8(ß TRUE ……kß partIDß STRING≠   "idt71v3156" …Œpß A0_ipdß
 std_ulogic¨U …œpß A10_ipdß
 std_ulogic¨U …–pß A11_ipdß
 std_ulogic¨U …—pß A12_ipdß
 std_ulogic¨U …“pß A13_ipdß
 std_ulogic¨U …”pß A14_ipdß
 std_ulogic¨U …‘pß A15_ipdß
 std_ulogic¨U …’pß A1_ipdß
 std_ulogic¨U …÷pß A2_ipdß
 std_ulogic¨U …◊pß A3_ipdß
 std_ulogic¨U …ÿpß A4_ipdß
 std_ulogic¨U …Ÿpß A5_ipdß
 std_ulogic¨U …⁄pß A6_ipdß
 std_ulogic¨U …€pß A7_ipdß
 std_ulogic¨U …‹pß A8_ipdß
 std_ulogic¨U …›pß A16_ipdß
 std_ulogic¨U …ﬁpß A9_ipdß
 std_ulogic¨U …ﬂpß ADV_ipdß
 std_ulogic¨U …‡pß
 BWANeg_ipdß
 std_ulogic¨U …·pß
 BWBNeg_ipdß
 std_ulogic¨U …‚pß
 BWCNeg_ipdß
 std_ulogic¨U …„pß
 BWDNeg_ipdß
 std_ulogic¨U …‰pß
 CE1Neg_ipdß
 std_ulogic¨U …Âpß
 CE2Neg_ipdß
 std_ulogic¨U …Êpß CE2_ipdß
 std_ulogic¨U …Ápß CLKENNeg_ipdß
 std_ulogic¨U …Ëpß CLK_ipdß
 std_ulogic¨U …Èpß DQA0_ipdß
 std_ulogic¨U …Ípß DQA1_ipdß
 std_ulogic¨U …Îpß DQA2_ipdß
 std_ulogic¨U …Ïpß DQA3_ipdß
 std_ulogic¨U …Ìpß DQA4_ipdß
 std_ulogic¨U …Ópß DQA5_ipdß
 std_ulogic¨U …Ôpß DQA6_ipdß
 std_ulogic¨U …pß DQA7_ipdß
 std_ulogic¨U …Òpß DQB0_ipdß
 std_ulogic¨U …Úpß DQB1_ipdß
 std_ulogic¨U …Ûpß DQB2_ipdß
 std_ulogic¨U …Ùpß DQB3_ipdß
 std_ulogic¨U …ıpß DQB4_ipdß
 std_ulogic¨U …ˆpß DQB5_ipdß
 std_ulogic¨U …˜pß DQB6_ipdß
 std_ulogic¨U …¯pß DQB7_ipdß
 std_ulogic¨U …˘pß DQC0_ipdß
 std_ulogic¨U …˙pß DQC1_ipdß
 std_ulogic¨U …˚pß DQC2_ipdß
 std_ulogic¨U …¸pß DQC3_ipdß
 std_ulogic¨U …˝pß DQC4_ipdß
 std_ulogic¨U …˛pß DQC5_ipdß
 std_ulogic¨U  ˇ   pß DQC6_ipdß
 std_ulogic¨U …pß DQC7_ipdß
 std_ulogic¨U …pß DQD0_ipdß
 std_ulogic¨U …pß DQD1_ipdß
 std_ulogic¨U …pß DQD2_ipdß
 std_ulogic¨U …pß DQD3_ipdß
 std_ulogic¨U …pß DQD4_ipdß
 std_ulogic¨U …pß DQD5_ipdß
 std_ulogic¨U …pß DQD6_ipdß
 std_ulogic¨U …	pß DQD7_ipdß
 std_ulogic¨U …
pß DQA8_ipdß
 std_ulogic¨U …pß DQB8_ipdß
 std_ulogic¨U …pß DQC8_ipdß
 std_ulogic¨U …pß DQD8_ipdß
 std_ulogic¨U …pß
 LBONeg_ipdß
 std_ulogic¨1 …pß	 OENeg_ipdß
 std_ulogic¨U …pß R_ipdß
 std_ulogic¨U …)…ß Behavior9(…,ß BWDNInuß
 std_ulogic¨U …ß BWCNInuß
 std_ulogic¨U …ß BWBNInuß
 std_ulogic¨U …ß BWANInuß
 std_ulogic¨U …ß DatDInuß std_logic_vectorØ   bØ     …ß DatCInuß std_logic_vectorØ   bØ     …ß DatBInuß std_logic_vectorØ   bØ     …ß DatAInuß std_logic_vectorØ   bØ     …ß DataOutvß std_logic_vectorØ#   bØ    0¨Z … ß CLKInuß
 std_ulogic¨U …!ß CKENInuß
 std_ulogic¨U …"ß	 AddressInuß std_logic_vectorØ   bØ     …#ß OENegInuß
 std_ulogic¨U …$ß RInuß
 std_ulogic¨U …%ß ADVInuß
 std_ulogic¨U …&ß CE2Inuß
 std_ulogic¨U …'ß LBONegInuß
 std_ulogic¨1 …(ß CE1NegInuß
 std_ulogic¨U …)ß CE2NegInuß
 std_ulogic¨U …*,6ß BWDNInß
 BWDNeg_ipd…+ß BWCNInß
 BWCNeg_ipd…,ß BWBNInß
 BWBNeg_ipd…-ß BWANInß
 BWANeg_ipd….ß CLKInß CLK_ipd…/ß CKENInß CLKENNeg_ipd…0ß OENegInß	 OENeg_ipd…1ß RInß R_ipd…2ß ADVInß ADV_ipd…3ß CE2Inß CE2_ipd…4ß LBONegInß
 LBONeg_ipd…5ß CE1NegInß
 CE1Neg_ipd…6ß CE2NegInß
 CE2Neg_ipd…7ß DataOutØ    ß DQA0…8ß DataOutØ   ß DQA1…9ß DataOutØ   ß DQA2…:ß DataOutØ   ß DQA3…;ß DataOutØ   ß DQA4…<ß DataOutØ   ß DQA5…=ß DataOutØ   ß DQA6…>ß DataOutØ   ß DQA7…?ß DataOutØ   ß DQA8…@ß DataOutØ	   ß DQB0…Aß DataOutØ
   ß DQB1…Bß DataOutØ   ß DQB2…Cß DataOutØ   ß DQB3…Dß DataOutØ   ß DQB4…Eß DataOutØ   ß DQB5…Fß DataOutØ   ß DQB6…Gß DataOutØ   ß DQB7…Hß DataOutØ   ß DQB8…Iß DataOutØ   ß DQC0…Jß DataOutØ   ß DQC1…Kß DataOutØ   ß DQC2…Lß DataOutØ   ß DQC3…Mß DataOutØ   ß DQC4…Nß DataOutØ   ß DQC5…Oß DataOutØ   ß DQC6…Pß DataOutØ   ß DQC7…Qß DataOutØ   ß DQC8…Rß DataOutØ   ß DQD0…Sß DataOutØ   ß DQD1…Tß DataOutØ   ß DQD2…Uß DataOutØ   ß DQD3…Vß DataOutØ   ß DQD4…Wß DataOutØ    ß DQD5…Xß DataOutØ!   ß DQD6…Yß DataOutØ"   ß DQD7…Zß DataOutØ#   ß DQD8…[ß DatAInØ    ß DQA0_ipd…\ß DatAInØ   ß DQA1_ipd…]ß DatAInØ   ß DQA2_ipd…^ß DatAInØ   ß DQA3_ipd…_ß DatAInØ   ß DQA4_ipd…`ß DatAInØ   ß DQA5_ipd…aß DatAInØ   ß DQA6_ipd…bß DatAInØ   ß DQA7_ipd…cß DatAInØ   ß DQA8_ipd…dß DatBInØ    ß DQB0_ipd…eß DatBInØ   ß DQB1_ipd…fß DatBInØ   ß DQB2_ipd…gß DatBInØ   ß DQB3_ipd…hß DatBInØ   ß DQB4_ipd…iß DatBInØ   ß DQB5_ipd…jß DatBInØ   ß DQB6_ipd…kß DatBInØ   ß DQB7_ipd…lß DatBInØ   ß DQB8_ipd…mß DatCInØ    ß DQC0_ipd…nß DatCInØ   ß DQC1_ipd…oß DatCInØ   ß DQC2_ipd…pß DatCInØ   ß DQC3_ipd…qß DatCInØ   ß DQC4_ipd…rß DatCInØ   ß DQC5_ipd…sß DatCInØ   ß DQC6_ipd…tß DatCInØ   ß DQC7_ipd…uß DatCInØ   ß DQC8_ipd…vß DatDInØ    ß DQD0_ipd…wß DatDInØ   ß DQD1_ipd…xß DatDInØ   ß DQD2_ipd…yß DatDInØ   ß DQD3_ipd…zß DatDInØ   ß DQD4_ipd…{ß DatDInØ   ß DQD5_ipd…|ß DatDInØ   ß DQD6_ipd…}ß DatDInØ   ß DQD7_ipd…~ß DatDInØ   ß DQD8_ipd…ß	 AddressInØ    ß A0_ipd…Äß	 AddressInØ   ß A1_ipd…Åß	 AddressInØ   ß A2_ipd…Çß	 AddressInØ   ß A3_ipd…Éß	 AddressInØ   ß A4_ipd…Ñß	 AddressInØ   ß A5_ipd…Öß	 AddressInØ   ß A6_ipd…Üß	 AddressInØ   ß A7_ipd…áß	 AddressInØ   ß A8_ipd…àß	 AddressInØ	   ß A9_ipd…âß	 AddressInØ
   ß A10_ipd…äß	 AddressInØ   ß A11_ipd…ãß	 AddressInØ   ß A12_ipd…åß	 AddressInØ   ß A13_ipd…çß	 AddressInØ   ß A14_ipd…éß	 AddressInØ   ß A15_ipd…èß	 AddressInØ   ß A16_ipd …êlß	 mem_state(ß deselß begin_rdß begin_wrß burst_rdß burst_wr …ëpß stateß	 mem_state …ílß sequence(gØ    aØ   .ß INTEGER`Ø   aØ    …ìlß seqtab(gØ    aØ   .ß sequence …îkß il0ß sequenceØ    Ø   Ø   Ø    …ïkß il1ß sequenceØ    Ø   Ø   Ø    …ñkß il2ß sequenceØ    Ø   Ø   Ø    …ókß il3ß sequenceØ    Ø   Ø   Ø    …òkß ilß seqtabß il0ß il1ß il2ß il3 …ôkß ln0ß sequenceØ    Ø   Ø   Ø    …ökß ln1ß sequenceØ    Ø   Ø   Ø    …õkß ln2ß sequenceØ    Ø   Ø   Ø    …úkß ln3ß sequenceØ    Ø   Ø   Ø    …ùkß lnß seqtabß ln0ß ln1ß ln2ß ln3 …ûpß	 Burst_Seqß seqtab …üpß D_zdß std_logic_vectorØ#   bØ     …†)…°ß Burst_Setup;…¢)…£Bß LBONegIn¨1J…§ß	 Burst_Seqß il …•L…¶ß	 Burst_Seqß ln …ß*B …®D …©*; …™ß Behavior;ß BWDNInß BWCNInß BWBNInß BWANInß DatDInß DatCInß DatBInß DatAInß CLKInß CKENInß	 AddressInß RInß OENegInß ADVInß CE2Inß CE1NegInß CE2NegIn…´lß command_type(ß dsß burstß readß write …¨sß Tviol_BWDN_CLKß X01¨0 …≠sß TD_BWDN_CLKß VitalTimingDataType …Æsß Tviol_BWCN_CLKß X01¨0 …Øsß TD_BWCN_CLKß VitalTimingDataType …∞sß Tviol_BWBN_CLKß X01¨0 …±sß TD_BWBN_CLKß VitalTimingDataType …≤sß Tviol_BWAN_CLKß X01¨0 …≥sß TD_BWAN_CLKß VitalTimingDataType …¥sß Tviol_CKENIn_CLKß X01¨0 …µsß TD_CKENIn_CLKß VitalTimingDataType …∂sß Tviol_ADVIn_CLKß X01¨0 …∑sß TD_ADVIn_CLKß VitalTimingDataType …∏sß Tviol_CE1NegIn_CLKß X01¨0 …πsß TD_CE1NegIn_CLKß VitalTimingDataType …∫sß Tviol_CE2NegIn_CLKß X01¨0 …ªsß TD_CE2NegIn_CLKß VitalTimingDataType …ºsß Tviol_CE2In_CLKß X01¨0 …Ωsß TD_CE2In_CLKß VitalTimingDataType …æsß Tviol_RIn_CLKß X01¨0 …øsß
 TD_RIn_CLKß VitalTimingDataType …¿sß Tviol_DatDIn_CLKß X01¨0 …¡sß TD_DatDIn_CLKß VitalTimingDataType …¬sß Tviol_DatCIn_CLKß X01¨0 …√sß TD_DatCIn_CLKß VitalTimingDataType …ƒsß Tviol_DatBIn_CLKß X01¨0 …≈sß TD_DatBIn_CLKß VitalTimingDataType …∆sß Tviol_DatAIn_CLKß X01¨0 …«sß TD_DatAIn_CLKß VitalTimingDataType …»sß Tviol_AddressIn_CLKß X01¨0 ……sß TD_AddressIn_CLKß VitalTimingDataType … sß	 Pviol_CLKß X01¨0 …Àsß PD_CLKß VitalPeriodDataTypeß VitalPeriodDataInit …Ãlß MemStore(gØ    aØ   .ß INTEGER`Ø   aØˇ   …Õsß MemDataAß MemStore …Œsß MemDataBß MemStore …œsß MemDataCß MemStore …–sß MemDataDß MemStore …—sß MemAddrß NATURAL`Ø    aØ    …“sß MemAddr1ß NATURAL`Ø    aØ    …”sß	 startaddrß NATURAL`Ø    aØ    …‘sß	 Burst_Cntß NATURAL`Ø    aØ   Ø     …’sß memstartß NATURAL`Ø    aØ   Ø     …÷sß offsetß INTEGER`Ø   aØ   Ø     …◊sß commandß command_type …ÿsß BWD1ß UX01 …Ÿsß BWC1ß UX01 …⁄sß BWB1ß UX01 …€sß BWA1ß UX01 …‹sß BWD2ß UX01 …›sß BWC2ß UX01 …ﬁsß BWB2ß UX01 …ﬂsß BWA2ß UX01 …‡sß wr1ß BOOLEANß false …·sß wr2ß BOOLEANß false …‚sß wr3ß BOOLEANß false …„sß	 Violationß X01¨0 …‰sß OBuf1ß std_logic_vectorØ#   bØ    0¨Z …Âsß OBuf2ß std_logic_vectorØ#   bØ    0¨Z …Ê)…ÁBß TimingChecksOnJ…Ëß VitalSetupHoldCheckß
 TestSignalß BWDNInß TestSignalName≠   "BWD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWDN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWDN_CLK …Èß VitalSetupHoldCheckß
 TestSignalß BWCNInß TestSignalName≠   "BWC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWCN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWCN_CLK …Íß VitalSetupHoldCheckß
 TestSignalß BWBNInß TestSignalName≠   "BWB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWBN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWBN_CLK …Îß VitalSetupHoldCheckß
 TestSignalß BWANInß TestSignalName≠   "BWA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWAN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWAN_CLK …Ïß VitalSetupHoldCheckß
 TestSignalß CKENInß TestSignalName≠
   "CLKENNeg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CLKENNeg_CLKß SetupLowß tsetup_CLKENNeg_CLKß HoldHighß thold_CLKENNeg_CLKß HoldLowß thold_CLKENNeg_CLKß CheckEnabledß TRUEß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CKENIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CKENIn_CLK …Ìß VitalSetupHoldCheckß
 TestSignalß ADVInß TestSignalName≠   "ADV"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_ADV_CLKß SetupLowß tsetup_ADV_CLKß HoldHighß thold_ADV_CLKß HoldLowß thold_ADV_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_ADVIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_ADVIn_CLK …Óß VitalSetupHoldCheckß
 TestSignalß CE1NegInß TestSignalName≠   "CE1Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE1NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE1NegIn_CLK …Ôß VitalSetupHoldCheckß
 TestSignalß CE2NegInß TestSignalName≠   "CE2Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2NegIn_CLK …ß VitalSetupHoldCheckß
 TestSignalß CE2Inß TestSignalName≠   "CE2"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2In_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2In_CLK …Òß VitalSetupHoldCheckß
 TestSignalß RInß TestSignalName≠   "R"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_R_CLKß SetupLowß tsetup_R_CLKß HoldHighß thold_R_CLKß HoldLowß thold_R_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß
 TD_RIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_RIn_CLK …Úß VitalSetupHoldCheckß
 TestSignalß	 AddressInß TestSignalName≠	   "Address"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_A0_CLKß SetupLowß tsetup_A0_CLKß HoldHighß thold_A0_CLKß HoldLowß thold_A0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_AddressIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_AddressIn_CLK …Ûß VitalSetupHoldCheckß
 TestSignalß DatDInß TestSignalName≠   "DatD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatDIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatDIn_CLK …Ùß VitalSetupHoldCheckß
 TestSignalß DatCInß TestSignalName≠   "DatC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatCIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatCIn_CLK …ıß VitalSetupHoldCheckß
 TestSignalß DatBInß TestSignalName≠   "DatB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatBIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatBIn_CLK …ˆß VitalSetupHoldCheckß
 TestSignalß DatAInß TestSignalName≠   "DatA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatAIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatAIn_CLK …˜ß VitalPeriodPulseCheckß
 TestSignalß CLKInß TestSignalName≠   "CLK"ß Periodß tperiod_CLK_posedgeß PulseWidthLowß tpw_CLK_negedgeß PulseWidthHighß tpw_CLK_posedgeß
 PeriodDataß PD_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß	 Pviol_CLKß	 HeaderMsgß InstancePath!ß partIDß CheckEnabledß CKENIn¨0 …¯ß	 Violationß	 Pviol_CLKXß Tviol_DatAIn_CLKXß Tviol_DatBIn_CLKXß Tviol_DatCIn_CLKXß Tviol_DatDIn_CLKXß Tviol_AddressIn_CLKXß Tviol_RIn_CLKXß Tviol_CE2In_CLKXß Tviol_CE2NegIn_CLKXß Tviol_CE1NegIn_CLKXß Tviol_ADVIn_CLKXß Tviol_CKENIn_CLKXß Tviol_BWAN_CLKXß Tviol_BWBN_CLKXß Tviol_BWCN_CLKXß Tviol_BWDN_CLK …˘Gß	 Violation¨0Hß InstancePath!ß partID!≠   ": simulation may be"!≠&   " inaccurate due to timing violations"Iß SeverityMode …˙*B …˚Bß rising_edgeß CLKInWß CKENIn¨0J…¸G_ß Is_Xß BWDNInHß InstancePath!ß partID!≠   ": Unusable value for BWDN"Iß SeverityMode …˝G_ß Is_Xß BWCNInHß InstancePath!ß partID!≠   ": Unusable value for BWCN"Iß SeverityMode …˛G_ß Is_Xß BWBNInHß InstancePath!ß partID!≠   ": Unusable value for BWBN"Iß SeverityMode  ˛  G_ß Is_Xß BWANInHß InstancePath!ß partID!≠   ": Unusable value for BWAN"Iß SeverityMode …G_ß Is_Xß RInHß InstancePath!ß partID!≠   ": Unusable value for R"Iß SeverityMode …G_ß Is_Xß ADVInHß InstancePath!ß partID!≠   ": Unusable value for ADV"Iß SeverityMode …G_ß Is_Xß CE2InHß InstancePath!ß partID!≠   ": Unusable value for CE2"Iß SeverityMode …G_ß Is_Xß CE1NegInHß InstancePath!ß partID!≠   ": Unusable value for CE1Neg"Iß SeverityMode …G_ß Is_Xß CE2NegInHß InstancePath!ß partID!≠   ": Unusable value for CE2Neg"Iß SeverityMode …Bß ADVIn¨0Wß CE1NegIn¨1Xß CE2NegIn¨1Xß CE2In¨0J…ß commandß ds …Kß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1Wß ADVIn¨0J…	Bß RIn¨1J…
ß commandß read …L…ß commandß write …*B …Kß ADVIn¨1Wß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1J…ß commandß burst …L…Gß falseHß InstancePath!ß partID!≠   ": Could not decode "!≠
   "command."Iß SeverityMode …*B …ß wr3ß wr2 …ß wr2ß wr1 …ß wr1ß false …Bß wr3J…Bß BWA2¨0J…Bß	 Violation¨XJ…ß MemDataAß MemAddr1Ø    …L…ß MemDataAß MemAddr1ß to_natß DatAIn …*B …*B …Bß BWB2¨0J…Bß	 Violation¨XJ… ß MemDataBß MemAddr1Ø    …!L…"ß MemDataBß MemAddr1ß to_natß DatBIn …#*B …$*B …%Bß BWC2¨0J…&Bß	 Violation¨XJ…'ß MemDataCß MemAddr1Ø    …(L…)ß MemDataCß MemAddr1ß to_natß DatCIn …**B …+*B …,Bß BWD2¨0J…-Bß	 Violation¨XJ….ß MemDataDß MemAddr1Ø    …/L…0ß MemDataDß MemAddr1ß to_natß DatDIn …1*B …2*B …3*B …4ß MemAddr1ß MemAddr …5ß OBuf2ß OBuf1 …6Nß state(…7Pß desel…8Nß command(…9Pß ds…:ß OBuf10¨Z …;Pß read…<ß stateß begin_rd …=ß MemAddrß to_natß	 AddressIn …>ß	 startaddrß MemAddr …?ß memstartß to_natß	 AddressInØ   bØ     …@Bß MemDataAß MemAddrØ   J…Aß OBuf1Ø   bØ    0¨U …BKß MemDataAß MemAddrØ   J…Cß OBuf1Ø   bØ    0¨X …DL…Eß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …F*B …GBß MemDataBß MemAddrØ   J…Hß OBuf1Ø   bØ	   0¨U …IKß MemDataBß MemAddrØ   J…Jß OBuf1Ø   bØ	   0¨X …KL…Lß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …M*B …NBß MemDataCß MemAddrØ   J…Oß OBuf1Ø   bØ   0¨U …PKß MemDataCß MemAddrØ   J…Qß OBuf1Ø   bØ   0¨X …RL…Sß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …T*B …UBß MemDataDß MemAddrØ   J…Vß OBuf1Ø#   bØ   0¨U …WKß MemDataDß MemAddrØ   J…Xß OBuf1Ø#   bØ   0¨X …YL…Zß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …[*B …\Pß write…]ß stateß begin_wr …^ß MemAddrß to_natß	 AddressIn …_ß	 startaddrß MemAddr …`ß memstartß to_natß	 AddressInØ   bØ     …aß OBuf10¨Z …bß BWA1ß BWANIn …cß BWB1ß BWBNIn …dß BWC1ß BWCNIn …eß BWD1ß BWDNIn …fß wr1ß TRUE …gPß burst…hß OBuf10¨Z …i*N …jPß begin_rd…kß	 Burst_CntØ     …lNß command(…mPß ds…nß stateß desel …oß OBuf10¨Z …pPß read…qß stateß begin_rd …rß MemAddrß to_natß	 AddressIn …sß	 startaddrß MemAddr …tß memstartß to_natß	 AddressInØ   bØ     …uBß MemDataAß MemAddrØ   J…vß OBuf1Ø   bØ    0¨U …wKß MemDataAß MemAddrØ   J…xß OBuf1Ø   bØ    0¨X …yL…zß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …{*B …|Bß MemDataBß MemAddrØ   J…}ß OBuf1Ø   bØ	   0¨U …~Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …ÄL…Åß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Ç*B …ÉBß MemDataCß MemAddrØ   J…Ñß OBuf1Ø   bØ   0¨U …ÖKß MemDataCß MemAddrØ   J…Üß OBuf1Ø   bØ   0¨X …áL…àß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …â*B …äBß MemDataDß MemAddrØ   J…ãß OBuf1Ø#   bØ   0¨U …åKß MemDataDß MemAddrØ   J…çß OBuf1Ø#   bØ   0¨X …éL…èß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …ê*B …ëPß write…íß stateß begin_wr …ìß MemAddrß to_natß	 AddressIn …îß	 startaddrß MemAddr …ïß memstartß to_natß	 AddressInØ   bØ     …ñß OBuf10¨Z …óß BWA1ß BWANIn …òß BWB1ß BWBNIn …ôß BWC1ß BWCNIn …öß BWD1ß BWDNIn …õß wr1ß TRUE …úPß burst…ùß stateß burst_rd …ûß	 Burst_Cntß	 Burst_CntØ    …üBß	 Burst_CntØ   J…†ß	 Burst_CntØ     …°*B …¢ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …£ß MemAddrß	 startaddrß offset …§Bß MemDataAß MemAddrØ   J…•ß OBuf1Ø   bØ    0¨U …¶Kß MemDataAß MemAddrØ   J…ßß OBuf1Ø   bØ    0¨X …®L…©ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …™*B …´Bß MemDataBß MemAddrØ   J…¨ß OBuf1Ø   bØ	   0¨U …≠Kß MemDataBß MemAddrØ   J…Æß OBuf1Ø   bØ	   0¨X …ØL…∞ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …±*B …≤Bß MemDataCß MemAddrØ   J…≥ß OBuf1Ø   bØ   0¨U …¥Kß MemDataCß MemAddrØ   J…µß OBuf1Ø   bØ   0¨X …∂L…∑ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …∏*B …πBß MemDataDß MemAddrØ   J…∫ß OBuf1Ø#   bØ   0¨U …ªKß MemDataDß MemAddrØ   J…ºß OBuf1Ø#   bØ   0¨X …ΩL…æß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …ø*B …¿*N …¡Pß begin_wr…¬ß BWA2ß BWA1 …√ß BWB2ß BWB1 …ƒß BWC2ß BWC1 …≈ß BWD2ß BWD1 …∆ß	 Burst_CntØ     …«Nß command(…»Pß ds……ß stateß desel … ß OBuf10¨Z …ÀPß read…Ãß stateß begin_rd …Õß MemAddrß to_natß	 AddressIn …Œß	 startaddrß MemAddr …œß memstartß to_natß	 AddressInØ   bØ     …–Bß MemDataAß MemAddrØ   J…—ß OBuf1Ø   bØ    0¨U …“Kß MemDataAß MemAddrØ   J…”ß OBuf1Ø   bØ    0¨X …‘L…’ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …÷*B …◊Bß MemDataBß MemAddrØ   J…ÿß OBuf1Ø   bØ	   0¨U …ŸKß MemDataBß MemAddrØ   J…⁄ß OBuf1Ø   bØ	   0¨X …€L…‹ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …›*B …ﬁBß MemDataCß MemAddrØ   J…ﬂß OBuf1Ø   bØ   0¨U …‡Kß MemDataCß MemAddrØ   J…·ß OBuf1Ø   bØ   0¨X …‚L…„ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …‰*B …ÂBß MemDataDß MemAddrØ   J…Êß OBuf1Ø#   bØ   0¨U …ÁKß MemDataDß MemAddrØ   J…Ëß OBuf1Ø#   bØ   0¨X …ÈL…Íß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Î*B …ÏPß write…Ìß stateß begin_wr …Óß MemAddrß to_natß	 AddressIn …Ôß	 startaddrß MemAddr …ß OBuf10¨Z …Òß BWA1ß BWANIn …Úß BWB1ß BWBNIn …Ûß BWC1ß BWCNIn …Ùß BWD1ß BWDNIn …ıß wr1ß TRUE …ˆPß burst…˜ß stateß burst_wr …¯ß	 Burst_Cntß	 Burst_CntØ    …˘Bß	 Burst_CntØ   J…˙ß	 Burst_CntØ     …˚*B …¸ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …˝ß MemAddrß	 startaddrß offset …˛ß BWA1ß BWANIn  ˝  ß BWB1ß BWBNIn …ß BWC1ß BWCNIn …ß BWD1ß BWDNIn …ß wr1ß TRUE …*N …Pß burst_rd…Nß command(…Pß ds…ß stateß desel …	ß OBuf10¨Z …
Pß read…ß stateß begin_rd …ß MemAddrß to_natß	 AddressIn …ß	 startaddrß MemAddr …ß memstartß to_natß	 AddressInØ   bØ     …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J… ß OBuf1Ø   bØ   0¨X …!L…"ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …#*B …$Bß MemDataDß MemAddrØ   J…%ß OBuf1Ø#   bØ   0¨U …&Kß MemDataDß MemAddrØ   J…'ß OBuf1Ø#   bØ   0¨X …(L…)ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …**B …+Pß write…,ß stateß begin_wr …-ß MemAddrß to_natß	 AddressIn ….ß	 startaddrß MemAddr …/ß memstartß to_natß	 AddressInØ   bØ     …0ß OBuf10¨Z …1ß BWA1ß BWANIn …2ß BWB1ß BWBNIn …3ß BWC1ß BWCNIn …4ß BWD1ß BWDNIn …5ß wr1ß TRUE …6Pß burst…7ß	 Burst_Cntß	 Burst_CntØ    …8Bß	 Burst_CntØ   J…9ß	 Burst_CntØ     …:*B …;ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …<ß MemAddrß	 startaddrß offset …=Bß MemDataAß MemAddrØ   J…>ß OBuf1Ø   bØ    0¨U …?Kß MemDataAß MemAddrØ   J…@ß OBuf1Ø   bØ    0¨X …AL…Bß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …C*B …DBß MemDataBß MemAddrØ   J…Eß OBuf1Ø   bØ	   0¨U …FKß MemDataBß MemAddrØ   J…Gß OBuf1Ø   bØ	   0¨X …HL…Iß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …J*B …KBß MemDataCß MemAddrØ   J…Lß OBuf1Ø   bØ   0¨U …MKß MemDataCß MemAddrØ   J…Nß OBuf1Ø   bØ   0¨X …OL…Pß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …Q*B …RBß MemDataDß MemAddrØ   J…Sß OBuf1Ø#   bØ   0¨U …TKß MemDataDß MemAddrØ   J…Uß OBuf1Ø#   bØ   0¨X …VL…Wß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …X*B …Y*N …ZPß burst_wr…[Nß command(…\Pß ds…]ß stateß desel …^ß OBuf10¨Z …_Pß read…`ß stateß begin_rd …aß MemAddrß to_natß	 AddressIn …bß	 startaddrß MemAddr …cß memstartß to_natß	 AddressInØ   bØ     …dBß MemDataAß MemAddrØ   J…eß OBuf1Ø   bØ    0¨U …fKß MemDataAß MemAddrØ   J…gß OBuf1Ø   bØ    0¨X …hL…iß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …j*B …kBß MemDataBß MemAddrØ   J…lß OBuf1Ø   bØ	   0¨U …mKß MemDataBß MemAddrØ   J…nß OBuf1Ø   bØ	   0¨X …oL…pß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …q*B …rBß MemDataCß MemAddrØ   J…sß OBuf1Ø   bØ   0¨U …tKß MemDataCß MemAddrØ   J…uß OBuf1Ø   bØ   0¨X …vL…wß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …x*B …yBß MemDataDß MemAddrØ   J…zß OBuf1Ø#   bØ   0¨U …{Kß MemDataDß MemAddrØ   J…|ß OBuf1Ø#   bØ   0¨X …}L…~ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …*B …ÄPß write…Åß stateß begin_wr …Çß MemAddrß to_natß	 AddressIn …Éß	 startaddrß MemAddr …Ñß memstartß to_natß	 AddressInØ   bØ     …Öß OBuf10¨Z …Üß BWA1ß BWANIn …áß BWB1ß BWBNIn …àß BWC1ß BWCNIn …âß BWD1ß BWDNIn …äß wr1ß TRUE …ãPß burst…åß	 Burst_Cntß	 Burst_CntØ    …çBß	 Burst_CntØ   J…éß	 Burst_CntØ     …è*B …êß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …ëß MemAddrß	 startaddrß offset …íß BWA1ß BWANIn …ìß BWB1ß BWBNIn …îß BWC1ß BWCNIn …ïß BWD1ß BWDNIn …ñß wr1ß TRUE …ó*N …ò*N …ôBß OENegIn¨0J…öß D_zd0¨Zß OBuf2}Ø   ß ns …õ*B …ú*B …ùBß OENegIn¨1J…ûß D_zd0¨Z …üL…†ß D_zdß OBuf2 …°*B …¢*; …£ß
 DataOutBlk/ß iuØ#   bØ    A…§ß DataOut_Delay;ß D_zdß i…•sß D_GlitchDataß VitalGlitchDataArrayTypeØ   bØ     …¶)…ßß VitalPathDelay01Zß	 OutSignalß DataOutß iß OutSignalName≠   "Data"ß OutTempß D_zdß iß Modeß VitalTransportß
 GlitchDataß D_GlitchDataß iß PathsØ   ß InputChangeTimeß CLKInß
 LAST_EVENTß	 PathDelayß tpd_CLK_DQA0ß PathConditionß OENegIn¨0Ø   ß InputChangeTimeß OENegInß
 LAST_EVENTß	 PathDelayß tpd_OENeg_DQA0ß PathConditionß TRUE …®*; …©*Aß
 DataOutBlk …™*9ß Behavior …´ß	 WireDelay9(…¨)…≠ß w_1ß VitalWireDelayß A0_ipdß A0ß tipd_A0 …Æß w_2ß VitalWireDelayß A1_ipdß A1ß tipd_A1 …Øß w_3ß VitalWireDelayß A2_ipdß A2ß tipd_A2 …∞ß w_4ß VitalWireDelayß A3_ipdß A3ß tipd_A3 …±ß w_5ß VitalWireDelayß A4_ipdß A4ß tipd_A4 …≤ß w_6ß VitalWireDelayß A5_ipdß A5ß tipd_A5 …≥ß w_7ß VitalWireDelayß A6_ipdß A6ß tipd_A6 …¥ß w_8ß VitalWireDelayß A7_ipdß A7ß tipd_A7 …µß w_9ß VitalWireDelayß A8_ipdß A8ß tipd_A8 …∂ß w_10ß VitalWireDelayß A9_ipdß A9ß tipd_A9 …∑ß w_11ß VitalWireDelayß A10_ipdß A10ß tipd_A10 …∏ß w_12ß VitalWireDelayß A11_ipdß A11ß tipd_A11 …πß w_13ß VitalWireDelayß A12_ipdß A12ß tipd_A12 …∫ß w_14ß VitalWireDelayß A13_ipdß A13ß tipd_A13 …ªß w_15ß VitalWireDelayß A14_ipdß A14ß tipd_A14 …ºß w_16ß VitalWireDelayß A15_ipdß A15ß tipd_A15 …Ωß w_17ß VitalWireDelayß A16_ipdß A16ß tipd_A16 …æß w_21ß VitalWireDelayß DQA0_ipdß DQA0ß	 tipd_DQA0 …øß w_22ß VitalWireDelayß DQA1_ipdß DQA1ß	 tipd_DQA1 …¿ß w_23ß VitalWireDelayß DQA2_ipdß DQA2ß	 tipd_DQA2 …¡ß w_24ß VitalWireDelayß DQA3_ipdß DQA3ß	 tipd_DQA3 …¬ß w_25ß VitalWireDelayß DQA4_ipdß DQA4ß	 tipd_DQA4 …√ß w_26ß VitalWireDelayß DQA5_ipdß DQA5ß	 tipd_DQA5 …ƒß w_27ß VitalWireDelayß DQA6_ipdß DQA6ß	 tipd_DQA6 …≈ß w_28ß VitalWireDelayß DQA7_ipdß DQA7ß	 tipd_DQA7 …∆ß w_29ß VitalWireDelayß DQA8_ipdß DQA8ß	 tipd_DQA8 …«ß w_31ß VitalWireDelayß DQB0_ipdß DQB0ß	 tipd_DQB0 …»ß w_32ß VitalWireDelayß DQB1_ipdß DQB1ß	 tipd_DQB1 ……ß w_33ß VitalWireDelayß DQB2_ipdß DQB2ß	 tipd_DQB2 … ß w_34ß VitalWireDelayß DQB3_ipdß DQB3ß	 tipd_DQB3 …Àß w_35ß VitalWireDelayß DQB4_ipdß DQB4ß	 tipd_DQB4 …Ãß w_36ß VitalWireDelayß DQB5_ipdß DQB5ß	 tipd_DQB5 …Õß w_37ß VitalWireDelayß DQB6_ipdß DQB6ß	 tipd_DQB6 …Œß w_38ß VitalWireDelayß DQB7_ipdß DQB7ß	 tipd_DQB7 …œß w_39ß VitalWireDelayß DQB8_ipdß DQB8ß	 tipd_DQB8 …–ß w_41ß VitalWireDelayß DQC0_ipdß DQC0ß	 tipd_DQC0 …—ß w_42ß VitalWireDelayß DQC1_ipdß DQC1ß	 tipd_DQC1 …“ß w_43ß VitalWireDelayß DQC2_ipdß DQC2ß	 tipd_DQC2 …”ß w_44ß VitalWireDelayß DQC3_ipdß DQC3ß	 tipd_DQC3 …‘ß w_45ß VitalWireDelayß DQC4_ipdß DQC4ß	 tipd_DQC4 …’ß w_46ß VitalWireDelayß DQC5_ipdß DQC5ß	 tipd_DQC5 …÷ß w_47ß VitalWireDelayß DQC6_ipdß DQC6ß	 tipd_DQC6 …◊ß w_48ß VitalWireDelayß DQC7_ipdß DQC7ß	 tipd_DQC7 …ÿß w_49ß VitalWireDelayß DQC8_ipdß DQC8ß	 tipd_DQC8 …Ÿß w_51ß VitalWireDelayß DQD0_ipdß DQD0ß	 tipd_DQD0 …⁄ß w_52ß VitalWireDelayß DQD1_ipdß DQD1ß	 tipd_DQD1 …€ß w_53ß VitalWireDelayß DQD2_ipdß DQD2ß	 tipd_DQD2 …‹ß w_54ß VitalWireDelayß DQD3_ipdß DQD3ß	 tipd_DQD3 …›ß w_55ß VitalWireDelayß DQD4_ipdß DQD4ß	 tipd_DQD4 …ﬁß w_56ß VitalWireDelayß DQD5_ipdß DQD5ß	 tipd_DQD5 …ﬂß w_57ß VitalWireDelayß DQD6_ipdß DQD6ß	 tipd_DQD6 …‡ß w_58ß VitalWireDelayß DQD7_ipdß DQD7ß	 tipd_DQD7 …·ß w_59ß VitalWireDelayß DQD8_ipdß DQD8ß	 tipd_DQD8 …‚ß w_61ß VitalWireDelayß ADV_ipdß ADVß tipd_ADV …„ß w_62ß VitalWireDelayß R_ipdß Rß tipd_R …‰ß w_63ß VitalWireDelayß CLKENNeg_ipdß CLKENNegß tipd_CLKENNeg …Âß w_64ß VitalWireDelayß
 BWDNeg_ipdß BWDNegß tipd_BWDNeg …Êß w_65ß VitalWireDelayß
 BWCNeg_ipdß BWCNegß tipd_BWCNeg …Áß w_66ß VitalWireDelayß
 BWBNeg_ipdß BWBNegß tipd_BWBNeg …Ëß w_67ß VitalWireDelayß
 BWANeg_ipdß BWANegß tipd_BWANeg …Èß w_68ß VitalWireDelayß
 CE1Neg_ipdß CE1Negß tipd_CE1Neg …Íß w_69ß VitalWireDelayß
 CE2Neg_ipdß CE2Negß tipd_CE2Neg …Îß w_70ß VitalWireDelayß CE2_ipdß CE2ß tipd_CE2 …Ïß w_71ß VitalWireDelayß CLK_ipdß CLKß tipd_CLK …Ìß w_72ß VitalWireDelayß
 LBONeg_ipdß LBONegß tipd_LBONeg …Óß w_73ß VitalWireDelayß	 OENeg_ipdß OENegß
 tipd_OENeg …Ô*9ß	 WireDelay …Ò*ß rtl ™
V 000076 60 7 1463086840069 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000044 52 17562         1463086870260 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 67 63
270
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 68 64
271
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 69 65
272
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
277
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
278
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
279
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
280
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
281
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
282
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
282
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
283
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
283
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
284
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
284
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
285
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
285
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
286
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
286
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
286
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
287
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
288
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
289
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
289
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
289
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
290
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
291
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
292
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
293
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
294
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
295
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
296
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
399
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
400
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
401
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
401
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
402
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
402
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
403
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
404
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
405
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
406
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
407
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
408
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
409
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
410
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
411
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
412
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
413
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
414
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
414
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
414
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
928
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1112 116
928
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
928
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
936
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1463086870228 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
     …≈8ß rtl.ß
 idt71v3556(…»dß VITAL_LEVEL0.ß rtl8(ß TRUE ……kß partIDß STRING≠   "idt71v3156" …Œpß A0_ipdß
 std_ulogic¨U …œpß A10_ipdß
 std_ulogic¨U …–pß A11_ipdß
 std_ulogic¨U …—pß A12_ipdß
 std_ulogic¨U …“pß A13_ipdß
 std_ulogic¨U …”pß A14_ipdß
 std_ulogic¨U …‘pß A15_ipdß
 std_ulogic¨U …’pß A1_ipdß
 std_ulogic¨U …÷pß A2_ipdß
 std_ulogic¨U …◊pß A3_ipdß
 std_ulogic¨U …ÿpß A4_ipdß
 std_ulogic¨U …Ÿpß A5_ipdß
 std_ulogic¨U …⁄pß A6_ipdß
 std_ulogic¨U …€pß A7_ipdß
 std_ulogic¨U …‹pß A8_ipdß
 std_ulogic¨U …›pß A16_ipdß
 std_ulogic¨U …ﬁpß A9_ipdß
 std_ulogic¨U …ﬂpß ADV_ipdß
 std_ulogic¨U …‡pß
 BWANeg_ipdß
 std_ulogic¨U …·pß
 BWBNeg_ipdß
 std_ulogic¨U …‚pß
 BWCNeg_ipdß
 std_ulogic¨U …„pß
 BWDNeg_ipdß
 std_ulogic¨U …‰pß
 CE1Neg_ipdß
 std_ulogic¨U …Âpß
 CE2Neg_ipdß
 std_ulogic¨U …Êpß CE2_ipdß
 std_ulogic¨U …Ápß CLKENNeg_ipdß
 std_ulogic¨U …Ëpß CLK_ipdß
 std_ulogic¨U …Èpß DQA0_ipdß
 std_ulogic¨U …Ípß DQA1_ipdß
 std_ulogic¨U …Îpß DQA2_ipdß
 std_ulogic¨U …Ïpß DQA3_ipdß
 std_ulogic¨U …Ìpß DQA4_ipdß
 std_ulogic¨U …Ópß DQA5_ipdß
 std_ulogic¨U …Ôpß DQA6_ipdß
 std_ulogic¨U …pß DQA7_ipdß
 std_ulogic¨U …Òpß DQB0_ipdß
 std_ulogic¨U …Úpß DQB1_ipdß
 std_ulogic¨U …Ûpß DQB2_ipdß
 std_ulogic¨U …Ùpß DQB3_ipdß
 std_ulogic¨U …ıpß DQB4_ipdß
 std_ulogic¨U …ˆpß DQB5_ipdß
 std_ulogic¨U …˜pß DQB6_ipdß
 std_ulogic¨U …¯pß DQB7_ipdß
 std_ulogic¨U …˘pß DQC0_ipdß
 std_ulogic¨U …˙pß DQC1_ipdß
 std_ulogic¨U …˚pß DQC2_ipdß
 std_ulogic¨U …¸pß DQC3_ipdß
 std_ulogic¨U …˝pß DQC4_ipdß
 std_ulogic¨U …˛pß DQC5_ipdß
 std_ulogic¨U  ˇ   pß DQC6_ipdß
 std_ulogic¨U …pß DQC7_ipdß
 std_ulogic¨U …pß DQD0_ipdß
 std_ulogic¨U …pß DQD1_ipdß
 std_ulogic¨U …pß DQD2_ipdß
 std_ulogic¨U …pß DQD3_ipdß
 std_ulogic¨U …pß DQD4_ipdß
 std_ulogic¨U …pß DQD5_ipdß
 std_ulogic¨U …pß DQD6_ipdß
 std_ulogic¨U …	pß DQD7_ipdß
 std_ulogic¨U …
pß DQA8_ipdß
 std_ulogic¨U …pß DQB8_ipdß
 std_ulogic¨U …pß DQC8_ipdß
 std_ulogic¨U …pß DQD8_ipdß
 std_ulogic¨U …pß
 LBONeg_ipdß
 std_ulogic¨1 …pß	 OENeg_ipdß
 std_ulogic¨U …pß R_ipdß
 std_ulogic¨U …)…ß Behavior9(…,ß BWDNInuß
 std_ulogic¨U …ß BWCNInuß
 std_ulogic¨U …ß BWBNInuß
 std_ulogic¨U …ß BWANInuß
 std_ulogic¨U …ß DatDInuß std_logic_vectorØ   bØ     …ß DatCInuß std_logic_vectorØ   bØ     …ß DatBInuß std_logic_vectorØ   bØ     …ß DatAInuß std_logic_vectorØ   bØ     …ß DataOutvß std_logic_vectorØ#   bØ    0¨Z … ß CLKInuß
 std_ulogic¨U …!ß CKENInuß
 std_ulogic¨U …"ß	 AddressInuß std_logic_vectorØ   bØ     …#ß OENegInuß
 std_ulogic¨U …$ß RInuß
 std_ulogic¨U …%ß ADVInuß
 std_ulogic¨U …&ß CE2Inuß
 std_ulogic¨U …'ß LBONegInuß
 std_ulogic¨1 …(ß CE1NegInuß
 std_ulogic¨U …)ß CE2NegInuß
 std_ulogic¨U …*,6ß BWDNInß
 BWDNeg_ipd…+ß BWCNInß
 BWCNeg_ipd…,ß BWBNInß
 BWBNeg_ipd…-ß BWANInß
 BWANeg_ipd….ß CLKInß CLK_ipd…/ß CKENInß CLKENNeg_ipd…0ß OENegInß	 OENeg_ipd…1ß RInß R_ipd…2ß ADVInß ADV_ipd…3ß CE2Inß CE2_ipd…4ß LBONegInß
 LBONeg_ipd…5ß CE1NegInß
 CE1Neg_ipd…6ß CE2NegInß
 CE2Neg_ipd…7ß DataOutØ    ß DQA0…8ß DataOutØ   ß DQA1…9ß DataOutØ   ß DQA2…:ß DataOutØ   ß DQA3…;ß DataOutØ   ß DQA4…<ß DataOutØ   ß DQA5…=ß DataOutØ   ß DQA6…>ß DataOutØ   ß DQA7…?ß DataOutØ   ß DQA8…@ß DataOutØ	   ß DQB0…Aß DataOutØ
   ß DQB1…Bß DataOutØ   ß DQB2…Cß DataOutØ   ß DQB3…Dß DataOutØ   ß DQB4…Eß DataOutØ   ß DQB5…Fß DataOutØ   ß DQB6…Gß DataOutØ   ß DQB7…Hß DataOutØ   ß DQB8…Iß DataOutØ   ß DQC0…Jß DataOutØ   ß DQC1…Kß DataOutØ   ß DQC2…Lß DataOutØ   ß DQC3…Mß DataOutØ   ß DQC4…Nß DataOutØ   ß DQC5…Oß DataOutØ   ß DQC6…Pß DataOutØ   ß DQC7…Qß DataOutØ   ß DQC8…Rß DataOutØ   ß DQD0…Sß DataOutØ   ß DQD1…Tß DataOutØ   ß DQD2…Uß DataOutØ   ß DQD3…Vß DataOutØ   ß DQD4…Wß DataOutØ    ß DQD5…Xß DataOutØ!   ß DQD6…Yß DataOutØ"   ß DQD7…Zß DataOutØ#   ß DQD8…[ß DatAInØ    ß DQA0_ipd…\ß DatAInØ   ß DQA1_ipd…]ß DatAInØ   ß DQA2_ipd…^ß DatAInØ   ß DQA3_ipd…_ß DatAInØ   ß DQA4_ipd…`ß DatAInØ   ß DQA5_ipd…aß DatAInØ   ß DQA6_ipd…bß DatAInØ   ß DQA7_ipd…cß DatAInØ   ß DQA8_ipd…dß DatBInØ    ß DQB0_ipd…eß DatBInØ   ß DQB1_ipd…fß DatBInØ   ß DQB2_ipd…gß DatBInØ   ß DQB3_ipd…hß DatBInØ   ß DQB4_ipd…iß DatBInØ   ß DQB5_ipd…jß DatBInØ   ß DQB6_ipd…kß DatBInØ   ß DQB7_ipd…lß DatBInØ   ß DQB8_ipd…mß DatCInØ    ß DQC0_ipd…nß DatCInØ   ß DQC1_ipd…oß DatCInØ   ß DQC2_ipd…pß DatCInØ   ß DQC3_ipd…qß DatCInØ   ß DQC4_ipd…rß DatCInØ   ß DQC5_ipd…sß DatCInØ   ß DQC6_ipd…tß DatCInØ   ß DQC7_ipd…uß DatCInØ   ß DQC8_ipd…vß DatDInØ    ß DQD0_ipd…wß DatDInØ   ß DQD1_ipd…xß DatDInØ   ß DQD2_ipd…yß DatDInØ   ß DQD3_ipd…zß DatDInØ   ß DQD4_ipd…{ß DatDInØ   ß DQD5_ipd…|ß DatDInØ   ß DQD6_ipd…}ß DatDInØ   ß DQD7_ipd…~ß DatDInØ   ß DQD8_ipd…ß	 AddressInØ    ß A0_ipd…Äß	 AddressInØ   ß A1_ipd…Åß	 AddressInØ   ß A2_ipd…Çß	 AddressInØ   ß A3_ipd…Éß	 AddressInØ   ß A4_ipd…Ñß	 AddressInØ   ß A5_ipd…Öß	 AddressInØ   ß A6_ipd…Üß	 AddressInØ   ß A7_ipd…áß	 AddressInØ   ß A8_ipd…àß	 AddressInØ	   ß A9_ipd…âß	 AddressInØ
   ß A10_ipd…äß	 AddressInØ   ß A11_ipd…ãß	 AddressInØ   ß A12_ipd…åß	 AddressInØ   ß A13_ipd…çß	 AddressInØ   ß A14_ipd…éß	 AddressInØ   ß A15_ipd…èß	 AddressInØ   ß A16_ipd …êlß	 mem_state(ß deselß begin_rdß begin_wrß burst_rdß burst_wr …ëpß stateß	 mem_state …ílß sequence(gØ    aØ   .ß INTEGER`Ø   aØ    …ìlß seqtab(gØ    aØ   .ß sequence …îkß il0ß sequenceØ    Ø   Ø   Ø    …ïkß il1ß sequenceØ    Ø   Ø   Ø    …ñkß il2ß sequenceØ    Ø   Ø   Ø    …ókß il3ß sequenceØ    Ø   Ø   Ø    …òkß ilß seqtabß il0ß il1ß il2ß il3 …ôkß ln0ß sequenceØ    Ø   Ø   Ø    …ökß ln1ß sequenceØ    Ø   Ø   Ø    …õkß ln2ß sequenceØ    Ø   Ø   Ø    …úkß ln3ß sequenceØ    Ø   Ø   Ø    …ùkß lnß seqtabß ln0ß ln1ß ln2ß ln3 …ûpß	 Burst_Seqß seqtab …üpß D_zdß std_logic_vectorØ#   bØ     …†)…°ß Burst_Setup;…¢)…£Bß LBONegIn¨1J…§ß	 Burst_Seqß il …•L…¶ß	 Burst_Seqß ln …ß*B …®D …©*; …™ß Behavior;ß BWDNInß BWCNInß BWBNInß BWANInß DatDInß DatCInß DatBInß DatAInß CLKInß CKENInß	 AddressInß RInß OENegInß ADVInß CE2Inß CE1NegInß CE2NegIn…´lß command_type(ß dsß burstß readß write …¨sß Tviol_BWDN_CLKß X01¨0 …≠sß TD_BWDN_CLKß VitalTimingDataType …Æsß Tviol_BWCN_CLKß X01¨0 …Øsß TD_BWCN_CLKß VitalTimingDataType …∞sß Tviol_BWBN_CLKß X01¨0 …±sß TD_BWBN_CLKß VitalTimingDataType …≤sß Tviol_BWAN_CLKß X01¨0 …≥sß TD_BWAN_CLKß VitalTimingDataType …¥sß Tviol_CKENIn_CLKß X01¨0 …µsß TD_CKENIn_CLKß VitalTimingDataType …∂sß Tviol_ADVIn_CLKß X01¨0 …∑sß TD_ADVIn_CLKß VitalTimingDataType …∏sß Tviol_CE1NegIn_CLKß X01¨0 …πsß TD_CE1NegIn_CLKß VitalTimingDataType …∫sß Tviol_CE2NegIn_CLKß X01¨0 …ªsß TD_CE2NegIn_CLKß VitalTimingDataType …ºsß Tviol_CE2In_CLKß X01¨0 …Ωsß TD_CE2In_CLKß VitalTimingDataType …æsß Tviol_RIn_CLKß X01¨0 …øsß
 TD_RIn_CLKß VitalTimingDataType …¿sß Tviol_DatDIn_CLKß X01¨0 …¡sß TD_DatDIn_CLKß VitalTimingDataType …¬sß Tviol_DatCIn_CLKß X01¨0 …√sß TD_DatCIn_CLKß VitalTimingDataType …ƒsß Tviol_DatBIn_CLKß X01¨0 …≈sß TD_DatBIn_CLKß VitalTimingDataType …∆sß Tviol_DatAIn_CLKß X01¨0 …«sß TD_DatAIn_CLKß VitalTimingDataType …»sß Tviol_AddressIn_CLKß X01¨0 ……sß TD_AddressIn_CLKß VitalTimingDataType … sß	 Pviol_CLKß X01¨0 …Àsß PD_CLKß VitalPeriodDataTypeß VitalPeriodDataInit …Ãlß MemStore(gØ    aØ   .ß INTEGER`Ø   aØˇ   …Õsß MemDataAß MemStore …Œsß MemDataBß MemStore …œsß MemDataCß MemStore …–sß MemDataDß MemStore …—sß MemAddrß NATURAL`Ø    aØ    …“sß MemAddr1ß NATURAL`Ø    aØ    …”sß	 startaddrß NATURAL`Ø    aØ    …‘sß	 Burst_Cntß NATURAL`Ø    aØ   Ø     …’sß memstartß NATURAL`Ø    aØ   Ø     …÷sß offsetß INTEGER`Ø   aØ   Ø     …◊sß commandß command_type …ÿsß BWD1ß UX01 …Ÿsß BWC1ß UX01 …⁄sß BWB1ß UX01 …€sß BWA1ß UX01 …‹sß BWD2ß UX01 …›sß BWC2ß UX01 …ﬁsß BWB2ß UX01 …ﬂsß BWA2ß UX01 …‡sß wr1ß BOOLEANß false …·sß wr2ß BOOLEANß false …‚sß wr3ß BOOLEANß false …„sß	 Violationß X01¨0 …‰sß OBuf1ß std_logic_vectorØ#   bØ    0¨Z …Âsß OBuf2ß std_logic_vectorØ#   bØ    0¨Z …Ê)…ÁBß TimingChecksOnJ…Ëß VitalSetupHoldCheckß
 TestSignalß BWDNInß TestSignalName≠   "BWD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWDN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWDN_CLK …Èß VitalSetupHoldCheckß
 TestSignalß BWCNInß TestSignalName≠   "BWC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWCN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWCN_CLK …Íß VitalSetupHoldCheckß
 TestSignalß BWBNInß TestSignalName≠   "BWB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWBN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWBN_CLK …Îß VitalSetupHoldCheckß
 TestSignalß BWANInß TestSignalName≠   "BWA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWAN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWAN_CLK …Ïß VitalSetupHoldCheckß
 TestSignalß CKENInß TestSignalName≠
   "CLKENNeg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CLKENNeg_CLKß SetupLowß tsetup_CLKENNeg_CLKß HoldHighß thold_CLKENNeg_CLKß HoldLowß thold_CLKENNeg_CLKß CheckEnabledß TRUEß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CKENIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CKENIn_CLK …Ìß VitalSetupHoldCheckß
 TestSignalß ADVInß TestSignalName≠   "ADV"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_ADV_CLKß SetupLowß tsetup_ADV_CLKß HoldHighß thold_ADV_CLKß HoldLowß thold_ADV_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_ADVIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_ADVIn_CLK …Óß VitalSetupHoldCheckß
 TestSignalß CE1NegInß TestSignalName≠   "CE1Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE1NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE1NegIn_CLK …Ôß VitalSetupHoldCheckß
 TestSignalß CE2NegInß TestSignalName≠   "CE2Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2NegIn_CLK …ß VitalSetupHoldCheckß
 TestSignalß CE2Inß TestSignalName≠   "CE2"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2In_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2In_CLK …Òß VitalSetupHoldCheckß
 TestSignalß RInß TestSignalName≠   "R"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_R_CLKß SetupLowß tsetup_R_CLKß HoldHighß thold_R_CLKß HoldLowß thold_R_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß
 TD_RIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_RIn_CLK …Úß VitalSetupHoldCheckß
 TestSignalß	 AddressInß TestSignalName≠	   "Address"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_A0_CLKß SetupLowß tsetup_A0_CLKß HoldHighß thold_A0_CLKß HoldLowß thold_A0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_AddressIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_AddressIn_CLK …Ûß VitalSetupHoldCheckß
 TestSignalß DatDInß TestSignalName≠   "DatD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatDIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatDIn_CLK …Ùß VitalSetupHoldCheckß
 TestSignalß DatCInß TestSignalName≠   "DatC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatCIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatCIn_CLK …ıß VitalSetupHoldCheckß
 TestSignalß DatBInß TestSignalName≠   "DatB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatBIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatBIn_CLK …ˆß VitalSetupHoldCheckß
 TestSignalß DatAInß TestSignalName≠   "DatA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatAIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatAIn_CLK …˜ß VitalPeriodPulseCheckß
 TestSignalß CLKInß TestSignalName≠   "CLK"ß Periodß tperiod_CLK_posedgeß PulseWidthLowß tpw_CLK_negedgeß PulseWidthHighß tpw_CLK_posedgeß
 PeriodDataß PD_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß	 Pviol_CLKß	 HeaderMsgß InstancePath!ß partIDß CheckEnabledß CKENIn¨0 …¯ß	 Violationß	 Pviol_CLKXß Tviol_DatAIn_CLKXß Tviol_DatBIn_CLKXß Tviol_DatCIn_CLKXß Tviol_DatDIn_CLKXß Tviol_AddressIn_CLKXß Tviol_RIn_CLKXß Tviol_CE2In_CLKXß Tviol_CE2NegIn_CLKXß Tviol_CE1NegIn_CLKXß Tviol_ADVIn_CLKXß Tviol_CKENIn_CLKXß Tviol_BWAN_CLKXß Tviol_BWBN_CLKXß Tviol_BWCN_CLKXß Tviol_BWDN_CLK …˘Gß	 Violation¨0Hß InstancePath!ß partID!≠   ": simulation may be"!≠&   " inaccurate due to timing violations"Iß SeverityMode …˙*B …˚Bß rising_edgeß CLKInWß CKENIn¨0J…¸G_ß Is_Xß BWDNInHß InstancePath!ß partID!≠   ": Unusable value for BWDN"Iß SeverityMode …˝G_ß Is_Xß BWCNInHß InstancePath!ß partID!≠   ": Unusable value for BWCN"Iß SeverityMode …˛G_ß Is_Xß BWBNInHß InstancePath!ß partID!≠   ": Unusable value for BWBN"Iß SeverityMode  ˛  G_ß Is_Xß BWANInHß InstancePath!ß partID!≠   ": Unusable value for BWAN"Iß SeverityMode …G_ß Is_Xß RInHß InstancePath!ß partID!≠   ": Unusable value for R"Iß SeverityMode …G_ß Is_Xß ADVInHß InstancePath!ß partID!≠   ": Unusable value for ADV"Iß SeverityMode …G_ß Is_Xß CE2InHß InstancePath!ß partID!≠   ": Unusable value for CE2"Iß SeverityMode …G_ß Is_Xß CE1NegInHß InstancePath!ß partID!≠   ": Unusable value for CE1Neg"Iß SeverityMode …G_ß Is_Xß CE2NegInHß InstancePath!ß partID!≠   ": Unusable value for CE2Neg"Iß SeverityMode …Bß ADVIn¨0Wß CE1NegIn¨1Xß CE2NegIn¨1Xß CE2In¨0J…ß commandß ds …Kß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1Wß ADVIn¨0J…	Bß RIn¨1J…
ß commandß read …L…ß commandß write …*B …Kß ADVIn¨1Wß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1J…ß commandß burst …L…Gß falseHß InstancePath!ß partID!≠   ": Could not decode "!≠
   "command."Iß SeverityMode …*B …ß wr3ß wr2 …ß wr2ß wr1 …ß wr1ß false …Bß wr3J…Bß BWA2¨0J…Bß	 Violation¨XJ…ß MemDataAß MemAddr1Ø    …L…ß MemDataAß MemAddr1ß to_natß DatAIn …*B …*B …Bß BWB2¨0J…Bß	 Violation¨XJ… ß MemDataBß MemAddr1Ø    …!L…"ß MemDataBß MemAddr1ß to_natß DatBIn …#*B …$*B …%Bß BWC2¨0J…&Bß	 Violation¨XJ…'ß MemDataCß MemAddr1Ø    …(L…)ß MemDataCß MemAddr1ß to_natß DatCIn …**B …+*B …,Bß BWD2¨0J…-Bß	 Violation¨XJ….ß MemDataDß MemAddr1Ø    …/L…0ß MemDataDß MemAddr1ß to_natß DatDIn …1*B …2*B …3*B …4ß MemAddr1ß MemAddr …5ß OBuf2ß OBuf1 …6Nß state(…7Pß desel…8Nß command(…9Pß ds…:ß OBuf10¨Z …;Pß read…<ß stateß begin_rd …=ß MemAddrß to_natß	 AddressIn …>ß	 startaddrß MemAddr …?ß memstartß to_natß	 AddressInØ   bØ     …@Bß MemDataAß MemAddrØ   J…Aß OBuf1Ø   bØ    0¨U …BKß MemDataAß MemAddrØ   J…Cß OBuf1Ø   bØ    0¨X …DL…Eß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …F*B …GBß MemDataBß MemAddrØ   J…Hß OBuf1Ø   bØ	   0¨U …IKß MemDataBß MemAddrØ   J…Jß OBuf1Ø   bØ	   0¨X …KL…Lß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …M*B …NBß MemDataCß MemAddrØ   J…Oß OBuf1Ø   bØ   0¨U …PKß MemDataCß MemAddrØ   J…Qß OBuf1Ø   bØ   0¨X …RL…Sß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …T*B …UBß MemDataDß MemAddrØ   J…Vß OBuf1Ø#   bØ   0¨U …WKß MemDataDß MemAddrØ   J…Xß OBuf1Ø#   bØ   0¨X …YL…Zß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …[*B …\Pß write…]ß stateß begin_wr …^ß MemAddrß to_natß	 AddressIn …_ß	 startaddrß MemAddr …`ß memstartß to_natß	 AddressInØ   bØ     …aß OBuf10¨Z …bß BWA1ß BWANIn …cß BWB1ß BWBNIn …dß BWC1ß BWCNIn …eß BWD1ß BWDNIn …fß wr1ß TRUE …gPß burst…hß OBuf10¨Z …i*N …jPß begin_rd…kß	 Burst_CntØ     …lNß command(…mPß ds…nß stateß desel …oß OBuf10¨Z …pPß read…qß stateß begin_rd …rß MemAddrß to_natß	 AddressIn …sß	 startaddrß MemAddr …tß memstartß to_natß	 AddressInØ   bØ     …uBß MemDataAß MemAddrØ   J…vß OBuf1Ø   bØ    0¨U …wKß MemDataAß MemAddrØ   J…xß OBuf1Ø   bØ    0¨X …yL…zß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …{*B …|Bß MemDataBß MemAddrØ   J…}ß OBuf1Ø   bØ	   0¨U …~Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …ÄL…Åß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Ç*B …ÉBß MemDataCß MemAddrØ   J…Ñß OBuf1Ø   bØ   0¨U …ÖKß MemDataCß MemAddrØ   J…Üß OBuf1Ø   bØ   0¨X …áL…àß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …â*B …äBß MemDataDß MemAddrØ   J…ãß OBuf1Ø#   bØ   0¨U …åKß MemDataDß MemAddrØ   J…çß OBuf1Ø#   bØ   0¨X …éL…èß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …ê*B …ëPß write…íß stateß begin_wr …ìß MemAddrß to_natß	 AddressIn …îß	 startaddrß MemAddr …ïß memstartß to_natß	 AddressInØ   bØ     …ñß OBuf10¨Z …óß BWA1ß BWANIn …òß BWB1ß BWBNIn …ôß BWC1ß BWCNIn …öß BWD1ß BWDNIn …õß wr1ß TRUE …úPß burst…ùß stateß burst_rd …ûß	 Burst_Cntß	 Burst_CntØ    …üBß	 Burst_CntØ   J…†ß	 Burst_CntØ     …°*B …¢ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …£ß MemAddrß	 startaddrß offset …§Bß MemDataAß MemAddrØ   J…•ß OBuf1Ø   bØ    0¨U …¶Kß MemDataAß MemAddrØ   J…ßß OBuf1Ø   bØ    0¨X …®L…©ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …™*B …´Bß MemDataBß MemAddrØ   J…¨ß OBuf1Ø   bØ	   0¨U …≠Kß MemDataBß MemAddrØ   J…Æß OBuf1Ø   bØ	   0¨X …ØL…∞ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …±*B …≤Bß MemDataCß MemAddrØ   J…≥ß OBuf1Ø   bØ   0¨U …¥Kß MemDataCß MemAddrØ   J…µß OBuf1Ø   bØ   0¨X …∂L…∑ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …∏*B …πBß MemDataDß MemAddrØ   J…∫ß OBuf1Ø#   bØ   0¨U …ªKß MemDataDß MemAddrØ   J…ºß OBuf1Ø#   bØ   0¨X …ΩL…æß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …ø*B …¿*N …¡Pß begin_wr…¬ß BWA2ß BWA1 …√ß BWB2ß BWB1 …ƒß BWC2ß BWC1 …≈ß BWD2ß BWD1 …∆ß	 Burst_CntØ     …«Nß command(…»Pß ds……ß stateß desel … ß OBuf10¨Z …ÀPß read…Ãß stateß begin_rd …Õß MemAddrß to_natß	 AddressIn …Œß	 startaddrß MemAddr …œß memstartß to_natß	 AddressInØ   bØ     …–Bß MemDataAß MemAddrØ   J…—ß OBuf1Ø   bØ    0¨U …“Kß MemDataAß MemAddrØ   J…”ß OBuf1Ø   bØ    0¨X …‘L…’ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …÷*B …◊Bß MemDataBß MemAddrØ   J…ÿß OBuf1Ø   bØ	   0¨U …ŸKß MemDataBß MemAddrØ   J…⁄ß OBuf1Ø   bØ	   0¨X …€L…‹ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …›*B …ﬁBß MemDataCß MemAddrØ   J…ﬂß OBuf1Ø   bØ   0¨U …‡Kß MemDataCß MemAddrØ   J…·ß OBuf1Ø   bØ   0¨X …‚L…„ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …‰*B …ÂBß MemDataDß MemAddrØ   J…Êß OBuf1Ø#   bØ   0¨U …ÁKß MemDataDß MemAddrØ   J…Ëß OBuf1Ø#   bØ   0¨X …ÈL…Íß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Î*B …ÏPß write…Ìß stateß begin_wr …Óß MemAddrß to_natß	 AddressIn …Ôß	 startaddrß MemAddr …ß OBuf10¨Z …Òß BWA1ß BWANIn …Úß BWB1ß BWBNIn …Ûß BWC1ß BWCNIn …Ùß BWD1ß BWDNIn …ıß wr1ß TRUE …ˆPß burst…˜ß stateß burst_wr …¯ß	 Burst_Cntß	 Burst_CntØ    …˘Bß	 Burst_CntØ   J…˙ß	 Burst_CntØ     …˚*B …¸ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …˝ß MemAddrß	 startaddrß offset …˛ß BWA1ß BWANIn  ˝  ß BWB1ß BWBNIn …ß BWC1ß BWCNIn …ß BWD1ß BWDNIn …ß wr1ß TRUE …*N …Pß burst_rd…Nß command(…Pß ds…ß stateß desel …	ß OBuf10¨Z …
Pß read…ß stateß begin_rd …ß MemAddrß to_natß	 AddressIn …ß	 startaddrß MemAddr …ß memstartß to_natß	 AddressInØ   bØ     …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J… ß OBuf1Ø   bØ   0¨X …!L…"ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …#*B …$Bß MemDataDß MemAddrØ   J…%ß OBuf1Ø#   bØ   0¨U …&Kß MemDataDß MemAddrØ   J…'ß OBuf1Ø#   bØ   0¨X …(L…)ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …**B …+Pß write…,ß stateß begin_wr …-ß MemAddrß to_natß	 AddressIn ….ß	 startaddrß MemAddr …/ß memstartß to_natß	 AddressInØ   bØ     …0ß OBuf10¨Z …1ß BWA1ß BWANIn …2ß BWB1ß BWBNIn …3ß BWC1ß BWCNIn …4ß BWD1ß BWDNIn …5ß wr1ß TRUE …6Pß burst…7ß	 Burst_Cntß	 Burst_CntØ    …8Bß	 Burst_CntØ   J…9ß	 Burst_CntØ     …:*B …;ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …<ß MemAddrß	 startaddrß offset …=Bß MemDataAß MemAddrØ   J…>ß OBuf1Ø   bØ    0¨U …?Kß MemDataAß MemAddrØ   J…@ß OBuf1Ø   bØ    0¨X …AL…Bß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …C*B …DBß MemDataBß MemAddrØ   J…Eß OBuf1Ø   bØ	   0¨U …FKß MemDataBß MemAddrØ   J…Gß OBuf1Ø   bØ	   0¨X …HL…Iß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …J*B …KBß MemDataCß MemAddrØ   J…Lß OBuf1Ø   bØ   0¨U …MKß MemDataCß MemAddrØ   J…Nß OBuf1Ø   bØ   0¨X …OL…Pß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …Q*B …RBß MemDataDß MemAddrØ   J…Sß OBuf1Ø#   bØ   0¨U …TKß MemDataDß MemAddrØ   J…Uß OBuf1Ø#   bØ   0¨X …VL…Wß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …X*B …Y*N …ZPß burst_wr…[Nß command(…\Pß ds…]ß stateß desel …^ß OBuf10¨Z …_Pß read…`ß stateß begin_rd …aß MemAddrß to_natß	 AddressIn …bß	 startaddrß MemAddr …cß memstartß to_natß	 AddressInØ   bØ     …dBß MemDataAß MemAddrØ   J…eß OBuf1Ø   bØ    0¨U …fKß MemDataAß MemAddrØ   J…gß OBuf1Ø   bØ    0¨X …hL…iß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …j*B …kBß MemDataBß MemAddrØ   J…lß OBuf1Ø   bØ	   0¨U …mKß MemDataBß MemAddrØ   J…nß OBuf1Ø   bØ	   0¨X …oL…pß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …q*B …rBß MemDataCß MemAddrØ   J…sß OBuf1Ø   bØ   0¨U …tKß MemDataCß MemAddrØ   J…uß OBuf1Ø   bØ   0¨X …vL…wß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …x*B …yBß MemDataDß MemAddrØ   J…zß OBuf1Ø#   bØ   0¨U …{Kß MemDataDß MemAddrØ   J…|ß OBuf1Ø#   bØ   0¨X …}L…~ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …*B …ÄPß write…Åß stateß begin_wr …Çß MemAddrß to_natß	 AddressIn …Éß	 startaddrß MemAddr …Ñß memstartß to_natß	 AddressInØ   bØ     …Öß OBuf10¨Z …Üß BWA1ß BWANIn …áß BWB1ß BWBNIn …àß BWC1ß BWCNIn …âß BWD1ß BWDNIn …äß wr1ß TRUE …ãPß burst…åß	 Burst_Cntß	 Burst_CntØ    …çBß	 Burst_CntØ   J…éß	 Burst_CntØ     …è*B …êß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …ëß MemAddrß	 startaddrß offset …íß BWA1ß BWANIn …ìß BWB1ß BWBNIn …îß BWC1ß BWCNIn …ïß BWD1ß BWDNIn …ñß wr1ß TRUE …ó*N …ò*N …ôBß OENegIn¨0J…öß D_zd0¨Zß OBuf2}Ø   ß ns …õ*B …ú*B …ùBß OENegIn¨1J…ûß D_zd0¨Z …üL…†ß D_zdß OBuf2 …°*B …¢*; …£ß
 DataOutBlk/ß iuØ#   bØ    A…§ß DataOut_Delay;ß D_zdß i…•sß D_GlitchDataß VitalGlitchDataArrayTypeØ$   bØ     …¶)…ßß VitalPathDelay01Zß	 OutSignalß DataOutß iß OutSignalName≠   "Data"ß OutTempß D_zdß iß Modeß VitalTransportß
 GlitchDataß D_GlitchDataß iß PathsØ   ß InputChangeTimeß CLKInß
 LAST_EVENTß	 PathDelayß tpd_CLK_DQA0ß PathConditionß OENegIn¨0Ø   ß InputChangeTimeß OENegInß
 LAST_EVENTß	 PathDelayß tpd_OENeg_DQA0ß PathConditionß TRUE …®*; …©*Aß
 DataOutBlk …™*9ß Behavior …´ß	 WireDelay9(…¨)…≠ß w_1ß VitalWireDelayß A0_ipdß A0ß tipd_A0 …Æß w_2ß VitalWireDelayß A1_ipdß A1ß tipd_A1 …Øß w_3ß VitalWireDelayß A2_ipdß A2ß tipd_A2 …∞ß w_4ß VitalWireDelayß A3_ipdß A3ß tipd_A3 …±ß w_5ß VitalWireDelayß A4_ipdß A4ß tipd_A4 …≤ß w_6ß VitalWireDelayß A5_ipdß A5ß tipd_A5 …≥ß w_7ß VitalWireDelayß A6_ipdß A6ß tipd_A6 …¥ß w_8ß VitalWireDelayß A7_ipdß A7ß tipd_A7 …µß w_9ß VitalWireDelayß A8_ipdß A8ß tipd_A8 …∂ß w_10ß VitalWireDelayß A9_ipdß A9ß tipd_A9 …∑ß w_11ß VitalWireDelayß A10_ipdß A10ß tipd_A10 …∏ß w_12ß VitalWireDelayß A11_ipdß A11ß tipd_A11 …πß w_13ß VitalWireDelayß A12_ipdß A12ß tipd_A12 …∫ß w_14ß VitalWireDelayß A13_ipdß A13ß tipd_A13 …ªß w_15ß VitalWireDelayß A14_ipdß A14ß tipd_A14 …ºß w_16ß VitalWireDelayß A15_ipdß A15ß tipd_A15 …Ωß w_17ß VitalWireDelayß A16_ipdß A16ß tipd_A16 …æß w_21ß VitalWireDelayß DQA0_ipdß DQA0ß	 tipd_DQA0 …øß w_22ß VitalWireDelayß DQA1_ipdß DQA1ß	 tipd_DQA1 …¿ß w_23ß VitalWireDelayß DQA2_ipdß DQA2ß	 tipd_DQA2 …¡ß w_24ß VitalWireDelayß DQA3_ipdß DQA3ß	 tipd_DQA3 …¬ß w_25ß VitalWireDelayß DQA4_ipdß DQA4ß	 tipd_DQA4 …√ß w_26ß VitalWireDelayß DQA5_ipdß DQA5ß	 tipd_DQA5 …ƒß w_27ß VitalWireDelayß DQA6_ipdß DQA6ß	 tipd_DQA6 …≈ß w_28ß VitalWireDelayß DQA7_ipdß DQA7ß	 tipd_DQA7 …∆ß w_29ß VitalWireDelayß DQA8_ipdß DQA8ß	 tipd_DQA8 …«ß w_31ß VitalWireDelayß DQB0_ipdß DQB0ß	 tipd_DQB0 …»ß w_32ß VitalWireDelayß DQB1_ipdß DQB1ß	 tipd_DQB1 ……ß w_33ß VitalWireDelayß DQB2_ipdß DQB2ß	 tipd_DQB2 … ß w_34ß VitalWireDelayß DQB3_ipdß DQB3ß	 tipd_DQB3 …Àß w_35ß VitalWireDelayß DQB4_ipdß DQB4ß	 tipd_DQB4 …Ãß w_36ß VitalWireDelayß DQB5_ipdß DQB5ß	 tipd_DQB5 …Õß w_37ß VitalWireDelayß DQB6_ipdß DQB6ß	 tipd_DQB6 …Œß w_38ß VitalWireDelayß DQB7_ipdß DQB7ß	 tipd_DQB7 …œß w_39ß VitalWireDelayß DQB8_ipdß DQB8ß	 tipd_DQB8 …–ß w_41ß VitalWireDelayß DQC0_ipdß DQC0ß	 tipd_DQC0 …—ß w_42ß VitalWireDelayß DQC1_ipdß DQC1ß	 tipd_DQC1 …“ß w_43ß VitalWireDelayß DQC2_ipdß DQC2ß	 tipd_DQC2 …”ß w_44ß VitalWireDelayß DQC3_ipdß DQC3ß	 tipd_DQC3 …‘ß w_45ß VitalWireDelayß DQC4_ipdß DQC4ß	 tipd_DQC4 …’ß w_46ß VitalWireDelayß DQC5_ipdß DQC5ß	 tipd_DQC5 …÷ß w_47ß VitalWireDelayß DQC6_ipdß DQC6ß	 tipd_DQC6 …◊ß w_48ß VitalWireDelayß DQC7_ipdß DQC7ß	 tipd_DQC7 …ÿß w_49ß VitalWireDelayß DQC8_ipdß DQC8ß	 tipd_DQC8 …Ÿß w_51ß VitalWireDelayß DQD0_ipdß DQD0ß	 tipd_DQD0 …⁄ß w_52ß VitalWireDelayß DQD1_ipdß DQD1ß	 tipd_DQD1 …€ß w_53ß VitalWireDelayß DQD2_ipdß DQD2ß	 tipd_DQD2 …‹ß w_54ß VitalWireDelayß DQD3_ipdß DQD3ß	 tipd_DQD3 …›ß w_55ß VitalWireDelayß DQD4_ipdß DQD4ß	 tipd_DQD4 …ﬁß w_56ß VitalWireDelayß DQD5_ipdß DQD5ß	 tipd_DQD5 …ﬂß w_57ß VitalWireDelayß DQD6_ipdß DQD6ß	 tipd_DQD6 …‡ß w_58ß VitalWireDelayß DQD7_ipdß DQD7ß	 tipd_DQD7 …·ß w_59ß VitalWireDelayß DQD8_ipdß DQD8ß	 tipd_DQD8 …‚ß w_61ß VitalWireDelayß ADV_ipdß ADVß tipd_ADV …„ß w_62ß VitalWireDelayß R_ipdß Rß tipd_R …‰ß w_63ß VitalWireDelayß CLKENNeg_ipdß CLKENNegß tipd_CLKENNeg …Âß w_64ß VitalWireDelayß
 BWDNeg_ipdß BWDNegß tipd_BWDNeg …Êß w_65ß VitalWireDelayß
 BWCNeg_ipdß BWCNegß tipd_BWCNeg …Áß w_66ß VitalWireDelayß
 BWBNeg_ipdß BWBNegß tipd_BWBNeg …Ëß w_67ß VitalWireDelayß
 BWANeg_ipdß BWANegß tipd_BWANeg …Èß w_68ß VitalWireDelayß
 CE1Neg_ipdß CE1Negß tipd_CE1Neg …Íß w_69ß VitalWireDelayß
 CE2Neg_ipdß CE2Negß tipd_CE2Neg …Îß w_70ß VitalWireDelayß CE2_ipdß CE2ß tipd_CE2 …Ïß w_71ß VitalWireDelayß CLK_ipdß CLKß tipd_CLK …Ìß w_72ß VitalWireDelayß
 LBONeg_ipdß LBONegß tipd_LBONeg …Óß w_73ß VitalWireDelayß	 OENeg_ipdß OENegß
 tipd_OENeg …Ô*9ß	 WireDelay …Ò*ß rtl ™
V 000076 60 7 1463086870228 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2V 000068 60 562 1556616037426 ./src/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
     …)&ß ieee …*'ß ieee	ß std_logic_1164	1 …,2ß addr_ctrl_out(….+…/ß ASIZEß integerØ    …0ß BWSIZEß integerØ   …1 …3,…4ß clkuß	 std_logic …7ß resetuß	 std_logic …9ß lb_addruß std_logic_vectorß ASIZEØ   bØ     …:ß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …;ß lb_rw_nuß	 std_logic …<ß ram_rw_nvß	 std_logic …=ß lb_adv_ld_nuß	 std_logic …>ß ram_adv_ld_nvß	 std_logic …?ß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …@ß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …A …B*ß addr_ctrl_out ™
V 000071 60 7 1556616037426 ./src/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1556616037506 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1556616037503 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
     …F8ß RTL.ß addr_ctrl_out(…Jpß lb_bw_nß std_logic_vectorß BWSIZEØ   bØ     …M)…Oß lb_bw_n_ß lb_bw …T;ß clkß reset…U)…VBß reset¨1J…Wß ram_addr0¨0 …Xß ram_rw_n¨0 …Yß ram_adv_ld_n¨0 …Zß ram_bw_n0¨0 …[Kß rising_edgeß clkJ…]ß ram_addrß lb_addr …^ß ram_rw_nß lb_rw_n …_ß ram_adv_ld_nß lb_adv_ld_n …`ß ram_bw_nß lb_bw_n …b*B …c*; …g*ß RTL ™
V 000078 60 7 1556616037503 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1556616037427 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P ram_addr _out std_logic_vector[ASIZE-1:0]
P lb_rw_n _in std_logic
P ram_rw_n _out std_logic
P lb_adv_ld_n _in std_logic
P ram_adv_ld_n _out std_logic
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 994 1556616037427 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1556616037427
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 64 1 . 47
BWSIZE 1 30 141 1 . 48
clk 2 29 217 1 . 52
reset 3 29 307 1 . 55
~std_logic_vector{{ASIZE-1}~downto~0}~12 4 5 396 1 . 57
~NATURAL~range~{ASIZE-1}~downto~0~12 5 5 675 1 . 57
"-" 9 10 928 0 . 0
~ANONYMOUS 10 24 996 0 . 0
~ANONYMOUS 11 24 1049 0 . 0
lb_addr 21 29 1104 1 . 57
~std_logic_vector{{ASIZE-1}~downto~0}~122 22 5 1178 1 . 58
~NATURAL~range~{ASIZE-1}~downto~0~121 23 5 1459 1 . 58
ram_addr 24 29 1713 1 . 58
lb_rw_n 25 29 1789 1 . 59
ram_rw_n 26 29 1880 1 . 60
lb_adv_ld_n 27 29 1971 1 . 61
ram_adv_ld_n 28 29 2062 1 . 62
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2152 1 . 63
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2433 1 . 63
lb_bw 31 29 2687 1 . 63
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2762 1 . 64
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3043 1 . 64
ram_bw_n 34 29 3297 1 . 64
#SPECIFICATION 
#END
I 000033 54 3370 0 addr_ctrl_out
12
1
12
00000044
1
./src/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 438 1556616037539 ./src/data_inout.vhd*data_inout
Ver. 1.01
     …)&ß ieee …*'ß ieee	ß std_logic_1164	1 …-2ß
 data_inout(…/+…0ß DSIZEß integerØ$    …1ß BWSIZEß integerØ   …2 …4,…5ß clkuß	 std_logic …8ß resetuß	 std_logic …:ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …;ß data_inuß std_logic_vectorß DSIZEØ   bØ     …<ß dqwß std_logic_vectorß DSIZEØ   bØ     …=ß	 read_datavß std_logic_vectorß DSIZEØ   bØ    …> …?*ß
 data_inout ™
V 000065 60 7 1556616037539 ./src/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1556616037588 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 2598 1556616037584 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
     …B8ß RTL.ß
 data_inout(…Fpß	 tri_r_n_wß std_logic_vectorß DSIZEØ   bØ     …Gpß
 write_dataß std_logic_vectorß DSIZEØ   bØ     …L)…Rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Sß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Tß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Uß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Vß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Wß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Xß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Yß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Zß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …[ß dqØ	   ß
 write_dataØ	   Pß	 tri_r_n_wØ	   ¨1L¨Z …\ß dqØ
   ß
 write_dataØ
   Pß	 tri_r_n_wØ
   ¨1L¨Z …]ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …^ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …_ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …`ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …bß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …cß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …dß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …eß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …fß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …gß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …hß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …iß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …jß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …kß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …lß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …mß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …nß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …oß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …pß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …qß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …sß dqØ!   ß
 write_dataØ!   Pß	 tri_r_n_wØ!   ¨1L¨Z …tß dqØ"   ß
 write_dataØ"   Pß	 tri_r_n_wØ"   ¨1L¨Z …uß dqØ#   ß
 write_dataØ#   Pß	 tri_r_n_wØ#   ¨1L¨Z …Üß	 read_dataß dq …ä;ß clkß reset…ã)…åBß reset¨1J…çß	 tri_r_n_w0¨0 …éß
 write_data0¨0 …è*B …êBß clk¨1J…ëß	 tri_r_n_w_ß ctrl_in_rw_n …íß
 write_dataß data_in …î*B …ï*; …ú*ß RTL ™
V 000072 60 7 1556616037584 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1556616037540 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1556616037540 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1556616037540
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 48
BWSIZE 1 30 138 1 . 49
clk 2 29 214 1 . 53
reset 3 29 304 1 . 56
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 393 1 . 58
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 672 1 . 58
"-" 9 10 925 0 . 0
~ANONYMOUS 10 24 993 0 . 0
~ANONYMOUS 11 24 1046 0 . 0
ctrl_in_rw_n 21 29 1101 1 . 58
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1175 1 . 59
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1456 1 . 59
data_in 24 29 1710 1 . 59
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1785 1 . 60
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2066 1 . 60
dq 27 29 2320 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2395 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2676 1 . 61
read_data 30 29 2930 1 . 61
#SPECIFICATION 
#END
I 000030 54 3003 0 data_inout
12
1
12
00000045
1
./src/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
69
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
68
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000063 60 6912 1556616037630 ./src/idt71v3556.vhd*idt71v3556
Ver. 1.01
     …&ß IEEE 'ß IEEE	ß std_logic_1164	1 …'ß IEEE	ß VITAL_timing	1 …'ß IEEE	ß VITAL_primitives	1 …'ß work	ß	 gen_utils	1 …'ß work	ß conversions	1 …"2ß
 idt71v3556(…#+…%ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …&ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …'ß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …(ß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …)ß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …*ß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …+ß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …,ß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …-ß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 ….ß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …/ß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …0ß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …1ß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …2ß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …3ß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …4ß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …5ß tipd_A16ß VitalDelayType01ß VitalZeroDelay01 …6ß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …7ß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …8ß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …9ß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …:ß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …;ß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …<ß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …=ß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …>ß	 tipd_DQA8ß VitalDelayType01ß VitalZeroDelay01 …?ß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …@ß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …Aß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …Bß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …Cß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …Dß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …Eß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …Fß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …Gß	 tipd_DQB8ß VitalDelayType01ß VitalZeroDelay01 …Hß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Iß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …Jß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …Kß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …Lß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …Mß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …Nß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …Oß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …Pß	 tipd_DQC8ß VitalDelayType01ß VitalZeroDelay01 …Qß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …Rß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …Sß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …Tß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …Uß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …Vß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …Wß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …Xß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …Yß	 tipd_DQD8ß VitalDelayType01ß VitalZeroDelay01 …Zß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …[ß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …\ß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …]ß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …^ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …_ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …aß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …bß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …cß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …dß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …eß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …fß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …hß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …iß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …kß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …lß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …nß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …pß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …qß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …rß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …sß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay …tß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …uß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …vß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …xß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …yß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …zß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …{ß thold_R_CLKß VitalDelayTypeß	 UnitDelay …|ß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …}ß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …~ß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …Äß InstancePathß STRINGß DefaultInstancePath …Åß TimingChecksOnß BOOLEANß DefaultTimingChecks …Çß MsgOnß BOOLEANß DefaultMsgOn …Éß XOnß BOOLEANß
 DefaultXon …Ñß SeverityModeß SEVERITY_LEVELß WARNING …Üß TimingModelß STRINGß DefaultTimingModel…á …à,…âß A0uß	 std_logic¨U …äß A1uß	 std_logic¨U …ãß A2uß	 std_logic¨U …åß A3uß	 std_logic¨U …çß A4uß	 std_logic¨U …éß A5uß	 std_logic¨U …èß A6uß	 std_logic¨U …êß A7uß	 std_logic¨U …ëß A8uß	 std_logic¨U …íß A9uß	 std_logic¨U …ìß A10uß	 std_logic¨U …îß A11uß	 std_logic¨U …ïß A12uß	 std_logic¨U …ñß A13uß	 std_logic¨U …óß A14uß	 std_logic¨U …òß A15uß	 std_logic¨U …ôß A16uß	 std_logic¨U …öß DQA0wß	 std_logic¨U …õß DQA1wß	 std_logic¨U …úß DQA2wß	 std_logic¨U …ùß DQA3wß	 std_logic¨U …ûß DQA4wß	 std_logic¨U …üß DQA5wß	 std_logic¨U …†ß DQA6wß	 std_logic¨U …°ß DQA7wß	 std_logic¨U …¢ß DQA8wß	 std_logic¨U …£ß DQB0wß	 std_logic¨U …§ß DQB1wß	 std_logic¨U …•ß DQB2wß	 std_logic¨U …¶ß DQB3wß	 std_logic¨U …ßß DQB4wß	 std_logic¨U …®ß DQB5wß	 std_logic¨U …©ß DQB6wß	 std_logic¨U …™ß DQB7wß	 std_logic¨U …´ß DQB8wß	 std_logic¨U …¨ß DQC0wß	 std_logic¨U …≠ß DQC1wß	 std_logic¨U …Æß DQC2wß	 std_logic¨U …Øß DQC3wß	 std_logic¨U …∞ß DQC4wß	 std_logic¨U …±ß DQC5wß	 std_logic¨U …≤ß DQC6wß	 std_logic¨U …≥ß DQC7wß	 std_logic¨U …¥ß DQC8wß	 std_logic¨U …µß DQD0wß	 std_logic¨U …∂ß DQD1wß	 std_logic¨U …∑ß DQD2wß	 std_logic¨U …∏ß DQD3wß	 std_logic¨U …πß DQD4wß	 std_logic¨U …∫ß DQD5wß	 std_logic¨U …ªß DQD6wß	 std_logic¨U …ºß DQD7wß	 std_logic¨U …Ωß DQD8wß	 std_logic¨U …æß ADVuß	 std_logic¨U …øß Ruß	 std_logic¨U …¿ß CLKENNeguß	 std_logic¨U …¡ß BWDNeguß	 std_logic¨U …¬ß BWCNeguß	 std_logic¨U …√ß BWBNeguß	 std_logic¨U …ƒß BWANeguß	 std_logic¨U …≈ß CE1Neguß	 std_logic¨U …∆ß CE2Neguß	 std_logic¨U …«ß CE2uß	 std_logic¨U …»ß CLKuß	 std_logic¨U ……ß LBONeguß	 std_logic¨1 … ß OENeguß	 std_logic¨U…À …Ãdß VITAL_LEVEL0.ß
 idt71v35562(ß TRUE …Õ*ß
 idt71v3556 ™
V 000065 60 7 1556616037630 ./src/idt71v3556.vhd*idt71v3556__opt
2I 000044 52 17605         1556616037746 rtl
1182____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
211
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
213
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
213
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
213
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
215
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
216
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
217
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
218
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
219
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
220
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
221
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
222
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
223
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
224
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
225
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
226
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
227
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
228
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
229
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
230
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
231
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
232
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
233
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
234
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
235
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
236
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
237
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
238
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
239
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
240
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
241
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
242
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
243
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
244
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
245
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
246
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
247
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
248
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
249
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
250
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
251
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
252
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
253
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
254
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
255
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
256
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
257
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
258
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
259
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
260
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
261
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
262
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
263
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
264
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
265
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
266
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
267
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
268
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
269
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
270
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
271
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
272
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
273
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
274
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
275
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
276
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
277
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
278
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
279
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
280
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
288
0
1
WireDelay
0
0
1
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 139 0
363
1
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 140 66
366
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 141 66
367
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 142 66
368
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 143 66
369
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 144 1
370
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 145 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 145 0
370
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 146 66
370
136
67
0
1
13 ~ ~ 144 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 147 2
371
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 148 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 148 0
371
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 149 66
371
137
67
0
1
13 ~ ~ 147 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 150 3
372
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 151 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 151 0
372
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 152 66
372
138
67
0
1
13 ~ ~ 150 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 153 4
373
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 154 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 154 0
373
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 155 66
373
139
67
0
1
13 ~ ~ 153 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 156 5
374
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 157 0
374
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 158 66
374
140
68
0
1
13 ~ ~ 156 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 159 66
376
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 160 66
377
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 161 6
378
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 162 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 162 0
378
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 163 66
378
143
67
0
1
13 ~ ~ 161 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 164 66
379
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 165 66
380
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 166 66
381
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 167 66
382
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 168 66
383
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 169 66
384
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 170 66
385
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 171 7
493
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 171 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 177 66
500
151
1
13 ~ ~ 171 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 178 0
502
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 179 8
502
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 179 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 180 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 181 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
181
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 182 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 183 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
183
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 184 0
0
-1
66
0
1
0
0
185
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 186 0
0
-1
65
0
1
0
0
187
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 188 0
0
-1
65
0
1
0
0
189
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 190 9
502
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
1
13 ~ ~ 179 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 191 0
503
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 192 10
503
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
1
13 ~ ~ 190 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 193 1
505
92
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il1
7169
1
13 ~ ~ 194 2
506
93
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il2
7169
1
13 ~ ~ 195 3
507
94
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il3
7169
1
13 ~ ~ 196 4
508
95
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il
7169
1
13 ~ ~ 197 5
509
96
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 193 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 194 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 195 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 196 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
1
ln0
7169
1
13 ~ ~ 198 6
511
97
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln1
7169
1
13 ~ ~ 199 7
512
98
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln2
7169
1
13 ~ ~ 200 8
513
99
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln3
7169
1
13 ~ ~ 201 9
514
100
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln
7169
1
13 ~ ~ 202 10
515
101
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 198 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 199 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 200 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 201 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 203 67
517
152
1
13 ~ ~ 192 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 204 11
519
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 205 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 205 0
519
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 206 68
519
153
1
13 ~ ~ 204 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1179 0
1402
2
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1180 116
1402
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1181 68
1402
159
0
1
13 ~ ~ 1180 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
0
0
V 000071 60 33023 1556616037738 ./src/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
     …“8ß rtl.ß
 idt71v3556(…”dß VITAL_LEVEL0.ß rtl8(ß TRUE …’kß partIDß STRING≠   "idt71v3156" …◊pß A0_ipdß
 std_ulogic¨U …ÿpß A1_ipdß
 std_ulogic¨U …Ÿpß A2_ipdß
 std_ulogic¨U …⁄pß A3_ipdß
 std_ulogic¨U …€pß A4_ipdß
 std_ulogic¨U …‹pß A5_ipdß
 std_ulogic¨U …›pß A6_ipdß
 std_ulogic¨U …ﬁpß A7_ipdß
 std_ulogic¨U …ﬂpß A8_ipdß
 std_ulogic¨U …‡pß A9_ipdß
 std_ulogic¨U …·pß A10_ipdß
 std_ulogic¨U …‚pß A11_ipdß
 std_ulogic¨U …„pß A12_ipdß
 std_ulogic¨U …‰pß A13_ipdß
 std_ulogic¨U …Âpß A14_ipdß
 std_ulogic¨U …Êpß A15_ipdß
 std_ulogic¨U …Ápß A16_ipdß
 std_ulogic¨U …Ëpß DQA0_ipdß
 std_ulogic¨U …Èpß DQA1_ipdß
 std_ulogic¨U …Ípß DQA2_ipdß
 std_ulogic¨U …Îpß DQA3_ipdß
 std_ulogic¨U …Ïpß DQA4_ipdß
 std_ulogic¨U …Ìpß DQA5_ipdß
 std_ulogic¨U …Ópß DQA6_ipdß
 std_ulogic¨U …Ôpß DQA7_ipdß
 std_ulogic¨U …pß DQA8_ipdß
 std_ulogic¨U …Òpß DQB0_ipdß
 std_ulogic¨U …Úpß DQB1_ipdß
 std_ulogic¨U …Ûpß DQB2_ipdß
 std_ulogic¨U …Ùpß DQB3_ipdß
 std_ulogic¨U …ıpß DQB4_ipdß
 std_ulogic¨U …ˆpß DQB5_ipdß
 std_ulogic¨U …˜pß DQB6_ipdß
 std_ulogic¨U …¯pß DQB7_ipdß
 std_ulogic¨U …˘pß DQB8_ipdß
 std_ulogic¨U …˙pß DQC0_ipdß
 std_ulogic¨U …˚pß DQC1_ipdß
 std_ulogic¨U …¸pß DQC2_ipdß
 std_ulogic¨U …˝pß DQC3_ipdß
 std_ulogic¨U …˛pß DQC4_ipdß
 std_ulogic¨U  ˇ   pß DQC5_ipdß
 std_ulogic¨U …pß DQC6_ipdß
 std_ulogic¨U …pß DQC7_ipdß
 std_ulogic¨U …pß DQC8_ipdß
 std_ulogic¨U …pß DQD0_ipdß
 std_ulogic¨U …pß DQD1_ipdß
 std_ulogic¨U …pß DQD2_ipdß
 std_ulogic¨U …pß DQD3_ipdß
 std_ulogic¨U …pß DQD4_ipdß
 std_ulogic¨U …	pß DQD5_ipdß
 std_ulogic¨U …
pß DQD6_ipdß
 std_ulogic¨U …pß DQD7_ipdß
 std_ulogic¨U …pß DQD8_ipdß
 std_ulogic¨U …pß ADV_ipdß
 std_ulogic¨U …pß R_ipdß
 std_ulogic¨U …pß CLKENNeg_ipdß
 std_ulogic¨U …pß
 BWDNeg_ipdß
 std_ulogic¨U …pß
 BWCNeg_ipdß
 std_ulogic¨U …pß
 BWBNeg_ipdß
 std_ulogic¨U …pß
 BWANeg_ipdß
 std_ulogic¨U …pß
 CE1Neg_ipdß
 std_ulogic¨U …pß
 CE2Neg_ipdß
 std_ulogic¨U …pß CE2_ipdß
 std_ulogic¨U …pß CLK_ipdß
 std_ulogic¨U …pß
 LBONeg_ipdß
 std_ulogic¨1 …pß	 OENeg_ipdß
 std_ulogic¨U …)…!ß	 WireDelay9…")…$ß w_1ß VitalWireDelayß A0_ipdß A0ß tipd_A0 …%ß w_2ß VitalWireDelayß A1_ipdß A1ß tipd_A1 …&ß w_3ß VitalWireDelayß A2_ipdß A2ß tipd_A2 …'ß w_4ß VitalWireDelayß A3_ipdß A3ß tipd_A3 …(ß w_5ß VitalWireDelayß A4_ipdß A4ß tipd_A4 …)ß w_6ß VitalWireDelayß A5_ipdß A5ß tipd_A5 …*ß w_7ß VitalWireDelayß A6_ipdß A6ß tipd_A6 …+ß w_8ß VitalWireDelayß A7_ipdß A7ß tipd_A7 …,ß w_9ß VitalWireDelayß A8_ipdß A8ß tipd_A8 …-ß w_10ß VitalWireDelayß A9_ipdß A9ß tipd_A9 ….ß w_11ß VitalWireDelayß A10_ipdß A10ß tipd_A10 …/ß w_12ß VitalWireDelayß A11_ipdß A11ß tipd_A11 …0ß w_13ß VitalWireDelayß A12_ipdß A12ß tipd_A12 …1ß w_14ß VitalWireDelayß A13_ipdß A13ß tipd_A13 …2ß w_15ß VitalWireDelayß A14_ipdß A14ß tipd_A14 …3ß w_16ß VitalWireDelayß A15_ipdß A15ß tipd_A15 …4ß w_17ß VitalWireDelayß A16_ipdß A16ß tipd_A16 …5ß w_21ß VitalWireDelayß DQA0_ipdß DQA0ß	 tipd_DQA0 …6ß w_22ß VitalWireDelayß DQA1_ipdß DQA1ß	 tipd_DQA1 …7ß w_23ß VitalWireDelayß DQA2_ipdß DQA2ß	 tipd_DQA2 …8ß w_24ß VitalWireDelayß DQA3_ipdß DQA3ß	 tipd_DQA3 …9ß w_25ß VitalWireDelayß DQA4_ipdß DQA4ß	 tipd_DQA4 …:ß w_26ß VitalWireDelayß DQA5_ipdß DQA5ß	 tipd_DQA5 …;ß w_27ß VitalWireDelayß DQA6_ipdß DQA6ß	 tipd_DQA6 …<ß w_28ß VitalWireDelayß DQA7_ipdß DQA7ß	 tipd_DQA7 …=ß w_29ß VitalWireDelayß DQA8_ipdß DQA8ß	 tipd_DQA8 …>ß w_31ß VitalWireDelayß DQB0_ipdß DQB0ß	 tipd_DQB0 …?ß w_32ß VitalWireDelayß DQB1_ipdß DQB1ß	 tipd_DQB1 …@ß w_33ß VitalWireDelayß DQB2_ipdß DQB2ß	 tipd_DQB2 …Aß w_34ß VitalWireDelayß DQB3_ipdß DQB3ß	 tipd_DQB3 …Bß w_35ß VitalWireDelayß DQB4_ipdß DQB4ß	 tipd_DQB4 …Cß w_36ß VitalWireDelayß DQB5_ipdß DQB5ß	 tipd_DQB5 …Dß w_37ß VitalWireDelayß DQB6_ipdß DQB6ß	 tipd_DQB6 …Eß w_38ß VitalWireDelayß DQB7_ipdß DQB7ß	 tipd_DQB7 …Fß w_39ß VitalWireDelayß DQB8_ipdß DQB8ß	 tipd_DQB8 …Gß w_41ß VitalWireDelayß DQC0_ipdß DQC0ß	 tipd_DQC0 …Hß w_42ß VitalWireDelayß DQC1_ipdß DQC1ß	 tipd_DQC1 …Iß w_43ß VitalWireDelayß DQC2_ipdß DQC2ß	 tipd_DQC2 …Jß w_44ß VitalWireDelayß DQC3_ipdß DQC3ß	 tipd_DQC3 …Kß w_45ß VitalWireDelayß DQC4_ipdß DQC4ß	 tipd_DQC4 …Lß w_46ß VitalWireDelayß DQC5_ipdß DQC5ß	 tipd_DQC5 …Mß w_47ß VitalWireDelayß DQC6_ipdß DQC6ß	 tipd_DQC6 …Nß w_48ß VitalWireDelayß DQC7_ipdß DQC7ß	 tipd_DQC7 …Oß w_49ß VitalWireDelayß DQC8_ipdß DQC8ß	 tipd_DQC8 …Pß w_51ß VitalWireDelayß DQD0_ipdß DQD0ß	 tipd_DQD0 …Qß w_52ß VitalWireDelayß DQD1_ipdß DQD1ß	 tipd_DQD1 …Rß w_53ß VitalWireDelayß DQD2_ipdß DQD2ß	 tipd_DQD2 …Sß w_54ß VitalWireDelayß DQD3_ipdß DQD3ß	 tipd_DQD3 …Tß w_55ß VitalWireDelayß DQD4_ipdß DQD4ß	 tipd_DQD4 …Uß w_56ß VitalWireDelayß DQD5_ipdß DQD5ß	 tipd_DQD5 …Vß w_57ß VitalWireDelayß DQD6_ipdß DQD6ß	 tipd_DQD6 …Wß w_58ß VitalWireDelayß DQD7_ipdß DQD7ß	 tipd_DQD7 …Xß w_59ß VitalWireDelayß DQD8_ipdß DQD8ß	 tipd_DQD8 …Yß w_61ß VitalWireDelayß ADV_ipdß ADVß tipd_ADV …Zß w_62ß VitalWireDelayß R_ipdß Rß tipd_R …[ß w_63ß VitalWireDelayß CLKENNeg_ipdß CLKENNegß tipd_CLKENNeg …\ß w_64ß VitalWireDelayß
 BWDNeg_ipdß BWDNegß tipd_BWDNeg …]ß w_65ß VitalWireDelayß
 BWCNeg_ipdß BWCNegß tipd_BWCNeg …^ß w_66ß VitalWireDelayß
 BWBNeg_ipdß BWBNegß tipd_BWBNeg …_ß w_67ß VitalWireDelayß
 BWANeg_ipdß BWANegß tipd_BWANeg …`ß w_68ß VitalWireDelayß
 CE1Neg_ipdß CE1Negß tipd_CE1Neg …aß w_69ß VitalWireDelayß
 CE2Neg_ipdß CE2Negß tipd_CE2Neg …bß w_70ß VitalWireDelayß CE2_ipdß CE2ß tipd_CE2 …cß w_71ß VitalWireDelayß CLK_ipdß CLKß tipd_CLK …dß w_72ß VitalWireDelayß
 LBONeg_ipdß LBONegß tipd_LBONeg …eß w_73ß VitalWireDelayß	 OENeg_ipdß OENegß
 tipd_OENeg …g*9 …lß Behavior9…n,…oß BWDNInuß
 std_ulogic¨U …pß BWCNInuß
 std_ulogic¨U …qß BWBNInuß
 std_ulogic¨U …rß BWANInuß
 std_ulogic¨U …sß DatDInuß std_logic_vectorØ   bØ     …tß DatCInuß std_logic_vectorØ   bØ     …uß DatBInuß std_logic_vectorØ   bØ     …vß DatAInuß std_logic_vectorØ   bØ     …wß DataOutvß std_logic_vectorØ#   bØ    …x0¨Z …yß CLKInuß
 std_ulogic¨U …zß CKENInuß
 std_ulogic¨U …{ß	 AddressInuß std_logic_vectorØ   bØ     …|ß OENegInuß
 std_ulogic¨U …}ß RInuß
 std_ulogic¨U …~ß ADVInuß
 std_ulogic¨U …ß CE2Inuß
 std_ulogic¨U …Äß LBONegInuß
 std_ulogic¨1 …Åß CE1NegInuß
 std_ulogic¨U …Çß CE2NegInuß
 std_ulogic¨U…É …Ñ,6…Öß BWDNInß
 BWDNeg_ipd…Üß BWCNInß
 BWCNeg_ipd…áß BWBNInß
 BWBNeg_ipd…àß BWANInß
 BWANeg_ipd…âß CLKInß CLK_ipd…äß CKENInß CLKENNeg_ipd…ãß OENegInß	 OENeg_ipd…åß RInß R_ipd…çß ADVInß ADV_ipd…éß CE2Inß CE2_ipd…èß LBONegInß
 LBONeg_ipd…êß CE1NegInß
 CE1Neg_ipd…ëß CE2NegInß
 CE2Neg_ipd…íß DataOutØ    ß DQA0…ìß DataOutØ   ß DQA1…îß DataOutØ   ß DQA2…ïß DataOutØ   ß DQA3…ñß DataOutØ   ß DQA4…óß DataOutØ   ß DQA5…òß DataOutØ   ß DQA6…ôß DataOutØ   ß DQA7…öß DataOutØ   ß DQA8…õß DataOutØ	   ß DQB0…úß DataOutØ
   ß DQB1…ùß DataOutØ   ß DQB2…ûß DataOutØ   ß DQB3…üß DataOutØ   ß DQB4…†ß DataOutØ   ß DQB5…°ß DataOutØ   ß DQB6…¢ß DataOutØ   ß DQB7…£ß DataOutØ   ß DQB8…§ß DataOutØ   ß DQC0…•ß DataOutØ   ß DQC1…¶ß DataOutØ   ß DQC2…ßß DataOutØ   ß DQC3…®ß DataOutØ   ß DQC4…©ß DataOutØ   ß DQC5…™ß DataOutØ   ß DQC6…´ß DataOutØ   ß DQC7…¨ß DataOutØ   ß DQC8…≠ß DataOutØ   ß DQD0…Æß DataOutØ   ß DQD1…Øß DataOutØ   ß DQD2…∞ß DataOutØ   ß DQD3…±ß DataOutØ   ß DQD4…≤ß DataOutØ    ß DQD5…≥ß DataOutØ!   ß DQD6…¥ß DataOutØ"   ß DQD7…µß DataOutØ#   ß DQD8…∂ß DatAInØ    ß DQA0_ipd…∑ß DatAInØ   ß DQA1_ipd…∏ß DatAInØ   ß DQA2_ipd…πß DatAInØ   ß DQA3_ipd…∫ß DatAInØ   ß DQA4_ipd…ªß DatAInØ   ß DQA5_ipd…ºß DatAInØ   ß DQA6_ipd…Ωß DatAInØ   ß DQA7_ipd…æß DatAInØ   ß DQA8_ipd…øß DatBInØ    ß DQB0_ipd…¿ß DatBInØ   ß DQB1_ipd…¡ß DatBInØ   ß DQB2_ipd…¬ß DatBInØ   ß DQB3_ipd…√ß DatBInØ   ß DQB4_ipd…ƒß DatBInØ   ß DQB5_ipd…≈ß DatBInØ   ß DQB6_ipd…∆ß DatBInØ   ß DQB7_ipd…«ß DatBInØ   ß DQB8_ipd…»ß DatCInØ    ß DQC0_ipd……ß DatCInØ   ß DQC1_ipd… ß DatCInØ   ß DQC2_ipd…Àß DatCInØ   ß DQC3_ipd…Ãß DatCInØ   ß DQC4_ipd…Õß DatCInØ   ß DQC5_ipd…Œß DatCInØ   ß DQC6_ipd…œß DatCInØ   ß DQC7_ipd…–ß DatCInØ   ß DQC8_ipd…—ß DatDInØ    ß DQD0_ipd…“ß DatDInØ   ß DQD1_ipd…”ß DatDInØ   ß DQD2_ipd…‘ß DatDInØ   ß DQD3_ipd…’ß DatDInØ   ß DQD4_ipd…÷ß DatDInØ   ß DQD5_ipd…◊ß DatDInØ   ß DQD6_ipd…ÿß DatDInØ   ß DQD7_ipd…Ÿß DatDInØ   ß DQD8_ipd…⁄ß	 AddressInØ    ß A0_ipd…€ß	 AddressInØ   ß A1_ipd…‹ß	 AddressInØ   ß A2_ipd…›ß	 AddressInØ   ß A3_ipd…ﬁß	 AddressInØ   ß A4_ipd…ﬂß	 AddressInØ   ß A5_ipd…‡ß	 AddressInØ   ß A6_ipd…·ß	 AddressInØ   ß A7_ipd…‚ß	 AddressInØ   ß A8_ipd…„ß	 AddressInØ	   ß A9_ipd…‰ß	 AddressInØ
   ß A10_ipd…Âß	 AddressInØ   ß A11_ipd…Êß	 AddressInØ   ß A12_ipd…Áß	 AddressInØ   ß A13_ipd…Ëß	 AddressInØ   ß A14_ipd…Èß	 AddressInØ   ß A15_ipd…Íß	 AddressInØ   ß A16_ipd…Î …Ólß	 mem_state(ß desel…Ôß begin_rd…ß begin_wr…Òß burst_rd…Úß burst_wr…Û …ıpß stateß	 mem_state …˜lß sequence(gØ    aØ   .ß INTEGER`Ø   aØ    …¯lß seqtab(gØ    aØ   .ß sequence …˙kß il0ß sequenceØ    Ø   Ø   Ø    …˚kß il1ß sequenceØ    Ø   Ø   Ø    …¸kß il2ß sequenceØ    Ø   Ø   Ø    …˝kß il3ß sequenceØ    Ø   Ø   Ø    …˛kß ilß seqtabß il0ß il1ß il2ß il3  ˇ  kß ln0ß sequenceØ    Ø   Ø   Ø    …kß ln1ß sequenceØ    Ø   Ø   Ø    …kß ln2ß sequenceØ    Ø   Ø   Ø    …kß ln3ß sequenceØ    Ø   Ø   Ø    …kß lnß seqtabß ln0ß ln1ß ln2ß ln3 …pß	 Burst_Seqß seqtab …pß D_zdß std_logic_vectorØ#   bØ     …
)…ß Burst_Setup;…)…Bß LBONegIn¨1J…ß	 Burst_Seqß il …L…ß	 Burst_Seqß ln …*B …D …*;ß Burst_Setup …ß Behavior;ß BWDNInß BWCNInß BWBNInß BWANInß DatDInß DatCIn…ß DatBInß DatAInß CLKInß CKENInß	 AddressInß RIn…ß OENegInß ADVInß CE2Inß CE1NegInß CE2NegIn…!lß command_type(ß ds…"ß burst…#ß read…$ß write…% …(sß Tviol_BWDN_CLKß X01¨0 …)sß TD_BWDN_CLKß VitalTimingDataType …+sß Tviol_BWCN_CLKß X01¨0 …,sß TD_BWCN_CLKß VitalTimingDataType ….sß Tviol_BWBN_CLKß X01¨0 …/sß TD_BWBN_CLKß VitalTimingDataType …1sß Tviol_BWAN_CLKß X01¨0 …2sß TD_BWAN_CLKß VitalTimingDataType …4sß Tviol_CKENIn_CLKß X01¨0 …5sß TD_CKENIn_CLKß VitalTimingDataType …7sß Tviol_ADVIn_CLKß X01¨0 …8sß TD_ADVIn_CLKß VitalTimingDataType …:sß Tviol_CE1NegIn_CLKß X01¨0 …;sß TD_CE1NegIn_CLKß VitalTimingDataType …=sß Tviol_CE2NegIn_CLKß X01¨0 …>sß TD_CE2NegIn_CLKß VitalTimingDataType …@sß Tviol_CE2In_CLKß X01¨0 …Asß TD_CE2In_CLKß VitalTimingDataType …Csß Tviol_RIn_CLKß X01¨0 …Dsß
 TD_RIn_CLKß VitalTimingDataType …Fsß Tviol_DatDIn_CLKß X01¨0 …Gsß TD_DatDIn_CLKß VitalTimingDataType …Isß Tviol_DatCIn_CLKß X01¨0 …Jsß TD_DatCIn_CLKß VitalTimingDataType …Lsß Tviol_DatBIn_CLKß X01¨0 …Msß TD_DatBIn_CLKß VitalTimingDataType …Osß Tviol_DatAIn_CLKß X01¨0 …Psß TD_DatAIn_CLKß VitalTimingDataType …Rsß Tviol_AddressIn_CLKß X01¨0 …Ssß TD_AddressIn_CLKß VitalTimingDataType …Usß	 Pviol_CLKß X01¨0 …Vsß PD_CLKß VitalPeriodDataTypeß VitalPeriodDataInit …Ylß MemStore(gØ    aØ÷¸  .ß INTEGER…Z`Ø   aØˇ   …\sß MemDataAß MemStore …]sß MemDataBß MemStore …^sß MemDataCß MemStore …_sß MemDataDß MemStore …asß MemAddrß NATURAL`Ø    aØ÷¸   …bsß MemAddr1ß NATURAL`Ø    aØ÷¸   …csß	 startaddrß NATURAL`Ø    aØ÷¸   …esß	 Burst_Cntß NATURAL`Ø    aØ   Ø     …fsß memstartß NATURAL`Ø    aØ   Ø     …gsß offsetß INTEGER`Ø   aØ   Ø     …isß commandß command_type …ksß BWD1ß UX01 …lsß BWC1ß UX01 …msß BWB1ß UX01 …nsß BWA1ß UX01 …psß BWD2ß UX01 …qsß BWC2ß UX01 …rsß BWB2ß UX01 …ssß BWA2ß UX01 …usß wr1ß booleanß false …vsß wr2ß booleanß false …wsß wr3ß booleanß false …zsß	 Violationß X01¨0 …|sß OBuf1ß std_logic_vectorØ#   bØ    …}0¨Z …~sß OBuf2ß std_logic_vectorØ#   bØ    …0¨Z …Å)…ÜBß TimingChecksOnJ…àß VitalSetupHoldCheck…âß
 TestSignalß BWDNIn…äß TestSignalName≠   "BWD"…ãß	 RefSignalß CLKIn…åß RefSignalName≠   "CLK"…çß	 SetupHighß tsetup_BWANeg_CLK…éß SetupLowß tsetup_BWANeg_CLK…èß HoldHighß thold_BWANeg_CLK…êß HoldLowß thold_BWANeg_CLK…ëß CheckEnabledß CKENIn¨0…íß RefTransition¨/…ìß	 HeaderMsgß InstancePath!ß partID…îß
 TimingDataß TD_BWDN_CLK…ïß XOnß XOn…ñß MsgOnß MsgOn…óß	 Violationß Tviol_BWDN_CLK …ôß VitalSetupHoldCheck…öß
 TestSignalß BWCNIn…õß TestSignalName≠   "BWC"…úß	 RefSignalß CLKIn…ùß RefSignalName≠   "CLK"…ûß	 SetupHighß tsetup_BWANeg_CLK…üß SetupLowß tsetup_BWANeg_CLK…†ß HoldHighß thold_BWANeg_CLK…°ß HoldLowß thold_BWANeg_CLK…¢ß CheckEnabledß CKENIn¨0…£ß RefTransition¨/…§ß	 HeaderMsgß InstancePath!ß partID…•ß
 TimingDataß TD_BWCN_CLK…¶ß XOnß XOn…ßß MsgOnß MsgOn…®ß	 Violationß Tviol_BWCN_CLK …™ß VitalSetupHoldCheck…´ß
 TestSignalß BWBNIn…¨ß TestSignalName≠   "BWB"…≠ß	 RefSignalß CLKIn…Æß RefSignalName≠   "CLK"…Øß	 SetupHighß tsetup_BWANeg_CLK…∞ß SetupLowß tsetup_BWANeg_CLK…±ß HoldHighß thold_BWANeg_CLK…≤ß HoldLowß thold_BWANeg_CLK…≥ß CheckEnabledß CKENIn¨0…¥ß RefTransition¨/…µß	 HeaderMsgß InstancePath!ß partID…∂ß
 TimingDataß TD_BWBN_CLK…∑ß XOnß XOn…∏ß MsgOnß MsgOn…πß	 Violationß Tviol_BWBN_CLK …ªß VitalSetupHoldCheck…ºß
 TestSignalß BWANIn…Ωß TestSignalName≠   "BWA"…æß	 RefSignalß CLKIn…øß RefSignalName≠   "CLK"…¿ß	 SetupHighß tsetup_BWANeg_CLK…¡ß SetupLowß tsetup_BWANeg_CLK…¬ß HoldHighß thold_BWANeg_CLK…√ß HoldLowß thold_BWANeg_CLK…ƒß CheckEnabledß CKENIn¨0…≈ß RefTransition¨/…∆ß	 HeaderMsgß InstancePath!ß partID…«ß
 TimingDataß TD_BWAN_CLK…»ß XOnß XOn……ß MsgOnß MsgOn… ß	 Violationß Tviol_BWAN_CLK …Ãß VitalSetupHoldCheck…Õß
 TestSignalß CKENIn…Œß TestSignalName≠
   "CLKENNeg"…œß	 RefSignalß CLKIn…–ß RefSignalName≠   "CLK"…—ß	 SetupHighß tsetup_CLKENNeg_CLK…“ß SetupLowß tsetup_CLKENNeg_CLK…”ß HoldHighß thold_CLKENNeg_CLK…‘ß HoldLowß thold_CLKENNeg_CLK…’ß CheckEnabledß TRUE…÷ß RefTransition¨/…◊ß	 HeaderMsgß InstancePath!ß partID…ÿß
 TimingDataß TD_CKENIn_CLK…Ÿß XOnß XOn…⁄ß MsgOnß MsgOn…€ß	 Violationß Tviol_CKENIn_CLK …›ß VitalSetupHoldCheck…ﬁß
 TestSignalß ADVIn…ﬂß TestSignalName≠   "ADV"…‡ß	 RefSignalß CLKIn…·ß RefSignalName≠   "CLK"…‚ß	 SetupHighß tsetup_ADV_CLK…„ß SetupLowß tsetup_ADV_CLK…‰ß HoldHighß thold_ADV_CLK…Âß HoldLowß thold_ADV_CLK…Êß CheckEnabledß CKENIn¨0…Áß RefTransition¨/…Ëß	 HeaderMsgß InstancePath!ß partID…Èß
 TimingDataß TD_ADVIn_CLK…Íß XOnß XOn…Îß MsgOnß MsgOn…Ïß	 Violationß Tviol_ADVIn_CLK …Óß VitalSetupHoldCheck…Ôß
 TestSignalß CE1NegIn…ß TestSignalName≠   "CE1Neg"…Òß	 RefSignalß CLKIn…Úß RefSignalName≠   "CLK"…Ûß	 SetupHighß tsetup_CE2_CLK…Ùß SetupLowß tsetup_CE2_CLK…ıß HoldHighß thold_CE2_CLK…ˆß HoldLowß thold_CE2_CLK…˜ß CheckEnabledß CKENIn¨0…¯ß RefTransition¨/…˘ß	 HeaderMsgß InstancePath!ß partID…˙ß
 TimingDataß TD_CE1NegIn_CLK…˚ß XOnß XOn…¸ß MsgOnß MsgOn…˝ß	 Violationß Tviol_CE1NegIn_CLK  ˛  ß VitalSetupHoldCheck…ß
 TestSignalß CE2NegIn…ß TestSignalName≠   "CE2Neg"…ß	 RefSignalß CLKIn…ß RefSignalName≠   "CLK"…ß	 SetupHighß tsetup_CE2_CLK…ß SetupLowß tsetup_CE2_CLK…ß HoldHighß thold_CE2_CLK…ß HoldLowß thold_CE2_CLK…	ß CheckEnabledß CKENIn¨0…
ß RefTransition¨/…ß	 HeaderMsgß InstancePath!ß partID…ß
 TimingDataß TD_CE2NegIn_CLK…ß XOnß XOn…ß MsgOnß MsgOn…ß	 Violationß Tviol_CE2NegIn_CLK …ß VitalSetupHoldCheck…ß
 TestSignalß CE2In…ß TestSignalName≠   "CE2"…ß	 RefSignalß CLKIn…ß RefSignalName≠   "CLK"…ß	 SetupHighß tsetup_CE2_CLK…ß SetupLowß tsetup_CE2_CLK…ß HoldHighß thold_CE2_CLK…ß HoldLowß thold_CE2_CLK…ß CheckEnabledß CKENIn¨0…ß RefTransition¨/…ß	 HeaderMsgß InstancePath!ß partID…ß
 TimingDataß TD_CE2In_CLK…ß XOnß XOn…ß MsgOnß MsgOn… ß	 Violationß Tviol_CE2In_CLK …"ß VitalSetupHoldCheck…#ß
 TestSignalß RIn…$ß TestSignalName≠   "R"…%ß	 RefSignalß CLKIn…&ß RefSignalName≠   "CLK"…'ß	 SetupHighß tsetup_R_CLK…(ß SetupLowß tsetup_R_CLK…)ß HoldHighß thold_R_CLK…*ß HoldLowß thold_R_CLK…+ß CheckEnabledß CKENIn¨0…,ß RefTransition¨/…-ß	 HeaderMsgß InstancePath!ß partID….ß
 TimingDataß
 TD_RIn_CLK…/ß XOnß XOn…0ß MsgOnß MsgOn…1ß	 Violationß Tviol_RIn_CLK …3ß VitalSetupHoldCheck…4ß
 TestSignalß	 AddressIn…5ß TestSignalName≠	   "Address"…6ß	 RefSignalß CLKIn…7ß RefSignalName≠   "CLK"…8ß	 SetupHighß tsetup_A0_CLK…9ß SetupLowß tsetup_A0_CLK…:ß HoldHighß thold_A0_CLK…;ß HoldLowß thold_A0_CLK…<ß CheckEnabledß CKENIn¨0…=ß RefTransition¨/…>ß	 HeaderMsgß InstancePath!ß partID…?ß
 TimingDataß TD_AddressIn_CLK…@ß XOnß XOn…Aß MsgOnß MsgOn…Bß	 Violationß Tviol_AddressIn_CLK …Dß VitalSetupHoldCheck…Eß
 TestSignalß DatDIn…Fß TestSignalName≠   "DatD"…Gß	 RefSignalß CLKIn…Hß RefSignalName≠   "CLK"…Iß	 SetupHighß tsetup_DQA0_CLK…Jß SetupLowß tsetup_DQA0_CLK…Kß HoldHighß thold_DQA0_CLK…Lß HoldLowß thold_DQA0_CLK…Mß CheckEnabledß CKENIn¨0…Nß RefTransition¨/…Oß	 HeaderMsgß InstancePath!ß partID…Pß
 TimingDataß TD_DatDIn_CLK…Qß XOnß XOn…Rß MsgOnß MsgOn…Sß	 Violationß Tviol_DatDIn_CLK …Uß VitalSetupHoldCheck…Vß
 TestSignalß DatCIn…Wß TestSignalName≠   "DatC"…Xß	 RefSignalß CLKIn…Yß RefSignalName≠   "CLK"…Zß	 SetupHighß tsetup_DQA0_CLK…[ß SetupLowß tsetup_DQA0_CLK…\ß HoldHighß thold_DQA0_CLK…]ß HoldLowß thold_DQA0_CLK…^ß CheckEnabledß CKENIn¨0…_ß RefTransition¨/…`ß	 HeaderMsgß InstancePath!ß partID…aß
 TimingDataß TD_DatCIn_CLK…bß XOnß XOn…cß MsgOnß MsgOn…dß	 Violationß Tviol_DatCIn_CLK …fß VitalSetupHoldCheck…gß
 TestSignalß DatBIn…hß TestSignalName≠   "DatB"…iß	 RefSignalß CLKIn…jß RefSignalName≠   "CLK"…kß	 SetupHighß tsetup_DQA0_CLK…lß SetupLowß tsetup_DQA0_CLK…mß HoldHighß thold_DQA0_CLK…nß HoldLowß thold_DQA0_CLK…oß CheckEnabledß CKENIn¨0…pß RefTransition¨/…qß	 HeaderMsgß InstancePath!ß partID…rß
 TimingDataß TD_DatBIn_CLK…sß XOnß XOn…tß MsgOnß MsgOn…uß	 Violationß Tviol_DatBIn_CLK …wß VitalSetupHoldCheck…xß
 TestSignalß DatAIn…yß TestSignalName≠   "DatA"…zß	 RefSignalß CLKIn…{ß RefSignalName≠   "CLK"…|ß	 SetupHighß tsetup_DQA0_CLK…}ß SetupLowß tsetup_DQA0_CLK…~ß HoldHighß thold_DQA0_CLK…ß HoldLowß thold_DQA0_CLK…Äß CheckEnabledß CKENIn¨0…Åß RefTransition¨/…Çß	 HeaderMsgß InstancePath!ß partID…Éß
 TimingDataß TD_DatAIn_CLK…Ñß XOnß XOn…Öß MsgOnß MsgOn…Üß	 Violationß Tviol_DatAIn_CLK …àß VitalPeriodPulseCheck…âß
 TestSignalß CLKIn…äß TestSignalName≠   "CLK"…ãß Periodß tperiod_CLK_posedge…åß PulseWidthLowß tpw_CLK_negedge…çß PulseWidthHighß tpw_CLK_posedge…éß
 PeriodDataß PD_CLK…èß XOnß XOn…êß MsgOnß MsgOn…ëß	 Violationß	 Pviol_CLK…íß	 HeaderMsgß InstancePath!ß partID…ìß CheckEnabledß CKENIn¨0 …ïß	 Violationß	 Pviol_CLKXß Tviol_DatAIn_CLKXß Tviol_DatBIn_CLK…ñXß Tviol_DatCIn_CLKXß Tviol_DatDIn_CLKX…óß Tviol_AddressIn_CLKXß Tviol_RIn_CLKX…òß Tviol_CE2In_CLKXß Tviol_CE2NegIn_CLKX…ôß Tviol_CE1NegIn_CLKXß Tviol_ADVIn_CLKX…öß Tviol_CKENIn_CLKXß Tviol_BWAN_CLKX…õß Tviol_BWBN_CLKXß Tviol_BWCN_CLKX…úß Tviol_BWDN_CLK …üGß	 Violation¨0…†Hß InstancePath!ß partID!≠   ": simulation may be"!…°≠&   " inaccurate due to timing violations"…¢Iß SeverityMode …§*B …™Bß rising_edgeß CLKInWß CKENIn¨0J…´G_ß Is_Xß BWDNIn…¨Hß InstancePath!ß partID!≠   ": Unusable value for BWDN"…≠Iß SeverityMode …ÆG_ß Is_Xß BWCNIn…ØHß InstancePath!ß partID!≠   ": Unusable value for BWCN"…∞Iß SeverityMode …±G_ß Is_Xß BWBNIn…≤Hß InstancePath!ß partID!≠   ": Unusable value for BWBN"…≥Iß SeverityMode …¥G_ß Is_Xß BWANIn…µHß InstancePath!ß partID!≠   ": Unusable value for BWAN"…∂Iß SeverityMode …∑G_ß Is_Xß RIn…∏Hß InstancePath!ß partID!≠   ": Unusable value for R"…πIß SeverityMode …∫G_ß Is_Xß ADVIn…ªHß InstancePath!ß partID!≠   ": Unusable value for ADV"…ºIß SeverityMode …ΩG_ß Is_Xß CE2In…æHß InstancePath!ß partID!≠   ": Unusable value for CE2"…øIß SeverityMode …¿G_ß Is_Xß CE1NegIn…¡Hß InstancePath!ß partID!≠   ": Unusable value for CE1Neg"…¬Iß SeverityMode …√G_ß Is_Xß CE2NegIn…ƒHß InstancePath!ß partID!≠   ": Unusable value for CE2Neg"…≈Iß SeverityMode …»Bß ADVIn¨0Wß CE1NegIn¨1Xß CE2NegIn¨1X……ß CE2In¨0J… ß commandß ds …ÀKß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1W…Ãß ADVIn¨0J…ÕBß RIn¨1J…Œß commandß read …œL…–ß commandß write …—*B …“Kß ADVIn¨1Wß CE1NegIn¨0Wß CE2NegIn¨0W…”ß CE2In¨1J…‘ß commandß burst …’L…÷Gß false…◊Hß InstancePath!ß partID!≠   ": Could not decode "…ÿ!≠
   "command."…ŸIß SeverityMode …⁄*B …‹ß wr3ß wr2 …›ß wr2ß wr1 …ﬁß wr1ß false …‡Bß wr3J…·Bß BWA2¨0J…‚Bß	 Violation¨XJ…„ß MemDataAß MemAddr1Ø    …‰L…Âß MemDataAß MemAddr1ß to_natß DatAIn …Ê*B …Á*B …ËBß BWB2¨0J…ÈBß	 Violation¨XJ…Íß MemDataBß MemAddr1Ø    …ÎL…Ïß MemDataBß MemAddr1ß to_natß DatBIn …Ì*B …Ó*B …ÔBß BWC2¨0J…Bß	 Violation¨XJ…Òß MemDataCß MemAddr1Ø    …ÚL…Ûß MemDataCß MemAddr1ß to_natß DatCIn …Ù*B …ı*B …ˆBß BWD2¨0J…˜Bß	 Violation¨XJ…¯ß MemDataDß MemAddr1Ø    …˘L…˙ß MemDataDß MemAddr1ß to_natß DatDIn …˚*B …¸*B …˝*B  ˝  ß MemAddr1ß MemAddr …ß OBuf2ß OBuf1 …Nß state(…Pß desel…Nß command(…Pß ds…ß OBuf10¨Z …	Pß read…
ß stateß begin_rd …ß MemAddrß to_natß	 AddressIn …ß	 startaddrß MemAddr …ß memstartß to_natß	 AddressInØ   bØ     …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X … L…!ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …"*B …#Bß MemDataDß MemAddrØ   J…$ß OBuf1Ø#   bØ   0¨U …%Kß MemDataDß MemAddrØ   J…&ß OBuf1Ø#   bØ   0¨X …'L…(ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …)*B …*Pß write…+ß stateß begin_wr …,ß MemAddrß to_natß	 AddressIn …-ß	 startaddrß MemAddr ….ß memstartß to_natß	 AddressInØ   bØ     …/ß OBuf10¨Z …0ß BWA1ß BWANIn …1ß BWB1ß BWBNIn …2ß BWC1ß BWCNIn …3ß BWD1ß BWDNIn …4ß wr1ß TRUE …5Pß burst…6ß OBuf10¨Z …7*N …9Pß begin_rd…:ß	 Burst_CntØ     …;Nß command(…<Pß ds…=ß stateß desel …>ß OBuf10¨Z …?Pß read…@ß stateß begin_rd …Aß MemAddrß to_natß	 AddressIn …Bß	 startaddrß MemAddr …Cß memstartß to_natß	 AddressInØ   bØ     …DBß MemDataAß MemAddrØ   J…Eß OBuf1Ø   bØ    0¨U …FKß MemDataAß MemAddrØ   J…Gß OBuf1Ø   bØ    0¨X …HL…Iß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …J*B …KBß MemDataBß MemAddrØ   J…Lß OBuf1Ø   bØ	   0¨U …MKß MemDataBß MemAddrØ   J…Nß OBuf1Ø   bØ	   0¨X …OL…Pß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Q*B …RBß MemDataCß MemAddrØ   J…Sß OBuf1Ø   bØ   0¨U …TKß MemDataCß MemAddrØ   J…Uß OBuf1Ø   bØ   0¨X …VL…Wß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …X*B …YBß MemDataDß MemAddrØ   J…Zß OBuf1Ø#   bØ   0¨U …[Kß MemDataDß MemAddrØ   J…\ß OBuf1Ø#   bØ   0¨X …]L…^ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …_*B …`Pß write…aß stateß begin_wr …bß MemAddrß to_natß	 AddressIn …cß	 startaddrß MemAddr …dß memstartß to_natß	 AddressInØ   bØ     …eß OBuf10¨Z …fß BWA1ß BWANIn …gß BWB1ß BWBNIn …hß BWC1ß BWCNIn …iß BWD1ß BWDNIn …jß wr1ß TRUE …kPß burst…lß stateß burst_rd …mß	 Burst_Cntß	 Burst_CntØ    …nBß	 Burst_CntØ   J…oß	 Burst_CntØ     …p*B …qß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …rß MemAddrß	 startaddrß offset …sBß MemDataAß MemAddrØ   J…tß OBuf1Ø   bØ    0¨U …uKß MemDataAß MemAddrØ   J…vß OBuf1Ø   bØ    0¨X …wL…xß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …y*B …zBß MemDataBß MemAddrØ   J…{ß OBuf1Ø   bØ	   0¨U …|Kß MemDataBß MemAddrØ   J…}ß OBuf1Ø   bØ	   0¨X …~L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Ä*B …ÅBß MemDataCß MemAddrØ   J…Çß OBuf1Ø   bØ   0¨U …ÉKß MemDataCß MemAddrØ   J…Ñß OBuf1Ø   bØ   0¨X …ÖL…Üß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …á*B …àBß MemDataDß MemAddrØ   J…âß OBuf1Ø#   bØ   0¨U …äKß MemDataDß MemAddrØ   J…ãß OBuf1Ø#   bØ   0¨X …åL…çß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …é*B …è*N …ëPß begin_wr…íß BWA2ß BWA1 …ìß BWB2ß BWB1 …îß BWC2ß BWC1 …ïß BWD2ß BWD1 …ñß	 Burst_CntØ     …óNß command(…òPß ds…ôß stateß desel …öß OBuf10¨Z …õPß read…úß stateß begin_rd …ùß MemAddrß to_natß	 AddressIn …ûß	 startaddrß MemAddr …üß memstartß to_natß	 AddressInØ   bØ     …†Bß MemDataAß MemAddrØ   J…°ß OBuf1Ø   bØ    0¨U …¢Kß MemDataAß MemAddrØ   J…£ß OBuf1Ø   bØ    0¨X …§L…•ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …¶*B …ßBß MemDataBß MemAddrØ   J…®ß OBuf1Ø   bØ	   0¨U …©Kß MemDataBß MemAddrØ   J…™ß OBuf1Ø   bØ	   0¨X …´L…¨ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …≠*B …ÆBß MemDataCß MemAddrØ   J…Øß OBuf1Ø   bØ   0¨U …∞Kß MemDataCß MemAddrØ   J…±ß OBuf1Ø   bØ   0¨X …≤L…≥ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …¥*B …µBß MemDataDß MemAddrØ   J…∂ß OBuf1Ø#   bØ   0¨U …∑Kß MemDataDß MemAddrØ   J…∏ß OBuf1Ø#   bØ   0¨X …πL…∫ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …ª*B …ºPß write…Ωß stateß begin_wr …æß MemAddrß to_natß	 AddressIn …øß	 startaddrß MemAddr …¿ß OBuf10¨Z …¡ß BWA1ß BWANIn …¬ß BWB1ß BWBNIn …√ß BWC1ß BWCNIn …ƒß BWD1ß BWDNIn …≈ß wr1ß TRUE …∆Pß burst…«ß stateß burst_wr …»ß	 Burst_Cntß	 Burst_CntØ    ……Bß	 Burst_CntØ   J… ß	 Burst_CntØ     …À*B …Ãß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …Õß MemAddrß	 startaddrß offset …Œß BWA1ß BWANIn …œß BWB1ß BWBNIn …–ß BWC1ß BWCNIn …—ß BWD1ß BWDNIn …“ß wr1ß TRUE …”*N …’Pß burst_rd…÷Nß command(…◊Pß ds…ÿß stateß desel …Ÿß OBuf10¨Z …⁄Pß read…€ß stateß begin_rd …‹ß MemAddrß to_natß	 AddressIn …›ß	 startaddrß MemAddr …ﬁß memstartß to_natß	 AddressInØ   bØ     …ﬂBß MemDataAß MemAddrØ   J…‡ß OBuf1Ø   bØ    0¨U …·Kß MemDataAß MemAddrØ   J…‚ß OBuf1Ø   bØ    0¨X …„L…‰ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …Â*B …ÊBß MemDataBß MemAddrØ   J…Áß OBuf1Ø   bØ	   0¨U …ËKß MemDataBß MemAddrØ   J…Èß OBuf1Ø   bØ	   0¨X …ÍL…Îß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Ï*B …ÌBß MemDataCß MemAddrØ   J…Óß OBuf1Ø   bØ   0¨U …ÔKß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X …ÒL…Úß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …Û*B …ÙBß MemDataDß MemAddrØ   J…ıß OBuf1Ø#   bØ   0¨U …ˆKß MemDataDß MemAddrØ   J…˜ß OBuf1Ø#   bØ   0¨X …¯L…˘ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …˙*B …˚Pß write…¸ß stateß begin_wr …˝ß MemAddrß to_natß	 AddressIn …˛ß	 startaddrß MemAddr  ¸  ß memstartß to_natß	 AddressInØ   bØ     …ß OBuf10¨Z …ß BWA1ß BWANIn …ß BWB1ß BWBNIn …ß BWC1ß BWCNIn …ß BWD1ß BWDNIn …ß wr1ß TRUE …Pß burst…ß	 Burst_Cntß	 Burst_CntØ    …	Bß	 Burst_CntØ   J…
ß	 Burst_CntØ     …*B …ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …ß MemAddrß	 startaddrß offset …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X … L…!ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …"*B …#Bß MemDataDß MemAddrØ   J…$ß OBuf1Ø#   bØ   0¨U …%Kß MemDataDß MemAddrØ   J…&ß OBuf1Ø#   bØ   0¨X …'L…(ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …)*B …**N …,Pß burst_wr…-Nß command(….Pß ds…/ß stateß desel …0ß OBuf10¨Z …1Pß read…2ß stateß begin_rd …3ß MemAddrß to_natß	 AddressIn …4ß	 startaddrß MemAddr …5ß memstartß to_natß	 AddressInØ   bØ     …6Bß MemDataAß MemAddrØ   J…7ß OBuf1Ø   bØ    0¨U …8Kß MemDataAß MemAddrØ   J…9ß OBuf1Ø   bØ    0¨X …:L…;ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …<*B …=Bß MemDataBß MemAddrØ   J…>ß OBuf1Ø   bØ	   0¨U …?Kß MemDataBß MemAddrØ   J…@ß OBuf1Ø   bØ	   0¨X …AL…Bß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …C*B …DBß MemDataCß MemAddrØ   J…Eß OBuf1Ø   bØ   0¨U …FKß MemDataCß MemAddrØ   J…Gß OBuf1Ø   bØ   0¨X …HL…Iß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …J*B …KBß MemDataDß MemAddrØ   J…Lß OBuf1Ø#   bØ   0¨U …MKß MemDataDß MemAddrØ   J…Nß OBuf1Ø#   bØ   0¨X …OL…Pß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Q*B …RPß write…Sß stateß begin_wr …Tß MemAddrß to_natß	 AddressIn …Uß	 startaddrß MemAddr …Vß memstartß to_natß	 AddressInØ   bØ     …Wß OBuf10¨Z …Xß BWA1ß BWANIn …Yß BWB1ß BWBNIn …Zß BWC1ß BWCNIn …[ß BWD1ß BWDNIn …\ß wr1ß TRUE …]Pß burst…^ß	 Burst_Cntß	 Burst_CntØ    …_Bß	 Burst_CntØ   J…`ß	 Burst_CntØ     …a*B …bß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …cß MemAddrß	 startaddrß offset …dß BWA1ß BWANIn …eß BWB1ß BWBNIn …fß BWC1ß BWCNIn …gß BWD1ß BWDNIn …hß wr1ß TRUE …i*N …k*N …mBß OENegIn¨0J…nß D_zd0¨Zß OBuf2}Ø   ß ns …o*B …q*B …sBß OENegIn¨1J…tß D_zd0¨Z …uL…vß D_zdß OBuf2 …w*B …y*; …~ß
 DataOutBlk/ß iuØ#   bØ    A…ß DataOut_Delay;ß D_zdß i…Äsß D_GlitchDataß VitalGlitchDataArrayTypeØ   bØ     …Å)…Çß VitalPathDelay01Z…Éß	 OutSignalß DataOutß i…Ñß OutSignalName≠   "Data"…Öß OutTempß D_zdß i…Üß Modeß VitalTransport…áß
 GlitchDataß D_GlitchDataß i…àß Paths…âØ   ß InputChangeTimeß CLKInß
 LAST_EVENT…äß	 PathDelayß tpd_CLK_DQA0…ãß PathConditionß OENegIn¨0…åØ   ß InputChangeTimeß OENegInß
 LAST_EVENT…çß	 PathDelayß tpd_OENeg_DQA0…éß PathConditionß TRUE…è…ê …í*; …ì*A …ï*9 …ó*ß rtl ™
V 000072 60 7 1556616037738 ./src/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000042 11 6216 1556616037631 idt71v3556
E idt71v3556 VHDL
L IEEE;STD;
U ieee.vital_timing;STD.STANDARD;ieee.std_logic_1164;
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G InstancePath STRING = DefaultInstancePath
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G MsgOn BOOLEAN = DefaultMsgOn
G XOn BOOLEAN = DefaultXon
G SeverityMode SEVERITY_LEVEL = WARNING
G TimingModel STRING = DefaultTimingModel
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
P ADV _in std_logic = 'U'
P R _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CLK _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
X idt71v3556
I 000042 11 4831 1556616037631 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1556616037631
160
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
tipd_A0 0 30 63 1 . 37
tipd_A1 1 30 165 1 . 38
tipd_A2 2 30 267 1 . 39
tipd_A3 3 30 369 1 . 40
tipd_A4 4 30 471 1 . 41
tipd_A5 5 30 573 1 . 42
tipd_A6 6 30 675 1 . 43
tipd_A7 7 30 777 1 . 44
tipd_A8 8 30 879 1 . 45
tipd_A9 9 30 981 1 . 46
tipd_A10 10 30 1083 1 . 47
tipd_A11 11 30 1188 1 . 48
tipd_A12 12 30 1293 1 . 49
tipd_A13 13 30 1398 1 . 50
tipd_A14 14 30 1503 1 . 51
tipd_A15 15 30 1608 1 . 52
tipd_A16 16 30 1713 1 . 53
tipd_DQA0 17 30 1818 1 . 54
tipd_DQA1 18 30 1923 1 . 55
tipd_DQA2 19 30 2028 1 . 56
tipd_DQA3 20 30 2133 1 . 57
tipd_DQA4 21 30 2238 1 . 58
tipd_DQA5 22 30 2343 1 . 59
tipd_DQA6 23 30 2448 1 . 60
tipd_DQA7 24 30 2553 1 . 61
tipd_DQA8 25 30 2658 1 . 62
tipd_DQB0 26 30 2763 1 . 63
tipd_DQB1 27 30 2868 1 . 64
tipd_DQB2 28 30 2973 1 . 65
tipd_DQB3 29 30 3078 1 . 66
tipd_DQB4 30 30 3183 1 . 67
tipd_DQB5 31 30 3288 1 . 68
tipd_DQB6 32 30 3393 1 . 69
tipd_DQB7 33 30 3498 1 . 70
tipd_DQB8 34 30 3603 1 . 71
tipd_DQC0 35 30 3708 1 . 72
tipd_DQC1 36 30 3813 1 . 73
tipd_DQC2 37 30 3918 1 . 74
tipd_DQC3 38 30 4023 1 . 75
tipd_DQC4 39 30 4128 1 . 76
tipd_DQC5 40 30 4233 1 . 77
tipd_DQC6 41 30 4338 1 . 78
tipd_DQC7 42 30 4443 1 . 79
tipd_DQC8 43 30 4548 1 . 80
tipd_DQD0 44 30 4653 1 . 81
tipd_DQD1 45 30 4758 1 . 82
tipd_DQD2 46 30 4863 1 . 83
tipd_DQD3 47 30 4968 1 . 84
tipd_DQD4 48 30 5073 1 . 85
tipd_DQD5 49 30 5178 1 . 86
tipd_DQD6 50 30 5283 1 . 87
tipd_DQD7 51 30 5388 1 . 88
tipd_DQD8 52 30 5493 1 . 89
tipd_ADV 53 30 5598 1 . 90
tipd_R 54 30 5703 1 . 91
tipd_CLKENNeg 55 30 5808 1 . 92
tipd_BWDNeg 56 30 5913 1 . 93
tipd_BWCNeg 57 30 6018 1 . 94
tipd_BWBNeg 58 30 6123 1 . 95
tipd_BWANeg 59 30 6228 1 . 96
tipd_CE1Neg 60 30 6333 1 . 97
tipd_CE2Neg 61 30 6438 1 . 98
tipd_CE2 62 30 6543 1 . 99
tipd_CLK 63 30 6648 1 . 100
tipd_LBONeg 64 30 6753 1 . 101
tipd_OENeg 65 30 6858 1 . 102
tpd_CLK_DQA0 66 30 6963 1 . 104
tpd_OENeg_DQA0 67 30 7060 1 . 105
tpw_CLK_posedge 68 30 7157 1 . 107
tpw_CLK_negedge 69 30 7275 1 . 108
tperiod_CLK_posedge 70 30 7393 1 . 110
tsetup_CLKENNeg_CLK 71 30 7511 1 . 112
tsetup_A0_CLK 72 30 7629 1 . 113
tsetup_DQA0_CLK 73 30 7747 1 . 114
tsetup_R_CLK 74 30 7865 1 . 115
tsetup_ADV_CLK 75 30 7983 1 . 116
tsetup_CE2_CLK 76 30 8101 1 . 117
tsetup_BWANeg_CLK 77 30 8219 1 . 118
thold_CLKENNeg_CLK 78 30 8337 1 . 120
thold_A0_CLK 79 30 8455 1 . 121
thold_DQA0_CLK 80 30 8573 1 . 122
thold_R_CLK 81 30 8691 1 . 123
thold_ADV_CLK 82 30 8809 1 . 124
thold_CE2_CLK 83 30 8927 1 . 125
thold_BWANeg_CLK 84 30 9045 1 . 126
~STRING~12 85 5 9162 1 . 128
InstancePath 86 30 9276 1 . 128
TimingChecksOn 87 30 9382 1 . 129
MsgOn 88 30 9475 1 . 130
XOn 89 30 9569 1 . 131
SeverityMode 90 30 9662 1 . 132
~STRING~121 91 5 9741 1 . 134
TimingModel 92 30 9855 1 . 134
A0 93 29 9961 1 . 137
A1 94 29 10070 1 . 138
A2 95 29 10179 1 . 139
A3 96 29 10288 1 . 140
A4 97 29 10397 1 . 141
A5 98 29 10506 1 . 142
A6 99 29 10615 1 . 143
A7 100 29 10724 1 . 144
A8 101 29 10834 1 . 145
A9 102 29 10944 1 . 146
A10 103 29 11054 1 . 147
A11 104 29 11166 1 . 148
A12 105 29 11278 1 . 149
A13 106 29 11390 1 . 150
A14 107 29 11502 1 . 151
A15 108 29 11614 1 . 152
A16 109 29 11726 1 . 153
DQA0 110 29 11838 1 . 154
DQA1 111 29 11950 1 . 155
DQA2 112 29 12062 1 . 156
DQA3 113 29 12174 1 . 157
DQA4 114 29 12286 1 . 158
DQA5 115 29 12398 1 . 159
DQA6 116 29 12510 1 . 160
DQA7 117 29 12622 1 . 161
DQA8 118 29 12734 1 . 162
DQB0 119 29 12846 1 . 163
DQB1 120 29 12958 1 . 164
DQB2 121 29 13070 1 . 165
DQB3 122 29 13182 1 . 166
DQB4 123 29 13294 1 . 167
DQB5 124 29 13406 1 . 168
DQB6 125 29 13518 1 . 169
DQB7 126 29 13630 1 . 170
DQB8 127 29 13742 1 . 171
DQC0 128 29 13854 1 . 172
DQC1 129 29 13966 1 . 173
DQC2 130 29 14078 1 . 174
DQC3 131 29 14190 1 . 175
DQC4 132 29 14302 1 . 176
DQC5 133 29 14414 1 . 177
DQC6 134 29 14526 1 . 178
DQC7 135 29 14638 1 . 179
DQC8 136 29 14750 1 . 180
DQD0 137 29 14862 1 . 181
DQD1 138 29 14974 1 . 182
DQD2 139 29 15086 1 . 183
DQD3 140 29 15198 1 . 184
DQD4 141 29 15310 1 . 185
DQD5 142 29 15422 1 . 186
DQD6 143 29 15534 1 . 187
DQD7 144 29 15646 1 . 188
DQD8 145 29 15758 1 . 189
ADV 146 29 15870 1 . 190
R 147 29 15982 1 . 191
CLKENNeg 148 29 16094 1 . 192
BWDNeg 149 29 16206 1 . 193
BWCNeg 150 29 16318 1 . 194
BWBNeg 151 29 16430 1 . 195
BWANeg 152 29 16542 1 . 196
CE1Neg 153 29 16654 1 . 197
CE2Neg 154 29 16766 1 . 198
CE2 155 29 16878 1 . 199
CLK 156 29 16990 1 . 200
LBONeg 157 29 17102 1 . 201
OENeg 158 29 17214 1 . 202
VITAL_LEVEL0 159 11 17326 1 . 204
#SPECIFICATION 
159
#END
I 000031 54 17450 0 idt71v3556
12
1
12
00000034
1
./src/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 4 4
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 5 5
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 6 6
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 7 7
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 8 8
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 9 9
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 10 10
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 11 11
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 12 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 13 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 14 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 66
66
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 67 67
67
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 68 68
68
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 69 69
69
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 70 70
70
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 71 71
71
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 72 72
72
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 73 73
73
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 74 74
74
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 75 75
75
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 76 76
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 77 77
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 78 78
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 79 79
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 80 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 81 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 82 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 83 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 84 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
5
513
5
12 ~ ~ 85 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 86 85
85
1
12 ~ ~ 85 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 87 86
86
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
30
1
30
12 ~ ~ 88 87
87
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 89 88
88
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
30
1
30
12 ~ ~ 90 89
89
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
5
513
5
12 ~ ~ 91 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 92 90
90
1
12 ~ ~ 91 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
I 000044 52 6458          1556616037844 rtl
50______
58
RTL
4
14
std
.
.
1
1
18
top
1
18
13 ~ ~ 0 0
47
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 1 0
50
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
51
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 3 0
52
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 4 0
53
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 5 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 6 0
60
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 7 0
63
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 8 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 15 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 16 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 17 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
17
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 16 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 17 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 24 0
63
2
67
0
1
13 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 25 1
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 26 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 27 0
64
3
67
0
1
13 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
65
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 30 0
65
4
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 31 0
66
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 32 0
67
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 33 3
68
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 34 0
68
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 35 0
68
7
67
0
1
13 ~ ~ 33 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 36 4
72
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 37 0
72
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 38 0
72
8
68
0
1
13 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 39 5
73
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 40 0
73
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 41 0
73
9
69
0
1
13 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 42 0
74
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 43 0
75
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 44 6
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 45 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 46 0
76
12
68
0
1
13 ~ ~ 44 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
clkm
1
3
13 ~ ~ 47 0
80
13
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 49 0
84
0
1
TOP_T
1
114
1
top
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000058 60 1165 1556616037841 ./src/main.vhd*main|21+RTL
Ver. 1.01
     …*8ß RTL.ß main(…/iß top…1+…2ß FLOWTHROUGHß integerØ     …3ß ASIZEß integerØ    …4ß DSIZEß integerØ    …5ß BWSIZEß integerØ   …6 …8,…:ß clkuß	 std_logic …<ß RESET_Nuß	 std_logic …?ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …@ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …Aß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Bß RD_WR_Nuß	 std_logic …Cß ADDR_ADV_LD_Nuß	 std_logic …Dß DMuß std_logic_vectorß BWSIZEØ   bØ     …Hß SAvß std_logic_vectorß ASIZEØ   bØ     …Iß DQwß std_logic_vectorß DSIZEØ   bØ     …Jß RW_Nvß	 std_logic …Kß ADV_LD_Nvß	 std_logic …Lß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …M …N*i …Ppß clkmß	 std_logic …R)…Sß clkmß clk …Tß TOP_Tß top…U+6…Vß FLOWTHROUGHß FLOWTHROUGH…Wß ASIZEß ASIZE…Xß DSIZEß DSIZE…Yß BWSIZEß BWSIZE…Z…[,6…\ß clkß clkm…]ß RESET_Nß RESET_N…`ß ADDRß ADDR…aß DATA_INß DATA_IN…bß DATA_OUTß DATA_OUT…cß RD_WR_Nß RD_WR_N…dß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…eß DMß DM…iß SAß SA…jß DQß DQ…kß RW_Nß RW_N…lß ADV_LD_Nß ADV_LD_N…mß BW_Nß BW_N…n …o* ™
V 000060 60 7 1556616037841 ./src/main.vhd*main|21+RTL__opt
2V 000062 60 574 1556616037910 ./src/pipe_delay.vhd*pipe_delay
Ver. 1.01
     …)&ß ieee …*'ß ieee	ß std_logic_1164	1 ….2ß
 pipe_delay(…0+…1ß FLOWTHROUGHß integerØ     …2ß DSIZEß integerØ$    …3ß BWSIZEß integerØ   …4 …6,…7ß clkuß	 std_logic …:ß resetuß	 std_logic …<ß lb_rw_nuß	 std_logic …=ß
 delay_rw_nvß std_logic_vectorß DSIZEØ   bØ     …?ß
 lb_data_inuß std_logic_vectorß DSIZEØ   bØ     …@ß delay_data_invß std_logic_vectorß DSIZEØ   bØ     …Bß lb_data_outvß std_logic_vectorß DSIZEØ   bØ     …Cß ram_data_outuß std_logic_vectorß DSIZEØ   bØ    …D …H*ß
 pipe_delay ™
V 000065 60 7 1556616037910 ./src/pipe_delay.vhd*pipe_delay__opt
2I 000044 52 2168          1556616037947 rtl
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 3284 1556616037944 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
     …L8ß RTL.ß
 pipe_delay(…Opß	 rw_n_pipeß std_logic_vectorØ   bØ     …Qlß my_array(gØ   bØ    .ß std_logic_vectorß DSIZEØ   bØ     …Spß data_in_pipeß my_array …V)…Xß delay_data_inß data_in_pipeØ   ß FLOWTHROUGH …[;ß	 rw_n_pipeØ    ß	 rw_n_pipeØ   ß	 rw_n_pipeØ   …\)…^ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …_ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …`ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …aß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …bß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …cß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …dß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …eß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …fß
 delay_rw_nß DSIZEØ	   ß	 rw_n_pipeØ   ß FLOWTHROUGH …gß
 delay_rw_nß DSIZEØ
   ß	 rw_n_pipeØ   ß FLOWTHROUGH …hß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …iß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …jß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …kß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …lß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …mß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …nß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …oß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …pß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …qß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …rß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …sß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …tß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …uß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …vß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …wß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …xß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …yß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …zß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …{ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …|ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …}ß
 delay_rw_nß DSIZEØ    ß	 rw_n_pipeØ   ß FLOWTHROUGH …~ß
 delay_rw_nß DSIZEØ!   ß	 rw_n_pipeØ   ß FLOWTHROUGH …ß
 delay_rw_nß DSIZEØ"   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Äß
 delay_rw_nß DSIZEØ#   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Åß
 delay_rw_nß DSIZEØ$   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Ö*; …â;ß clkß reset…ä)…ãBß reset¨1J…åß	 rw_n_pipe0¨0 …çß data_in_pipeØ    0¨0 …éß data_in_pipeØ   0¨0 …èKß rising_edgeß clkJ…êBß clk¨1J…ëß	 rw_n_pipeØ    ß lb_rw_n …íß	 rw_n_pipeØ   bØ   ß	 rw_n_pipeØ   bØ     …îß data_in_pipeØ    ß
 lb_data_in …ïß data_in_pipeØ   ß data_in_pipeØ     …ñ*B …ó*B …ò*; …õ;ß clkß reset…ú)…ùBß reset¨1J…ûß lb_data_out0¨0 …üKß rising_edgeß clkJ…†Bß	 rw_n_pipeØ   ß FLOWTHROUGH¨1J…°ß lb_data_outß ram_data_out …¢*B …£*B …§*; …©*ß RTL ™
V 000072 60 7 1556616037944 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2I 000041 11 447 1556616037911 pipe_delay
E pipe_delay VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_rw_n _in std_logic
P delay_rw_n _out std_logic_vector[DSIZE-1:0]
P lb_data_in _in std_logic_vector[DSIZE-1:0]
P delay_data_in _out std_logic_vector[DSIZE-1:0]
P lb_data_out _out std_logic_vector[DSIZE-1:0]
P ram_data_out _in std_logic_vector[DSIZE-1:0]
X pipe_delay
I 000042 11 1092 1556616037911 pipe_delay
#VLB_VERSION 59
#INFO
pipe_delay
E 1556616037911
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 61 1 . 49
DSIZE 1 30 137 1 . 50
BWSIZE 2 30 214 1 . 51
clk 3 29 290 1 . 55
reset 4 29 380 1 . 58
lb_rw_n 5 29 470 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 6 5 559 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 7 5 839 1 . 61
"-" 11 10 1093 0 . 0
~ANONYMOUS 12 24 1162 0 . 0
~ANONYMOUS 13 24 1215 0 . 0
delay_rw_n 23 29 1270 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 24 5 1344 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~121 25 5 1626 1 . 63
lb_data_in 26 29 1881 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~124 27 5 1956 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~123 28 5 2238 1 . 64
delay_data_in 29 29 2493 1 . 64
~std_logic_vector{{DSIZE-1}~downto~0}~126 30 5 2568 1 . 66
~NATURAL~range~{DSIZE-1}~downto~0~125 31 5 2850 1 . 66
lb_data_out 32 29 3105 1 . 66
~std_logic_vector{{DSIZE-1}~downto~0}~128 33 5 3180 1 . 67
~NATURAL~range~{DSIZE-1}~downto~0~127 34 5 3462 1 . 67
ram_data_out 35 29 3717 1 . 67
#SPECIFICATION 
#END
I 000030 54 3790 0 pipe_delay
12
1
12
00000046
1
./src/pipe_delay.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 3
3
68
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 4
4
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 5
5
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 30 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 31 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 31 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 32 6
6
68
0
1
12 ~ ~ 30 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 33 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 34 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 35 7
7
67
0
1
12 ~ ~ 33 4
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 820 1556616037984 ./src/pipe_stage.vhd*pipe_stage
Ver. 1.01
     …*&ß ieee …+'ß ieee	ß std_logic_1164	1 ….2ß
 pipe_stage(…0+…1ß DSIZEß integerØ    …2ß ASIZEß integerØ$    …3ß BWSIZEß integerØ   …4 …6,…7ß clkuß	 std_logic …:ß resetuß	 std_logic …<ß addruß std_logic_vectorß ASIZEØ   bØ     …=ß data_inuß std_logic_vectorß DSIZEØ   bØ     …>ß data_outuß std_logic_vectorß DSIZEØ   bØ     …?ß rd_wr_nuß	 std_logic …@ß addr_adv_ld_nuß	 std_logic …Aß dmuß std_logic_vectorß BWSIZEØ   bØ     …Cß addr_regvß std_logic_vectorß ASIZEØ   bØ     …Dß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …Eß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …Fß rd_wr_n_regvß	 std_logic …Gß addr_adv_ld_n_regvß	 std_logic …Hß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …I …J*ß
 pipe_stage ™
V 000065 60 7 1556616037984 ./src/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1556616038023 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 425 1556616038020 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
     …N8ß RTL.ß
 pipe_stage(…P)…T;ß clkß reset…U)…VBß reset¨1J…Wß addr_reg0¨0 …Xß data_in_reg0¨0 …Yß data_out_reg0¨0 …Zß rd_wr_n_reg¨0 …[ß addr_adv_ld_n_reg¨0 …\ß dm_reg0¨0 …]*B …^Bß clk¨1J…_ß addr_regß addr …`ß data_in_regß data_in …aß data_out_regß data_out …bß rd_wr_n_regß rd_wr_n …cß addr_adv_ld_n_regß addr_adv_ld_n …dß dm_regß dm …e*B …g*; …j*ß RTL ™
V 000072 60 7 1556616038020 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1556616037985 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 17
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P rd_wr_n _in std_logic
P addr_adv_ld_n _in std_logic
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P rd_wr_n_reg _out std_logic
P addr_adv_ld_n_reg _out std_logic
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1600 1556616037985 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1556616037985
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 49
ASIZE 1 30 138 1 . 50
BWSIZE 2 30 215 1 . 51
clk 3 29 291 1 . 55
reset 4 29 381 1 . 58
~std_logic_vector{{ASIZE-1}~downto~0}~12 5 5 470 1 . 60
~NATURAL~range~{ASIZE-1}~downto~0~12 6 5 750 1 . 60
"-" 10 10 1004 0 . 0
~ANONYMOUS 11 24 1073 0 . 0
~ANONYMOUS 12 24 1126 0 . 0
addr 22 29 1181 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 23 5 1255 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 24 5 1537 1 . 61
data_in 25 29 1792 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 26 5 1867 1 . 62
~NATURAL~range~{DSIZE-1}~downto~0~121 27 5 2149 1 . 62
data_out 28 29 2404 1 . 62
rd_wr_n 29 29 2480 1 . 63
addr_adv_ld_n 30 29 2571 1 . 64
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2661 1 . 65
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2943 1 . 65
dm 33 29 3198 1 . 65
~std_logic_vector{{ASIZE-1}~downto~0}~124 34 5 3273 1 . 67
~NATURAL~range~{ASIZE-1}~downto~0~123 35 5 3555 1 . 67
addr_reg 36 29 3810 1 . 67
~std_logic_vector{{DSIZE-1}~downto~0}~126 37 5 3885 1 . 68
~NATURAL~range~{DSIZE-1}~downto~0~125 38 5 4167 1 . 68
data_in_reg 39 29 4422 1 . 68
~std_logic_vector{{DSIZE-1}~downto~0}~128 40 5 4497 1 . 69
~NATURAL~range~{DSIZE-1}~downto~0~127 41 5 4779 1 . 69
data_out_reg 42 29 5034 1 . 69
rd_wr_n_reg 43 29 5112 1 . 70
addr_adv_ld_n_reg 44 29 5205 1 . 71
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5297 1 . 72
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5579 1 . 72
dm_reg 47 29 5834 1 . 72
#SPECIFICATION 
#END
I 000030 54 5909 0 pipe_stage
12
1
12
00000046
1
./src/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 10 0
0
54
0
2
0
0
12
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 22 2
2
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 3
3
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 4
4
67
0
1
12 ~ ~ 26 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 29 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 34 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 8
8
68
0
1
12 ~ ~ 34 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 9
9
68
0
1
12 ~ ~ 37 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 10
10
68
0
1
12 ~ ~ 40 6
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 43 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
I 000044 52 8625          1556616038217 syn
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1556616038214 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
     …58ß SYN.ß pll1(…7pß	 sub_wire0ß STD_LOGIC_VECTORØ   bØ     …8pß	 sub_wire1ß	 STD_LOGIC …9pß	 sub_wire2ß	 STD_LOGIC …:pß sub_wire3_bvß
 BIT_VECTORØ    bØ     …;pß	 sub_wire3ß STD_LOGIC_VECTORØ    bØ     …<pß	 sub_wire4ß STD_LOGIC_VECTORØ   bØ     …=pß sub_wire5_bvß
 BIT_VECTORØ    bØ     …>pß	 sub_wire5ß STD_LOGIC_VECTORØ    bØ     …?pß	 sub_wire6ß	 STD_LOGIC …@pß	 sub_wire7ß STD_LOGIC_VECTORØ   bØ     …Apß	 sub_wire8ß STD_LOGIC_VECTORØ   bØ     …Eiß altpll…F+…Gß bandwidth_typeß STRING …Hß clk0_duty_cycleß NATURAL …Iß lpm_typeß STRING …Jß clk0_multiply_byß NATURAL …Kß lock_lowß NATURAL …Lß invalid_lock_multiplierß NATURAL …Mß inclk0_input_frequencyß NATURAL …Nß gate_lock_signalß STRING …Oß clk0_divide_byß NATURAL …Pß pll_typeß STRING …Qß valid_lock_multiplierß NATURAL …Rß clk0_time_delayß STRING …Sß spread_frequencyß NATURAL …Tß intended_device_familyß STRING …Uß operation_modeß STRING …Vß	 lock_highß NATURAL …Wß compensate_clockß STRING …Xß clk0_phase_shiftß STRING…Y …Z,…[ß clkenauß STD_LOGIC_VECTORØ   bØ     …\ß inclkuß STD_LOGIC_VECTORØ   bØ     …]ß	 extclkenauß STD_LOGIC_VECTORØ   bØ     …^ß lockedvß	 STD_LOGIC …_ß clkvß STD_LOGIC_VECTORØ   bØ    …` …a*i …c)…dß sub_wire3_bvØ    bØ    ≠   "0" …eß	 sub_wire3ß To_stdlogicvectorß sub_wire3_bv …fß sub_wire5_bvØ    bØ    ≠   "0" …gß	 sub_wire5_ß To_stdlogicvectorß sub_wire5_bv …hß	 sub_wire1ß	 sub_wire0Ø     …iß c0ß	 sub_wire1 …jß lockedß	 sub_wire2 …kß	 sub_wire4ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire5Ø    bØ     …lß	 sub_wire6ß inclk0 …mß	 sub_wire7ß	 sub_wire3Ø    bØ    !ß	 sub_wire6 …nß	 sub_wire8ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ     …pß altpll_componentß altpll…q+6…rß bandwidth_type≠   "AUTO"…sß clk0_duty_cycleØ2   …tß lpm_type≠   "altpll"…uß clk0_multiply_byØ   …vß lock_lowØ   …wß invalid_lock_multiplierØ   …xß inclk0_input_frequencyØ_v  …yß gate_lock_signal≠   "NO"…zß clk0_divide_byØ   …{ß pll_type≠
   "ENHANCED"…|ß valid_lock_multiplierØ   …}ß clk0_time_delay≠   "0"…~ß spread_frequencyØ    …ß intended_device_family≠	   "Stratix"…Äß operation_mode≠   "NORMAL"…Åß	 lock_highØ   …Çß compensate_clock≠   "CLK0"…Éß clk0_phase_shift≠   "300"…Ñ…Ö,6…Üß clkenaß	 sub_wire4…áß inclkß	 sub_wire7…àß	 extclkenaß	 sub_wire8…âß clkß	 sub_wire0…äß lockedß	 sub_wire2…ã …è*ß SYN ™
V 000060 60 7 1556616038214 ./src/PLL1.vhd*pll1|21+SYN__opt
2V 000048 60 873 1556616038247 ./src/top.vhd*top
Ver. 1.01
     …&ß IEEE 'ß IEEE	ß std_logic_1164	1 …'ß IEEE	ß VITAL_timing	1 …'ß IEEE	ß VITAL_primitives	1 …&ß work …'ß work	ß	 gen_utils	1 …'ß work	ß conversions	1 …	2ß top(…+…ß FLOWTHROUGHß integerØ     …ß ASIZEß integerØ    …ß DSIZEß integerØ$    …ß BWSIZEß integerØ   … …,…ß clkuß	 std_logic …ß RESET_Nuß	 std_logic …ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …ß RD_WR_Nuß	 std_logic …ß ADDR_ADV_LD_Nuß	 std_logic …ß DMuß std_logic_vectorß BWSIZEØ   bØ     …"ß SAvß std_logic_vectorß ASIZEØ   bØ     …#ß DQwß std_logic_vectorß DSIZEØ   bØ     …$ß RW_Nvß	 std_logic …%ß ADV_LD_Nvß	 std_logic …&ß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …' …(*ß top ™
V 000051 60 7 1556616038247 ./src/top.vhd*top__opt
2I 000044 52 23113         1556616038296 rtl
189_____
58
RTL
4
20
std
.
.
1
1
18
PLL1
1
18
13 ~ ~ 0 0
51
0
1
29
inclk0
16385
29
13 ~ ~ 1 0
54
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c0
16385
29
13 ~ ~ 2 0
56
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 3 0
57
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 4 0
61
1
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 5 0
64
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 6 0
65
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 7 0
66
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 8 0
67
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 9 0
72
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 10 0
73
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 11 0
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 12 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 19 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 20 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 21 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
21
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 20 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 21 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 28 0
76
2
67
0
1
13 ~ ~ 11 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 29 1
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 30 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 31 0
77
3
67
0
1
13 ~ ~ 29 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 32 2
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 33 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 34 0
78
4
68
0
1
13 ~ ~ 32 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 35 0
79
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 36 0
80
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 37 3
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 38 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 39 0
81
7
67
0
1
13 ~ ~ 37 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 40 4
85
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 41 0
85
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 42 0
85
8
68
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
86
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
86
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 45 0
86
9
69
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 46 0
87
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 47 0
88
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 48 6
89
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 49 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 49 0
89
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 50 0
89
12
68
0
1
13 ~ ~ 48 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
18
idt71v3556
1
18
13 ~ ~ 51 0
93
2
1
30
tipd_A0
16385
30
13 ~ ~ 52 0
95
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 53 0
96
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 54 0
97
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 55 0
98
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 56 0
99
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 57 0
100
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 58 0
101
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 59 0
102
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 60 0
103
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 61 0
104
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 62 0
105
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 63 0
106
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 64 0
107
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 65 0
108
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 66 0
109
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 67 0
110
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A16
16385
30
13 ~ ~ 68 0
111
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 69 0
112
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 70 0
113
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 71 0
114
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 72 0
115
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 73 0
116
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 74 0
117
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 75 0
118
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 76 0
119
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA8
16385
30
13 ~ ~ 77 0
120
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 78 0
121
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 79 0
122
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 80 0
123
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 81 0
124
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 82 0
125
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 83 0
126
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 84 0
127
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 85 0
128
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB8
16385
30
13 ~ ~ 86 0
129
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 87 0
130
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 88 0
131
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 89 0
132
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 90 0
133
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 91 0
134
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 92 0
135
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 93 0
136
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 94 0
137
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC8
16385
30
13 ~ ~ 95 0
138
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 96 0
139
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 97 0
140
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 98 0
141
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 99 0
142
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 100 0
143
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 101 0
144
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 102 0
145
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 103 0
146
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD8
16385
30
13 ~ ~ 104 0
147
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
29
A0
16385
29
13 ~ ~ 105 0
167
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 106 0
168
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 107 0
169
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 108 0
170
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 109 0
171
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 110 0
172
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 111 0
173
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 112 0
174
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 113 0
175
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 114 0
176
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 115 0
177
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 116 0
178
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 117 0
179
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 118 0
180
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 119 0
181
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 120 0
182
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A16
16385
29
13 ~ ~ 121 0
183
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 122 0
184
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 123 0
185
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 124 0
186
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 125 0
187
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 126 0
188
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 127 0
189
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 128 0
190
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 129 0
191
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA8
16385
29
13 ~ ~ 130 0
192
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 131 0
193
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 132 0
194
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 133 0
195
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 134 0
196
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 135 0
197
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 136 0
198
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 137 0
199
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 138 0
200
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB8
16385
29
13 ~ ~ 139 0
201
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 140 0
202
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 141 0
203
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 142 0
204
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 143 0
205
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 144 0
206
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 145 0
207
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 146 0
208
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 147 0
209
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC8
16385
29
13 ~ ~ 148 0
210
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 149 0
211
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 150 0
212
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 151 0
213
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 152 0
214
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 153 0
215
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 154 0
216
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 155 0
217
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 156 0
218
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD8
16385
29
13 ~ ~ 157 0
219
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 158 0
220
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 159 0
221
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 160 0
222
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 161 0
223
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 162 0
224
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 163 0
225
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 164 0
226
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 165 0
227
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 166 0
228
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 167 0
229
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
clk
16385
29
13 ~ ~ 168 0
230
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 169 0
231
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 170 0
232
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
53
66
1
3
PLL_clk
1
3
13 ~ ~ 171 0
237
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 172 1
237
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1318
513
5
13 ~ ~ 173 7
238
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 174 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1317
521
5
13 ~ ~ 174 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 175 2
238
15
1
13 ~ ~ 173 7
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 37 8
0
0
0
1
3
clkzbt
1
3
13 ~ ~ 176 3
239
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
adv_ld_n_m
1
3
13 ~ ~ 177 4
240
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 178 5
241
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1320
513
5
13 ~ ~ 179 8
242
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 180 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1319
521
5
13 ~ ~ 180 0
242
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 181 6
242
19
1
13 ~ ~ 179 8
0
15 ieee std_logic_1164 5 3
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 186 0
248
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 187 0
254
1
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 4 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 188 0
281
2
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 51 0
0
0
0
0
1
0
0
V 000056 60 7772 1556616038293 ./src/top.vhd*top|21+RTL
Ver. 1.01
     ….8ß RTL.ß top(…3iß PLL1…5,…6ß inclk0uß	 std_logic …8ß c0vß	 std_logic …9ß lockedvß	 std_logic…: …;*i …=iß zbt_ctrl_top…?+…@ß FLOWTHROUGHß integerØ     …Aß ASIZEß integerØ    …Bß DSIZEß integerØ$    …Cß BWSIZEß integerØ   …D …F,…Hß clkuß	 std_logic …Iß RESET_Nuß	 std_logic …Lß ADDRuß std_logic_vectorß ASIZEØ   bØ     …Mß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …Nß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Oß RD_WR_Nuß	 std_logic …Pß ADDR_ADV_LD_Nuß	 std_logic …Qß DMuß std_logic_vectorß BWSIZEØ   bØ     …Uß SAvß std_logic_vectorß ASIZEØ   bØ     …Vß DQwß std_logic_vectorß DSIZEØ   bØ     …Wß RW_Nvß	 std_logic …Xß ADV_LD_Nvß	 std_logic …Yß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …Z …[*i …]iß
 idt71v3556…^+…_ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …aß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …bß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …cß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …dß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …eß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …fß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …gß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …hß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …iß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …jß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …kß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …lß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …mß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …nß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …oß tipd_A16ß VitalDelayType01ß VitalZeroDelay01 …pß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …qß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …rß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …sß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …tß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …uß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …vß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …wß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …xß	 tipd_DQA8ß VitalDelayType01ß VitalZeroDelay01 …yß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …zß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …{ß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …|ß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …}ß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …~ß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …ß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …Äß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …Åß	 tipd_DQB8ß VitalDelayType01ß VitalZeroDelay01 …Çß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Éß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …Ñß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …Öß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …Üß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …áß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …àß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …âß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …äß	 tipd_DQC8ß VitalDelayType01ß VitalZeroDelay01 …ãß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …åß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …çß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …éß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …èß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …êß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …ëß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …íß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …ìß	 tipd_DQD8ß VitalDelayType01ß VitalZeroDelay01…î …ï,…ßß A0uß	 std_logic¨U …®ß A1uß	 std_logic¨U …©ß A2uß	 std_logic¨U …™ß A3uß	 std_logic¨U …´ß A4uß	 std_logic¨U …¨ß A5uß	 std_logic¨U …≠ß A6uß	 std_logic¨U …Æß A7uß	 std_logic¨U …Øß A8uß	 std_logic¨U …∞ß A9uß	 std_logic¨U …±ß A10uß	 std_logic¨U …≤ß A11uß	 std_logic¨U …≥ß A12uß	 std_logic¨U …¥ß A13uß	 std_logic¨U …µß A14uß	 std_logic¨U …∂ß A15uß	 std_logic¨U …∑ß A16uß	 std_logic¨U …∏ß DQA0wß	 std_logic¨U …πß DQA1wß	 std_logic¨U …∫ß DQA2wß	 std_logic¨U …ªß DQA3wß	 std_logic¨U …ºß DQA4wß	 std_logic¨U …Ωß DQA5wß	 std_logic¨U …æß DQA6wß	 std_logic¨U …øß DQA7wß	 std_logic¨U …¿ß DQA8wß	 std_logic¨U …¡ß DQB0wß	 std_logic¨U …¬ß DQB1wß	 std_logic¨U …√ß DQB2wß	 std_logic¨U …ƒß DQB3wß	 std_logic¨U …≈ß DQB4wß	 std_logic¨U …∆ß DQB5wß	 std_logic¨U …«ß DQB6wß	 std_logic¨U …»ß DQB7wß	 std_logic¨U ……ß DQB8wß	 std_logic¨U … ß DQC0wß	 std_logic¨U …Àß DQC1wß	 std_logic¨U …Ãß DQC2wß	 std_logic¨U …Õß DQC3wß	 std_logic¨U …Œß DQC4wß	 std_logic¨U …œß DQC5wß	 std_logic¨U …–ß DQC6wß	 std_logic¨U …—ß DQC7wß	 std_logic¨U …“ß DQC8wß	 std_logic¨U …”ß DQD0wß	 std_logic¨U …‘ß DQD1wß	 std_logic¨U …’ß DQD2wß	 std_logic¨U …÷ß DQD3wß	 std_logic¨U …◊ß DQD4wß	 std_logic¨U …ÿß DQD5wß	 std_logic¨U …Ÿß DQD6wß	 std_logic¨U …⁄ß DQD7wß	 std_logic¨U …€ß DQD8wß	 std_logic¨U …‹ß ADVuß	 std_logic¨U …›ß Ruß	 std_logic¨U …ﬁß CLKENNeguß	 std_logic¨U …ﬂß BWDNeguß	 std_logic¨U …‡ß BWCNeguß	 std_logic¨U …·ß BWBNeguß	 std_logic¨U …‚ß BWANeguß	 std_logic¨U …„ß CE1Neguß	 std_logic¨U …‰ß CE2Neguß	 std_logic¨U …Âß CE2uß	 std_logic¨U …Êß clkuß	 std_logic¨U …Áß LBONeguß	 std_logic¨1 …Ëß OENeguß	 std_logic¨U…Í …Î*i …Ìpß PLL_clkß lockedß	 std_logic …Ópß satß std_logic_vectorß ASIZEØ   bØ    ß SA …Ôpß clkzbtß	 std_logic …pß
 adv_ld_n_mß	 std_logic …Òpß rw_n_mß	 std_logic …Úpß bw_n_mß std_logic_vectorß BWSIZEØ   bØ     …Û)…Ùß BW_Nß bw_n_m …ıß RW_Nß rw_n_m …ˆß ADV_LD_Nß
 adv_ld_n_m …˜ß satß ADDR …¯ß	 PLL1_instß PLL1,6…˘ß inclk0ß clk…˙ß lockedß locked…˚ß c0ß PLL_clk…¸ …˛ß zbt_ctrl_top_inst1ß zbt_ctrl_top ˇ   +6…ß FLOWTHROUGHß FLOWTHROUGH…ß ASIZEß ASIZE…ß DSIZEß DSIZE…ß BWSIZEß BWSIZE……,6…ß clkß PLL_clk…ß RESET_Nß RESET_N…ß ADDRß ADDR…ß DATA_INß DATA_IN…ß DATA_OUTß DATA_OUT…ß RD_WR_Nß RD_WR_N…ß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…ß DMß DM…ß SAß SA…ß DQß DQ…ß RW_Nß RW_N…ß ADV_LD_Nß ADV_LD_N…ß BW_Nß BW_N… …ß idt71v3556pß
 idt71v3556…,6…'ß A0ß satØ    …(ß A1ß satØ   …)ß A2ß satØ   …*ß A3ß satØ   …+ß A4ß satØ   …,ß A5ß satØ   …-ß A6ß satØ   ….ß A7ß satØ   …/ß A8ß satØ   …0ß A9ß satØ	   …1ß A10ß satØ
   …2ß A11ß satØ   …3ß A12ß satØ   …4ß A13ß satØ   …5ß A14ß satØ   …6ß A15ß satØ   …7ß A16ß satØ   …8ß DQA0ß DQØ    …9ß DQA1ß DQØ   …:ß DQA2ß DQØ   …;ß DQA3ß DQØ   …<ß DQA4ß DQØ   …=ß DQA5ß DQØ   …>ß DQA6ß DQØ   …?ß DQA7ß DQØ   …@ß DQA8ß DQØ   …Aß DQB0ß DQØ	   …Bß DQB1ß DQØ
   …Cß DQB2ß DQØ   …Dß DQB3ß DQØ   …Eß DQB4ß DQØ   …Fß DQB5ß DQØ   …Gß DQB6ß DQØ   …Hß DQB7ß DQØ   …Iß DQB8ß DQØ   …Jß DQC0ß DQØ   …Kß DQC1ß DQØ   …Lß DQC2ß DQØ   …Mß DQC3ß DQØ   …Nß DQC4ß DQØ   …Oß DQC5ß DQØ   …Pß DQC6ß DQØ   …Qß DQC7ß DQØ   …Rß DQC8ß DQØ   …Sß DQD0ß DQØ   …Tß DQD1ß DQØ   …Uß DQD2ß DQØ   …Vß DQD3ß DQØ   …Wß DQD4ß DQØ   …Xß DQD5ß DQØ    …Yß DQD6ß DQØ!   …Zß DQD7ß DQØ"   …[ß DQD8ß DQØ#   …\ß ADVß
 adv_ld_n_m…]ß Rß rw_n_m…_ß BWDNegß bw_n_mØ   …`ß BWCNegß bw_n_mØ   …aß BWBNegß bw_n_mØ   …bß BWANegß bw_n_mØ    …fß clkß clk…m …o* ™
V 000058 60 7 1556616038293 ./src/top.vhd*top|21+RTL__opt
2I 000034 11 582 1556616038248 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X top
I 000035 11 1533 1556616038248 top
#VLB_VERSION 59
#INFO
top
E 1556616038248
46
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 54 1 . 12
ASIZE 1 30 130 1 . 13
DSIZE 2 30 207 1 . 14
BWSIZE 3 30 284 1 . 15
clk 4 29 360 1 . 20
RESET_N 5 29 450 1 . 22
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 539 1 . 25
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 819 1 . 25
"-" 14 10 1073 0 . 0
~ANONYMOUS 15 24 1142 0 . 0
~ANONYMOUS 16 24 1195 0 . 0
ADDR 23 29 1250 1 . 25
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1324 1 . 26
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1606 1 . 26
DATA_IN 26 29 1861 1 . 26
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1936 1 . 27
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2218 1 . 27
DATA_OUT 29 29 2473 1 . 27
RD_WR_N 30 29 2549 1 . 28
ADDR_ADV_LD_N 31 29 2640 1 . 29
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2730 1 . 30
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3012 1 . 30
DM 34 29 3267 1 . 30
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3342 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3624 1 . 34
SA 37 29 3879 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3954 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4236 1 . 35
DQ 40 29 4491 1 . 35
RW_N 41 29 4567 1 . 36
ADV_LD_N 42 29 4660 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4752 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5034 1 . 38
BW_N 45 29 5289 1 . 38
#SPECIFICATION 
#END
I 000023 54 5364 0 top
12
1
12
00000009
1
./src/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 14 0
0
54
0
2
0
0
16
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 16 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 766 1556616038350 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
     …*&ß ieee …+'ß ieee	ß std_logic_1164	1 ….2ß zbt_ctrl_top(…0+…1ß FLOWTHROUGHß integerØ     …2ß ASIZEß integerØ    …3ß DSIZEß integerØ$    …4ß BWSIZEß integerØ   …5 …7,…9ß clkuß	 std_logic …;ß RESET_Nuß	 std_logic …>ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …?ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …@ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Aß RD_WR_Nuß	 std_logic …Bß ADDR_ADV_LD_Nuß	 std_logic …Cß DMuß std_logic_vectorß BWSIZEØ   bØ     …Gß SAvß std_logic_vectorß ASIZEØ   bØ     …Hß DQwß std_logic_vectorß DSIZEØ   bØ     …Iß RW_Nvß	 std_logic …Jß ADV_LD_Nvß	 std_logic …Kß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …L …M*ß zbt_ctrl_top ™
V 000069 60 7 1556616038350 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21585         1556616038401 rtl
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1556616038398 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
     …S8ß RTL.ß zbt_ctrl_top(…biß
 pipe_stage…d+…eß DSIZEß integerØ$    …fß ASIZEß integerØ    …gß BWSIZEß integerØ   …h …j,…kß clkuß	 std_logic …nß resetuß	 std_logic …pß addruß std_logic_vectorß ASIZEØ   bØ     …qß data_inuß std_logic_vectorß DSIZEØ   bØ     …rß data_outuß std_logic_vectorß DSIZEØ   bØ     …sß rd_wr_nuß	 std_logic …tß addr_adv_ld_nuß	 std_logic …uß dmuß std_logic_vectorß BWSIZEØ   bØ     …wß addr_regvß std_logic_vectorß ASIZEØ   bØ     …xß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …yß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …zß rd_wr_n_regvß	 std_logic …{ß addr_adv_ld_n_regvß	 std_logic …|ß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …} …~*i …Åiß addr_ctrl_out…É+…Ñß ASIZEß integerØ    …Öß BWSIZEß integerØ   …Ü …à,…âß clkuß	 std_logic …åß resetuß	 std_logic …éß lb_addruß std_logic_vectorß ASIZEØ   bØ     …èß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …êß lb_rw_nuß	 std_logic …ëß ram_rw_nvß	 std_logic …íß lb_adv_ld_nuß	 std_logic …ìß ram_adv_ld_nvß	 std_logic …îß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …ïß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …ñ …ó*i …öiß
 pipe_delay…ú+…ùß FLOWTHROUGHß integerØ     …ûß DSIZEß integerØ    …üß BWSIZEß integerØ   …† …¢,…£ß clkuß	 std_logic …¶ß resetuß	 std_logic …®ß lb_rw_nuß	 std_logic …©ß
 delay_rw_nvß std_logic_vectorß DSIZEØ   bØ     …´ß
 lb_data_inuß std_logic_vectorß DSIZEØ   bØ     …¨ß delay_data_invß std_logic_vectorß DSIZEØ   bØ     …Æß lb_data_outvß std_logic_vectorß DSIZEØ   bØ     …Øß ram_data_outuß std_logic_vectorß DSIZEØ   bØ    …∞ …±*i …¥iß
 data_inout…∂+…∑ß DSIZEß integerØ    …∏ß BWSIZEß integerØ   …π …ª,…ºß clkuß	 std_logic …øß resetuß	 std_logic …¡ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …¬ß data_inuß std_logic_vectorß DSIZEØ   bØ     …√ß dqwß std_logic_vectorß DSIZEØ   bØ     …ƒß	 read_datavß std_logic_vectorß DSIZEØ   bØ    …≈ …∆*i …Àpß reset_tß	 std_logic …Ãpß clktß	 std_logic …Õpß
 delay_rw_nß std_logic_vectorß DSIZEØ   bØ     …Œpß delay_data_inß	 read_dataß std_logic_vectorß DSIZEØ   bØ     …–pß data_in_regß lb_data_outß std_logic_vectorß DSIZEØ   bØ     …—pß addr_regß std_logic_vectorß ASIZEØ   bØ     …“pß dm_regß std_logic_vectorß BWSIZEØ   bØ     …”pß rd_wr_n_regß addr_adv_ld_n_regß	 std_logic …÷)…Ÿß reset_t_ß RESET_N …⁄ß clktß clk …Ïß pipe_stage1ß
 pipe_stage…Ì+6…Óß ASIZEß ASIZE…Ôß DSIZEß DSIZE…ß BWSIZEß BWSIZE…Ò…Ú,6…Ûß clkß clkt…ˆß resetß reset_t…¯ß addrß addr…˘ß data_inß data_in…˙ß data_outß lb_data_out…˚ß rd_wr_nß rd_wr_n…¸ß addr_adv_ld_nß addr_adv_ld_n…˝ß dmß dm ˇ   ß addr_regß addr_reg…ß data_in_regß data_in_reg…ß data_out_regß data_out…ß rd_wr_n_regß rd_wr_n_reg…ß addr_adv_ld_n_regß addr_adv_ld_n_reg…ß dm_regß dm_reg… …
ß addr_ctrl_out1ß addr_ctrl_out…+6…ß ASIZEß ASIZE…ß BWSIZEß BWSIZE……,6…ß clkß clkt…ß resetß reset_t…ß lb_addrß addr_reg…ß ram_addrß SA…ß lb_rw_nß rd_wr_n_reg…ß ram_rw_nß RW_N…ß lb_adv_ld_nß addr_adv_ld_n_reg…ß ram_adv_ld_nß ADV_LD_N…ß lb_bwß dm_reg…ß ram_bw_nß BW_N… …!ß pipe_delay1ß
 pipe_delay…"+6…#ß FLOWTHROUGHß FLOWTHROUGH…$ß DSIZEß DSIZE…%ß BWSIZEß BWSIZE…&…',6…(ß clkß clkt…+ß resetß reset_t…-ß lb_rw_nß rd_wr_n_reg….ß
 delay_rw_nß
 delay_rw_n…0ß
 lb_data_inß data_in_reg…1ß delay_data_inß delay_data_in…3ß lb_data_outß lb_data_out…4ß ram_data_outß	 read_data…5 …9ß data_inout1ß
 data_inout…:+6…;ß DSIZEß DSIZE…<ß BWSIZEß BWSIZE…=…>,6…?ß clkß clkt…Bß resetß reset_t…Dß ctrl_in_rw_nß
 delay_rw_n…Eß data_inß delay_data_in…Fß dqß dq…Gß	 read_dataß	 read_data…H …M*ß RTL ™
V 000076 60 7 1556616038398 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1556616038351 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1451 1556616038351 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1556616038351
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 63 1 . 49
ASIZE 1 30 139 1 . 50
DSIZE 2 30 216 1 . 51
BWSIZE 3 30 293 1 . 52
clk 4 29 369 1 . 57
RESET_N 5 29 459 1 . 59
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 548 1 . 62
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 828 1 . 62
"-" 11 10 1082 0 . 0
~ANONYMOUS 12 24 1151 0 . 0
~ANONYMOUS 13 24 1204 0 . 0
ADDR 23 29 1259 1 . 62
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1333 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1615 1 . 63
DATA_IN 26 29 1870 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1945 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2227 1 . 64
DATA_OUT 29 29 2482 1 . 64
RD_WR_N 30 29 2558 1 . 65
ADDR_ADV_LD_N 31 29 2649 1 . 66
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2739 1 . 67
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3021 1 . 67
DM 34 29 3276 1 . 67
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3351 1 . 71
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3633 1 . 71
SA 37 29 3888 1 . 71
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3963 1 . 72
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4245 1 . 72
DQ 40 29 4500 1 . 72
RW_N 41 29 4576 1 . 73
ADV_LD_N 42 29 4669 1 . 74
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4761 1 . 75
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5043 1 . 75
BW_N 45 29 5298 1 . 75
#SPECIFICATION 
#END
I 000032 54 5373 0 zbt_ctrl_top
12
1
12
00000046
1
./src/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000072 60 562 1556616038460 ./compile/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß addr_ctrl_out(…+…ß ASIZEß INTEGERØ    …ß BWSIZEß INTEGERØ   … …,…ß clkuß	 std_logic …ß lb_adv_ld_nuß	 std_logic … ß lb_rw_nuß	 std_logic …!ß resetuß	 std_logic …"ß lb_addruß std_logic_vectorß ASIZEØ   bØ     …#ß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …$ß ram_adv_ld_nvß	 std_logic …%ß ram_rw_nvß	 std_logic …&ß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …'ß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …( …)*ß addr_ctrl_out ™
V 000075 60 7 1556616038460 ./compile/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1556616038495 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
47
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
47
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000079 60 401 1556616038492 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
     …+8ß RTL.ß addr_ctrl_out(…/pß lb_bw_nß std_logic_vectorß BWSIZEØ   bØ     …1)…5;ß clkß reset…6)…7Bß reset¨1J…8ß ram_addr0¨0 …9ß ram_rw_n¨0 …:ß ram_adv_ld_n¨0 …;ß ram_bw_n0¨0 …<Kß rising_edgeß clkJ…=ß ram_addrß lb_addr …>ß ram_rw_nß lb_rw_n …?ß ram_adv_ld_nß lb_adv_ld_n …@ß ram_bw_nß lb_bw_n …A*B …B*; …Eß lb_bw_n_ß lb_bw …G*ß RTL ™
V 000082 60 7 1556616038492 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1556616038461 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P lb_adv_ld_n _in std_logic
P lb_rw_n _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_adv_ld_n _out std_logic
P ram_rw_n _out std_logic
P ram_addr _out std_logic_vector[ASIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 993 1556616038461 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1556616038461
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 68 1 . 26
BWSIZE 1 30 145 1 . 27
clk 2 29 221 1 . 30
lb_adv_ld_n 3 29 311 1 . 31
lb_rw_n 4 29 401 1 . 32
reset 5 29 491 1 . 33
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 580 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 860 1 . 34
"-" 11 10 1114 0 . 0
~ANONYMOUS 12 24 1183 0 . 0
~ANONYMOUS 13 24 1236 0 . 0
lb_addr 23 29 1291 1 . 34
~std_logic_vector{{BWSIZE-1}~downto~0}~12 24 5 1365 1 . 35
~NATURAL~range~{BWSIZE-1}~downto~0~12 25 5 1647 1 . 35
lb_bw 26 29 1902 1 . 35
ram_adv_ld_n 27 29 1978 1 . 36
ram_rw_n 28 29 2069 1 . 37
~std_logic_vector{{ASIZE-1}~downto~0}~122 29 5 2159 1 . 38
~NATURAL~range~{ASIZE-1}~downto~0~121 30 5 2441 1 . 38
ram_addr 31 29 2696 1 . 38
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2771 1 . 39
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3053 1 . 39
ram_bw_n 34 29 3308 1 . 39
#SPECIFICATION 
#END
I 000033 54 3381 0 addr_ctrl_out
12
1
12
00000024
1
./compile/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 4
4
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 27 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
68
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 438 1556616038550 ./compile/data_inout.vhd*data_inout
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß
 data_inout(…+…ß BWSIZEß INTEGERØ    …ß DSIZEß INTEGERØ$   … …,…ß clkuß	 std_logic …ß resetuß	 std_logic … ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …!ß data_inuß std_logic_vectorß DSIZEØ   bØ     …"ß	 read_datavß std_logic_vectorß DSIZEØ   bØ     …#ß dqwß std_logic_vectorß DSIZEØ   bØ    …$ …%*ß
 data_inout ™
V 000069 60 7 1556616038550 ./compile/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1556616038591 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
43
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
43
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
44
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000074 60 2598 1556616038587 ./compile/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
     …'8ß RTL.ß
 data_inout(…+pß	 tri_r_n_wß std_logic_vectorß DSIZEØ   bØ     …,pß
 write_dataß std_logic_vectorß DSIZEØ   bØ     ….)…2;ß clkß reset…3)…4Bß reset¨1J…5ß	 tri_r_n_w0¨0 …6ß
 write_data0¨0 …7*B …8Bß clk¨1J…9ß	 tri_r_n_w_ß ctrl_in_rw_n …:ß
 write_dataß data_in …;*B …<*; …?ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …@ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Bß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Cß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Dß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Eß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Fß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Gß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Hß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Iß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Jß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Kß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Lß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Mß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Nß dqØ!   ß
 write_dataØ!   Pß	 tri_r_n_wØ!   ¨1L¨Z …Oß dqØ"   ß
 write_dataØ"   Pß	 tri_r_n_wØ"   ¨1L¨Z …Pß dqØ#   ß
 write_dataØ#   Pß	 tri_r_n_wØ#   ¨1L¨Z …Qß	 read_dataß dq …Rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Sß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Tß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Uß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Vß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Wß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Xß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Yß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Zß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …[ß dqØ	   ß
 write_dataØ	   Pß	 tri_r_n_wØ	   ¨1L¨Z …\ß dqØ
   ß
 write_dataØ
   Pß	 tri_r_n_wØ
   ¨1L¨Z …]ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …^ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …_ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …`ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …bß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …cß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …e*ß RTL ™
V 000076 60 7 1556616038587 ./compile/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1556616038551 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1556616038551 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1556616038551
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
BWSIZE 0 30 65 1 . 26
DSIZE 1 30 141 1 . 27
clk 2 29 218 1 . 30
reset 3 29 308 1 . 31
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 397 1 . 32
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 676 1 . 32
"-" 9 10 929 0 . 0
~ANONYMOUS 10 24 997 0 . 0
~ANONYMOUS 11 24 1050 0 . 0
ctrl_in_rw_n 21 29 1105 1 . 32
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1179 1 . 33
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1460 1 . 33
data_in 24 29 1714 1 . 33
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1789 1 . 34
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2070 1 . 34
read_data 27 29 2324 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2399 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2680 1 . 35
dq 30 29 2934 1 . 35
#SPECIFICATION 
#END
I 000030 54 3007 0 data_inout
12
1
12
00000024
1
./compile/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
68
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
69
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000067 60 6949 1556616038679 ./compile/idt71v3556.vhd*idt71v3556
Ver. 1.01
     …&ß zaz …'ß zaz	ß	 gen_utils	1 …'ß zaz	ß conversions	1 …&ß ieee …'ß ieee	ß std_logic_1164	1 …'ß ieee	ß vital_timing	1 …'ß ieee	ß vital_primitives	1 …'ß zaz	ß conversions	1 …2ß
 idt71v3556(…+… ß InstancePathß STRINGß DefaultInstancePath …!ß MsgOnß BOOLEANß DefaultMsgOn …"ß SeverityModeß SEVERITY_LEVELß WARNING …#ß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …$ß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …%ß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …&ß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …'ß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …(ß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …)ß thold_R_CLKß VitalDelayTypeß	 UnitDelay …*ß TimingChecksOnß BOOLEANß DefaultTimingChecks …+ß TimingModelß STRINGß DefaultTimingModel …,ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …-ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 ….ß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …/ß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …0ß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …1ß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …2ß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …3ß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …4ß tipd_A16ß VitalDelayType01ß VitalZeroDelay01 …5ß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …6ß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …7ß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …8ß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …9ß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …:ß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …;ß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …<ß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …=ß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …>ß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …?ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …@ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …Aß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …Bß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …Cß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …Dß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …Eß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …Fß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …Gß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …Hß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …Iß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …Jß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …Kß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …Lß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …Mß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …Nß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …Oß	 tipd_DQA8ß VitalDelayType01ß VitalZeroDelay01 …Pß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …Qß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …Rß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …Sß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …Tß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …Uß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …Vß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …Wß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …Xß	 tipd_DQB8ß VitalDelayType01ß VitalZeroDelay01 …Yß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Zß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …[ß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …\ß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …]ß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …^ß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …_ß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …`ß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …aß	 tipd_DQC8ß VitalDelayType01ß VitalZeroDelay01 …bß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …cß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …dß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …eß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …fß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …gß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …hß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …iß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …jß	 tipd_DQD8ß VitalDelayType01ß VitalZeroDelay01 …kß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …lß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …mß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …nß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …oß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …pß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …qß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …rß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …sß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …tß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …uß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …vß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …wß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …xß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …yß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay …zß XOnß BOOLEANß
 DefaultXon…{ …|,…}ß A0uß	 std_logic¨U …~ß A1uß	 std_logic¨U …ß A10uß	 std_logic¨U …Äß A11uß	 std_logic¨U …Åß A12uß	 std_logic¨U …Çß A13uß	 std_logic¨U …Éß A14uß	 std_logic¨U …Ñß A15uß	 std_logic¨U …Öß A16uß	 std_logic¨U …Üß A2uß	 std_logic¨U …áß A3uß	 std_logic¨U …àß A4uß	 std_logic¨U …âß A5uß	 std_logic¨U …äß A6uß	 std_logic¨U …ãß A7uß	 std_logic¨U …åß A8uß	 std_logic¨U …çß A9uß	 std_logic¨U …éß ADVuß	 std_logic¨U …èß BWANeguß	 std_logic¨U …êß BWBNeguß	 std_logic¨U …ëß BWCNeguß	 std_logic¨U …íß BWDNeguß	 std_logic¨U …ìß CE1Neguß	 std_logic¨U …îß CE2uß	 std_logic¨U …ïß CE2Neguß	 std_logic¨U …ñß CLKuß	 std_logic¨U …óß CLKENNeguß	 std_logic¨U …òß LBONeguß	 std_logic¨1 …ôß OENeguß	 std_logic¨U …öß Ruß	 std_logic¨U …õß DQA0wß	 std_logic¨U …úß DQA1wß	 std_logic¨U …ùß DQA2wß	 std_logic¨U …ûß DQA3wß	 std_logic¨U …üß DQA4wß	 std_logic¨U …†ß DQA5wß	 std_logic¨U …°ß DQA6wß	 std_logic¨U …¢ß DQA7wß	 std_logic¨U …£ß DQA8wß	 std_logic¨U …§ß DQB0wß	 std_logic¨U …•ß DQB1wß	 std_logic¨U …¶ß DQB2wß	 std_logic¨U …ßß DQB3wß	 std_logic¨U …®ß DQB4wß	 std_logic¨U …©ß DQB5wß	 std_logic¨U …™ß DQB6wß	 std_logic¨U …´ß DQB7wß	 std_logic¨U …¨ß DQB8wß	 std_logic¨U …≠ß DQC0wß	 std_logic¨U …Æß DQC1wß	 std_logic¨U …Øß DQC2wß	 std_logic¨U …∞ß DQC3wß	 std_logic¨U …±ß DQC4wß	 std_logic¨U …≤ß DQC5wß	 std_logic¨U …≥ß DQC6wß	 std_logic¨U …¥ß DQC7wß	 std_logic¨U …µß DQC8wß	 std_logic¨U …∂ß DQD0wß	 std_logic¨U …∑ß DQD1wß	 std_logic¨U …∏ß DQD2wß	 std_logic¨U …πß DQD3wß	 std_logic¨U …∫ß DQD4wß	 std_logic¨U …ªß DQD5wß	 std_logic¨U …ºß DQD6wß	 std_logic¨U …Ωß DQD7wß	 std_logic¨U …æß DQD8wß	 std_logic¨U…ø …¡dß VITAL_LEVEL0.ß
 idt71v35562(ß TRUE …√*ß
 idt71v3556 ™
V 000069 60 7 1556616038679 ./compile/idt71v3556.vhd*idt71v3556__opt
2I 000042 11 6216 1556616038680 idt71v3556
E idt71v3556 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.vital_timing;ieee.std_logic_1164;
G InstancePath STRING = DefaultInstancePath
G MsgOn BOOLEAN = DefaultMsgOn
G SeverityMode SEVERITY_LEVEL = WARNING
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G TimingModel STRING = DefaultTimingModel
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G XOn BOOLEAN = DefaultXon
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P ADV _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CLK _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
P R _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
X idt71v3556
I 000042 11 4822 1556616038680 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1556616038680
160
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
~STRING~12 0 5 66 1 . 32
InstancePath 1 30 179 1 . 32
MsgOn 2 30 281 1 . 33
SeverityMode 3 30 372 1 . 34
thold_A0_CLK 4 30 449 1 . 35
thold_ADV_CLK 5 30 564 1 . 36
thold_BWANeg_CLK 6 30 679 1 . 37
thold_CE2_CLK 7 30 794 1 . 38
thold_CLKENNeg_CLK 8 30 909 1 . 39
thold_DQA0_CLK 9 30 1024 1 . 40
thold_R_CLK 10 30 1139 1 . 41
TimingChecksOn 11 30 1255 1 . 42
~STRING~121 12 5 1347 1 . 43
TimingModel 13 30 1461 1 . 43
tipd_A0 14 30 1567 1 . 44
tipd_A1 15 30 1672 1 . 45
tipd_A10 16 30 1777 1 . 46
tipd_A11 17 30 1882 1 . 47
tipd_A12 18 30 1987 1 . 48
tipd_A13 19 30 2092 1 . 49
tipd_A14 20 30 2197 1 . 50
tipd_A15 21 30 2302 1 . 51
tipd_A16 22 30 2407 1 . 52
tipd_A2 23 30 2512 1 . 53
tipd_A3 24 30 2617 1 . 54
tipd_A4 25 30 2722 1 . 55
tipd_A5 26 30 2827 1 . 56
tipd_A6 27 30 2932 1 . 57
tipd_A7 28 30 3037 1 . 58
tipd_A8 29 30 3142 1 . 59
tipd_A9 30 30 3247 1 . 60
tipd_ADV 31 30 3352 1 . 61
tipd_BWANeg 32 30 3457 1 . 62
tipd_BWBNeg 33 30 3562 1 . 63
tipd_BWCNeg 34 30 3667 1 . 64
tipd_BWDNeg 35 30 3772 1 . 65
tipd_CE1Neg 36 30 3877 1 . 66
tipd_CE2 37 30 3982 1 . 67
tipd_CE2Neg 38 30 4087 1 . 68
tipd_CLK 39 30 4192 1 . 69
tipd_CLKENNeg 40 30 4297 1 . 70
tipd_DQA0 41 30 4402 1 . 71
tipd_DQA1 42 30 4507 1 . 72
tipd_DQA2 43 30 4612 1 . 73
tipd_DQA3 44 30 4717 1 . 74
tipd_DQA4 45 30 4822 1 . 75
tipd_DQA5 46 30 4927 1 . 76
tipd_DQA6 47 30 5032 1 . 77
tipd_DQA7 48 30 5137 1 . 78
tipd_DQA8 49 30 5242 1 . 79
tipd_DQB0 50 30 5347 1 . 80
tipd_DQB1 51 30 5452 1 . 81
tipd_DQB2 52 30 5557 1 . 82
tipd_DQB3 53 30 5662 1 . 83
tipd_DQB4 54 30 5767 1 . 84
tipd_DQB5 55 30 5872 1 . 85
tipd_DQB6 56 30 5977 1 . 86
tipd_DQB7 57 30 6082 1 . 87
tipd_DQB8 58 30 6187 1 . 88
tipd_DQC0 59 30 6292 1 . 89
tipd_DQC1 60 30 6397 1 . 90
tipd_DQC2 61 30 6502 1 . 91
tipd_DQC3 62 30 6607 1 . 92
tipd_DQC4 63 30 6712 1 . 93
tipd_DQC5 64 30 6817 1 . 94
tipd_DQC6 65 30 6922 1 . 95
tipd_DQC7 66 30 7027 1 . 96
tipd_DQC8 67 30 7132 1 . 97
tipd_DQD0 68 30 7237 1 . 98
tipd_DQD1 69 30 7342 1 . 99
tipd_DQD2 70 30 7447 1 . 100
tipd_DQD3 71 30 7552 1 . 101
tipd_DQD4 72 30 7657 1 . 102
tipd_DQD5 73 30 7762 1 . 103
tipd_DQD6 74 30 7867 1 . 104
tipd_DQD7 75 30 7972 1 . 105
tipd_DQD8 76 30 8077 1 . 106
tipd_LBONeg 77 30 8182 1 . 107
tipd_OENeg 78 30 8287 1 . 108
tipd_R 79 30 8392 1 . 109
tpd_CLK_DQA0 80 30 8497 1 . 110
tpd_OENeg_DQA0 81 30 8594 1 . 111
tperiod_CLK_posedge 82 30 8691 1 . 112
tpw_CLK_negedge 83 30 8809 1 . 113
tpw_CLK_posedge 84 30 8927 1 . 114
tsetup_A0_CLK 85 30 9045 1 . 115
tsetup_ADV_CLK 86 30 9163 1 . 116
tsetup_BWANeg_CLK 87 30 9281 1 . 117
tsetup_CE2_CLK 88 30 9399 1 . 118
tsetup_CLKENNeg_CLK 89 30 9517 1 . 119
tsetup_DQA0_CLK 90 30 9635 1 . 120
tsetup_R_CLK 91 30 9753 1 . 121
XOn 92 30 9871 1 . 122
A0 93 29 9964 1 . 125
A1 94 29 10073 1 . 126
A10 95 29 10182 1 . 127
A11 96 29 10291 1 . 128
A12 97 29 10400 1 . 129
A13 98 29 10509 1 . 130
A14 99 29 10618 1 . 131
A15 100 29 10727 1 . 132
A16 101 29 10837 1 . 133
A2 102 29 10947 1 . 134
A3 103 29 11057 1 . 135
A4 104 29 11169 1 . 136
A5 105 29 11281 1 . 137
A6 106 29 11393 1 . 138
A7 107 29 11505 1 . 139
A8 108 29 11617 1 . 140
A9 109 29 11729 1 . 141
ADV 110 29 11841 1 . 142
BWANeg 111 29 11953 1 . 143
BWBNeg 112 29 12065 1 . 144
BWCNeg 113 29 12177 1 . 145
BWDNeg 114 29 12289 1 . 146
CE1Neg 115 29 12401 1 . 147
CE2 116 29 12513 1 . 148
CE2Neg 117 29 12625 1 . 149
CLK 118 29 12737 1 . 150
CLKENNeg 119 29 12849 1 . 151
LBONeg 120 29 12961 1 . 152
OENeg 121 29 13073 1 . 153
R 122 29 13185 1 . 154
DQA0 123 29 13297 1 . 155
DQA1 124 29 13409 1 . 156
DQA2 125 29 13521 1 . 157
DQA3 126 29 13633 1 . 158
DQA4 127 29 13745 1 . 159
DQA5 128 29 13857 1 . 160
DQA6 129 29 13969 1 . 161
DQA7 130 29 14081 1 . 162
DQA8 131 29 14193 1 . 163
DQB0 132 29 14305 1 . 164
DQB1 133 29 14417 1 . 165
DQB2 134 29 14529 1 . 166
DQB3 135 29 14641 1 . 167
DQB4 136 29 14753 1 . 168
DQB5 137 29 14865 1 . 169
DQB6 138 29 14977 1 . 170
DQB7 139 29 15089 1 . 171
DQB8 140 29 15201 1 . 172
DQC0 141 29 15313 1 . 173
DQC1 142 29 15425 1 . 174
DQC2 143 29 15537 1 . 175
DQC3 144 29 15649 1 . 176
DQC4 145 29 15761 1 . 177
DQC5 146 29 15873 1 . 178
DQC6 147 29 15985 1 . 179
DQC7 148 29 16097 1 . 180
DQC8 149 29 16209 1 . 181
DQD0 150 29 16321 1 . 182
DQD1 151 29 16433 1 . 183
DQD2 152 29 16545 1 . 184
DQD3 153 29 16657 1 . 185
DQD4 154 29 16769 1 . 186
DQD5 155 29 16881 1 . 187
DQD6 156 29 16993 1 . 188
DQD7 157 29 17105 1 . 189
DQD8 158 29 17217 1 . 190
VITAL_LEVEL0 159 11 17329 1 . 193
#SPECIFICATION 
159
#END
I 000031 54 17453 0 idt71v3556
12
1
12
00000030
1
./compile/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 1 0
0
1
12 ~ ~ 0 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 2 1
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 3 2
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
30
1
30
12 ~ ~ 4 3
3
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 5 4
4
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 6 5
5
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 7 6
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 8 7
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 9 8
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 10 9
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 11 10
10
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
5
513
5
12 ~ ~ 12 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 13 11
11
1
12 ~ ~ 12 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
30
1
30
12 ~ ~ 14 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 67 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 68 66
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 69 67
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 70 68
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 71 69
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 72 70
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 73 71
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 74 72
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 75 73
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 76 74
74
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 77 75
75
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 78 76
76
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 79 77
77
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 80 78
78
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 81 79
79
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 82 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 83 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 84 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 85 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 86 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 87 85
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 88 86
86
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 89 87
87
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 90 88
88
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 91 89
89
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 92 90
90
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
V 000066 60 574 1556616038802 ./compile/pipe_delay.vhd*pipe_delay
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß
 pipe_delay(…+…ß BWSIZEß INTEGERØ    …ß DSIZEß INTEGERØ$    …ß FLOWTHROUGHß INTEGERØ    … …,…ß clkuß	 std_logic … ß lb_rw_nuß	 std_logic …!ß resetuß	 std_logic …"ß
 lb_data_inuß std_logic_vectorß DSIZEØ   bØ     …#ß ram_data_outuß std_logic_vectorß DSIZEØ   bØ     …$ß delay_data_invß std_logic_vectorß DSIZEØ   bØ     …%ß
 delay_rw_nvß std_logic_vectorß DSIZEØ   bØ     …&ß lb_data_outvß std_logic_vectorß DSIZEØ   bØ    …' …(*ß
 pipe_delay ™
V 000069 60 7 1556616038802 ./compile/pipe_delay.vhd*pipe_delay__opt
2I 000041 11 447 1556616038803 pipe_delay
E pipe_delay VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P clk _in std_logic
P lb_rw_n _in std_logic
P reset _in std_logic
P lb_data_in _in std_logic_vector[DSIZE-1:0]
P ram_data_out _in std_logic_vector[DSIZE-1:0]
P delay_data_in _out std_logic_vector[DSIZE-1:0]
P delay_rw_n _out std_logic_vector[DSIZE-1:0]
P lb_data_out _out std_logic_vector[DSIZE-1:0]
X pipe_delay
I 000042 11 1092 1556616038803 pipe_delay
#VLB_VERSION 59
#INFO
pipe_delay
E 1556616038803
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
BWSIZE 0 30 65 1 . 26
DSIZE 1 30 141 1 . 27
FLOWTHROUGH 2 30 218 1 . 28
clk 3 29 294 1 . 31
lb_rw_n 4 29 384 1 . 32
reset 5 29 474 1 . 33
~std_logic_vector{{DSIZE-1}~downto~0}~12 6 5 563 1 . 34
~NATURAL~range~{DSIZE-1}~downto~0~12 7 5 843 1 . 34
"-" 11 10 1097 0 . 0
~ANONYMOUS 12 24 1166 0 . 0
~ANONYMOUS 13 24 1219 0 . 0
lb_data_in 23 29 1274 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~122 24 5 1348 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~121 25 5 1630 1 . 35
ram_data_out 26 29 1885 1 . 35
~std_logic_vector{{DSIZE-1}~downto~0}~124 27 5 1960 1 . 36
~NATURAL~range~{DSIZE-1}~downto~0~123 28 5 2242 1 . 36
delay_data_in 29 29 2497 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~126 30 5 2572 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~125 31 5 2854 1 . 37
delay_rw_n 32 29 3109 1 . 37
~std_logic_vector{{DSIZE-1}~downto~0}~128 33 5 3184 1 . 38
~NATURAL~range~{DSIZE-1}~downto~0~127 34 5 3466 1 . 38
lb_data_out 35 29 3721 1 . 38
#SPECIFICATION 
#END
I 000030 54 3794 0 pipe_delay
12
1
12
00000024
1
./compile/pipe_delay.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 3
3
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 4
4
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 5
5
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 30 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 31 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 31 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 32 6
6
68
0
1
12 ~ ~ 30 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 33 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 34 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 35 7
7
68
0
1
12 ~ ~ 33 4
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 820 1556616038842 ./compile/pipe_stage.vhd*pipe_stage
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß
 pipe_stage(…+…ß ASIZEß INTEGERØ$    …ß BWSIZEß INTEGERØ    …ß DSIZEß INTEGERØ   … …,…ß addr_adv_ld_nuß	 std_logic … ß clkuß	 std_logic …!ß rd_wr_nuß	 std_logic …"ß resetuß	 std_logic …#ß addruß std_logic_vectorß ASIZEØ   bØ     …$ß data_inuß std_logic_vectorß DSIZEØ   bØ     …%ß data_outuß std_logic_vectorß DSIZEØ   bØ     …&ß dmuß std_logic_vectorß BWSIZEØ   bØ     …'ß addr_adv_ld_n_regvß	 std_logic …(ß rd_wr_n_regvß	 std_logic …)ß addr_regvß std_logic_vectorß ASIZEØ   bØ     …*ß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …+ß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …,ß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …- ….*ß
 pipe_stage ™
V 000069 60 7 1556616038842 ./compile/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1556616039204 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000073 60 425 1556616039201 ./compile/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
     …08ß RTL.ß
 pipe_stage(…2)…6;ß clkß reset…7)…8Bß reset¨1J…9ß addr_reg0¨0 …:ß data_in_reg0¨0 …;ß data_out_reg0¨0 …<ß rd_wr_n_reg¨0 …=ß addr_adv_ld_n_reg¨0 …>ß dm_reg0¨0 …?*B …@Bß clk¨1J…Aß addr_regß addr …Bß data_in_regß data_in …Cß data_out_regß data_out …Dß rd_wr_n_regß rd_wr_n …Eß addr_adv_ld_n_regß addr_adv_ld_n …Fß dm_regß dm …G*B …H*; …J*ß RTL ™
V 000076 60 7 1556616039201 ./compile/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1556616038843 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 17
P addr_adv_ld_n _in std_logic
P clk _in std_logic
P rd_wr_n _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_adv_ld_n_reg _out std_logic
P rd_wr_n_reg _out std_logic
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1596 1556616038843 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1556616038843
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 65 1 . 26
BWSIZE 1 30 142 1 . 27
DSIZE 2 30 218 1 . 28
addr_adv_ld_n 3 29 295 1 . 31
clk 4 29 385 1 . 32
rd_wr_n 5 29 475 1 . 33
reset 6 29 565 1 . 34
~std_logic_vector{{ASIZE-1}~downto~0}~12 7 5 654 1 . 35
~NATURAL~range~{ASIZE-1}~downto~0~12 8 5 934 1 . 35
"-" 12 10 1188 0 . 0
~ANONYMOUS 13 24 1257 0 . 0
~ANONYMOUS 14 24 1310 0 . 0
addr 24 29 1365 1 . 35
~std_logic_vector{{DSIZE-1}~downto~0}~12 25 5 1439 1 . 36
~NATURAL~range~{DSIZE-1}~downto~0~12 26 5 1721 1 . 36
data_in 27 29 1976 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~122 28 5 2051 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~121 29 5 2333 1 . 37
data_out 30 29 2588 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2663 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2945 1 . 38
dm 33 29 3200 1 . 38
addr_adv_ld_n_reg 34 29 3276 1 . 39
rd_wr_n_reg 35 29 3367 1 . 40
~std_logic_vector{{ASIZE-1}~downto~0}~124 36 5 3457 1 . 41
~NATURAL~range~{ASIZE-1}~downto~0~123 37 5 3739 1 . 41
addr_reg 38 29 3994 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~126 39 5 4071 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~125 40 5 4353 1 . 42
data_in_reg 41 29 4608 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~128 42 5 4685 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~127 43 5 4967 1 . 43
data_out_reg 44 29 5222 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5299 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5581 1 . 44
dm_reg 47 29 5836 1 . 44
#SPECIFICATION 
#END
I 000030 54 5911 0 pipe_stage
12
1
12
00000024
1
./compile/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 12 0
0
54
0
2
0
0
14
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 24 4
4
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 5
5
67
0
1
12 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
12 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 34 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 36 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 37 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 38 10
10
68
0
1
12 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 39 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 40 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 41 11
11
68
0
1
12 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 42 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 43 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 43 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
12 ~ ~ 42 6
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
I 000044 52 56191         1556616039325 syn
517_____
58
SYN
0
14
std
.
.
1
1
18
altpll
1
18
13 ~ ~ 0 0
41
0
1
30
bandwidth
16385
30
13 ~ ~ 1 0
43
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13
-15871
5
13 ~ ~ 2 0
44
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 3 0
44
1
1
13 ~ ~ 2 0
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
30
c0_high
16385
30
13 ~ ~ 4 0
45
2
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_initial
16385
30
13 ~ ~ 5 0
46
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_low
16385
30
13 ~ ~ 6 0
47
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~131
-15871
5
13 ~ ~ 7 1
48
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c0_mode
16385
30
13 ~ ~ 8 0
48
5
1
13 ~ ~ 7 1
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c0_ph
16385
30
13 ~ ~ 9 0
49
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c0_test_source
16385
30
13 ~ ~ 10 0
50
7
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
c1_high
16385
30
13 ~ ~ 11 0
51
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_initial
16385
30
13 ~ ~ 12 0
52
9
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_low
16385
30
13 ~ ~ 13 0
53
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~132
-15871
5
13 ~ ~ 14 2
54
2
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_mode
16385
30
13 ~ ~ 15 0
54
11
1
13 ~ ~ 14 2
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c1_ph
16385
30
13 ~ ~ 16 0
55
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c1_test_source
16385
30
13 ~ ~ 17 0
56
13
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~133
-15871
5
13 ~ ~ 18 3
57
3
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_use_casc_in
16385
30
13 ~ ~ 19 0
57
14
1
13 ~ ~ 18 3
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c2_high
16385
30
13 ~ ~ 20 0
58
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_initial
16385
30
13 ~ ~ 21 0
59
16
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_low
16385
30
13 ~ ~ 22 0
60
17
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~134
-15871
5
13 ~ ~ 23 4
61
4
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_mode
16385
30
13 ~ ~ 24 0
61
18
1
13 ~ ~ 23 4
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c2_ph
16385
30
13 ~ ~ 25 0
62
19
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c2_test_source
16385
30
13 ~ ~ 26 0
63
20
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~135
-15871
5
13 ~ ~ 27 5
64
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_use_casc_in
16385
30
13 ~ ~ 28 0
64
21
1
13 ~ ~ 27 5
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c3_high
16385
30
13 ~ ~ 29 0
65
22
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_initial
16385
30
13 ~ ~ 30 0
66
23
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_low
16385
30
13 ~ ~ 31 0
67
24
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~136
-15871
5
13 ~ ~ 32 6
68
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_mode
16385
30
13 ~ ~ 33 0
68
25
1
13 ~ ~ 32 6
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c3_ph
16385
30
13 ~ ~ 34 0
69
26
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c3_test_source
16385
30
13 ~ ~ 35 0
70
27
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~137
-15871
5
13 ~ ~ 36 7
71
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_use_casc_in
16385
30
13 ~ ~ 37 0
71
28
1
13 ~ ~ 36 7
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c4_high
16385
30
13 ~ ~ 38 0
72
29
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_initial
16385
30
13 ~ ~ 39 0
73
30
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_low
16385
30
13 ~ ~ 40 0
74
31
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~138
-15871
5
13 ~ ~ 41 8
75
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_mode
16385
30
13 ~ ~ 42 0
75
32
1
13 ~ ~ 41 8
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c4_ph
16385
30
13 ~ ~ 43 0
76
33
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c4_test_source
16385
30
13 ~ ~ 44 0
77
34
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 45 9
78
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_use_casc_in
16385
30
13 ~ ~ 46 0
78
35
1
13 ~ ~ 45 9
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c5_high
16385
30
13 ~ ~ 47 0
79
36
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_initial
16385
30
13 ~ ~ 48 0
80
37
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_low
16385
30
13 ~ ~ 49 0
81
38
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1310
-15871
5
13 ~ ~ 50 10
82
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_mode
16385
30
13 ~ ~ 51 0
82
39
1
13 ~ ~ 50 10
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c5_ph
16385
30
13 ~ ~ 52 0
83
40
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c5_test_source
16385
30
13 ~ ~ 53 0
84
41
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1311
-15871
5
13 ~ ~ 54 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_use_casc_in
16385
30
13 ~ ~ 55 0
85
42
1
13 ~ ~ 54 11
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
charge_pump_current
16385
30
13 ~ ~ 56 0
86
43
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
2
0
0
0
0
0
1
5
~STRING~1312
-15871
5
13 ~ ~ 57 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_counter
16385
30
13 ~ ~ 58 0
87
44
1
13 ~ ~ 57 12
0
15 STD STANDARD 90 10
3
1
145
1
"g0"
0
0
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 59 0
88
45
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 60 0
89
46
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 61 0
90
47
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_output_frequency
16385
30
13 ~ ~ 62 0
91
48
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1313
-15871
5
13 ~ ~ 63 13
92
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 64 0
92
49
1
13 ~ ~ 63 13
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1314
-15871
5
13 ~ ~ 65 14
93
14
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 66 0
93
50
1
13 ~ ~ 65 14
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1315
-15871
5
13 ~ ~ 67 15
94
15
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_counter
16385
30
13 ~ ~ 68 0
94
51
1
13 ~ ~ 67 15
0
15 STD STANDARD 90 10
3
1
145
1
"g1"
0
0
0
1
30
clk1_divide_by
16385
30
13 ~ ~ 69 0
95
52
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_duty_cycle
16385
30
13 ~ ~ 70 0
96
53
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk1_multiply_by
16385
30
13 ~ ~ 71 0
97
54
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_output_frequency
16385
30
13 ~ ~ 72 0
98
55
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1316
-15871
5
13 ~ ~ 73 16
99
16
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_phase_shift
16385
30
13 ~ ~ 74 0
99
56
1
13 ~ ~ 73 16
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1317
-15871
5
13 ~ ~ 75 17
100
17
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_time_delay
16385
30
13 ~ ~ 76 0
100
57
1
13 ~ ~ 75 17
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1318
-15871
5
13 ~ ~ 77 18
101
18
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_counter
16385
30
13 ~ ~ 78 0
101
58
1
13 ~ ~ 77 18
0
15 STD STANDARD 90 10
3
1
145
1
"g2"
0
0
0
1
30
clk2_divide_by
16385
30
13 ~ ~ 79 0
102
59
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_duty_cycle
16385
30
13 ~ ~ 80 0
103
60
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk2_multiply_by
16385
30
13 ~ ~ 81 0
104
61
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_output_frequency
16385
30
13 ~ ~ 82 0
105
62
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1319
-15871
5
13 ~ ~ 83 19
106
19
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_phase_shift
16385
30
13 ~ ~ 84 0
106
63
1
13 ~ ~ 83 19
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1320
-15871
5
13 ~ ~ 85 20
107
20
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_time_delay
16385
30
13 ~ ~ 86 0
107
64
1
13 ~ ~ 85 20
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1321
-15871
5
13 ~ ~ 87 21
108
21
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_counter
16385
30
13 ~ ~ 88 0
108
65
1
13 ~ ~ 87 21
0
15 STD STANDARD 90 10
3
1
145
1
"g3"
0
0
0
1
30
clk3_divide_by
16385
30
13 ~ ~ 89 0
109
66
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk3_duty_cycle
16385
30
13 ~ ~ 90 0
110
67
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk3_multiply_by
16385
30
13 ~ ~ 91 0
111
68
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1322
-15871
5
13 ~ ~ 92 22
112
22
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_phase_shift
16385
30
13 ~ ~ 93 0
112
69
1
13 ~ ~ 92 22
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1323
-15871
5
13 ~ ~ 94 23
113
23
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_time_delay
16385
30
13 ~ ~ 95 0
113
70
1
13 ~ ~ 94 23
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1324
-15871
5
13 ~ ~ 96 24
114
24
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_counter
16385
30
13 ~ ~ 97 0
114
71
1
13 ~ ~ 96 24
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
30
clk4_divide_by
16385
30
13 ~ ~ 98 0
115
72
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk4_duty_cycle
16385
30
13 ~ ~ 99 0
116
73
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk4_multiply_by
16385
30
13 ~ ~ 100 0
117
74
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1325
-15871
5
13 ~ ~ 101 25
118
25
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_phase_shift
16385
30
13 ~ ~ 102 0
118
75
1
13 ~ ~ 101 25
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1326
-15871
5
13 ~ ~ 103 26
119
26
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_time_delay
16385
30
13 ~ ~ 104 0
119
76
1
13 ~ ~ 103 26
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1327
-15871
5
13 ~ ~ 105 27
120
27
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_counter
16385
30
13 ~ ~ 106 0
120
77
1
13 ~ ~ 105 27
0
15 STD STANDARD 90 10
3
1
145
1
"l1"
0
0
0
1
30
clk5_divide_by
16385
30
13 ~ ~ 107 0
121
78
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk5_duty_cycle
16385
30
13 ~ ~ 108 0
122
79
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk5_multiply_by
16385
30
13 ~ ~ 109 0
123
80
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1328
-15871
5
13 ~ ~ 110 28
124
28
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_phase_shift
16385
30
13 ~ ~ 111 0
124
81
1
13 ~ ~ 110 28
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1329
-15871
5
13 ~ ~ 112 29
125
29
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_time_delay
16385
30
13 ~ ~ 113 0
125
82
1
13 ~ ~ 112 29
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1330
-15871
5
13 ~ ~ 114 30
126
30
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 115 0
126
83
1
13 ~ ~ 114 30
0
15 STD STANDARD 90 10
3
1
145
1
"CLK0"
0
0
0
1
5
~STRING~1331
-15871
5
13 ~ ~ 116 31
127
31
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
down_spread
16385
30
13 ~ ~ 117 0
127
84
1
13 ~ ~ 116 31
0
15 STD STANDARD 90 10
3
1
145
1
"0.0"
0
0
0
1
30
e0_high
16385
30
13 ~ ~ 118 0
128
85
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_initial
16385
30
13 ~ ~ 119 0
129
86
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_low
16385
30
13 ~ ~ 120 0
130
87
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1332
-15871
5
13 ~ ~ 121 32
131
32
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e0_mode
16385
30
13 ~ ~ 122 0
131
88
1
13 ~ ~ 121 32
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e0_ph
16385
30
13 ~ ~ 123 0
132
89
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e0_time_delay
16385
30
13 ~ ~ 124 0
133
90
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_high
16385
30
13 ~ ~ 125 0
134
91
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_initial
16385
30
13 ~ ~ 126 0
135
92
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_low
16385
30
13 ~ ~ 127 0
136
93
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1333
-15871
5
13 ~ ~ 128 33
137
33
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e1_mode
16385
30
13 ~ ~ 129 0
137
94
1
13 ~ ~ 128 33
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e1_ph
16385
30
13 ~ ~ 130 0
138
95
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_time_delay
16385
30
13 ~ ~ 131 0
139
96
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_high
16385
30
13 ~ ~ 132 0
140
97
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_initial
16385
30
13 ~ ~ 133 0
141
98
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_low
16385
30
13 ~ ~ 134 0
142
99
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1334
-15871
5
13 ~ ~ 135 34
143
34
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e2_mode
16385
30
13 ~ ~ 136 0
143
100
1
13 ~ ~ 135 34
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e2_ph
16385
30
13 ~ ~ 137 0
144
101
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_time_delay
16385
30
13 ~ ~ 138 0
145
102
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_high
16385
30
13 ~ ~ 139 0
146
103
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_initial
16385
30
13 ~ ~ 140 0
147
104
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_low
16385
30
13 ~ ~ 141 0
148
105
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1335
-15871
5
13 ~ ~ 142 35
149
35
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e3_mode
16385
30
13 ~ ~ 143 0
149
106
1
13 ~ ~ 142 35
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e3_ph
16385
30
13 ~ ~ 144 0
150
107
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_time_delay
16385
30
13 ~ ~ 145 0
151
108
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1336
-15871
5
13 ~ ~ 146 36
152
36
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable0_counter
16385
30
13 ~ ~ 147 0
152
109
1
13 ~ ~ 146 36
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1337
-15871
5
13 ~ ~ 148 37
153
37
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable1_counter
16385
30
13 ~ ~ 149 0
153
110
1
13 ~ ~ 148 37
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1338
-15871
5
13 ~ ~ 150 38
154
38
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable_switch_over_counter
16385
30
13 ~ ~ 151 0
154
111
1
13 ~ ~ 150 38
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~1339
-15871
5
13 ~ ~ 152 39
155
39
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_counter
16385
30
13 ~ ~ 153 0
155
112
1
13 ~ ~ 152 39
0
15 STD STANDARD 90 10
3
1
145
1
"e0"
0
0
0
1
30
extclk0_divide_by
16385
30
13 ~ ~ 154 0
156
113
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk0_duty_cycle
16385
30
13 ~ ~ 155 0
157
114
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk0_multiply_by
16385
30
13 ~ ~ 156 0
158
115
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1340
-15871
5
13 ~ ~ 157 40
159
40
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_phase_shift
16385
30
13 ~ ~ 158 0
159
116
1
13 ~ ~ 157 40
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1341
-15871
5
13 ~ ~ 159 41
160
41
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_time_delay
16385
30
13 ~ ~ 160 0
160
117
1
13 ~ ~ 159 41
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1342
-15871
5
13 ~ ~ 161 42
161
42
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_counter
16385
30
13 ~ ~ 162 0
161
118
1
13 ~ ~ 161 42
0
15 STD STANDARD 90 10
3
1
145
1
"e1"
0
0
0
1
30
extclk1_divide_by
16385
30
13 ~ ~ 163 0
162
119
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk1_duty_cycle
16385
30
13 ~ ~ 164 0
163
120
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk1_multiply_by
16385
30
13 ~ ~ 165 0
164
121
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1343
-15871
5
13 ~ ~ 166 43
165
43
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_phase_shift
16385
30
13 ~ ~ 167 0
165
122
1
13 ~ ~ 166 43
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1344
-15871
5
13 ~ ~ 168 44
166
44
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_time_delay
16385
30
13 ~ ~ 169 0
166
123
1
13 ~ ~ 168 44
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1345
-15871
5
13 ~ ~ 170 45
167
45
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_counter
16385
30
13 ~ ~ 171 0
167
124
1
13 ~ ~ 170 45
0
15 STD STANDARD 90 10
3
1
145
1
"e2"
0
0
0
1
30
extclk2_divide_by
16385
30
13 ~ ~ 172 0
168
125
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk2_duty_cycle
16385
30
13 ~ ~ 173 0
169
126
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk2_multiply_by
16385
30
13 ~ ~ 174 0
170
127
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1346
-15871
5
13 ~ ~ 175 46
171
46
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_phase_shift
16385
30
13 ~ ~ 176 0
171
128
1
13 ~ ~ 175 46
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1347
-15871
5
13 ~ ~ 177 47
172
47
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_time_delay
16385
30
13 ~ ~ 178 0
172
129
1
13 ~ ~ 177 47
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1348
-15871
5
13 ~ ~ 179 48
173
48
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_counter
16385
30
13 ~ ~ 180 0
173
130
1
13 ~ ~ 179 48
0
15 STD STANDARD 90 10
3
1
145
1
"e3"
0
0
0
1
30
extclk3_divide_by
16385
30
13 ~ ~ 181 0
174
131
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk3_duty_cycle
16385
30
13 ~ ~ 182 0
175
132
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk3_multiply_by
16385
30
13 ~ ~ 183 0
176
133
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1349
-15871
5
13 ~ ~ 184 49
177
49
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_phase_shift
16385
30
13 ~ ~ 185 0
177
134
1
13 ~ ~ 184 49
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1350
-15871
5
13 ~ ~ 186 50
178
50
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_time_delay
16385
30
13 ~ ~ 187 0
178
135
1
13 ~ ~ 186 50
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1351
-15871
5
13 ~ ~ 188 51
179
51
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
feedback_source
16385
30
13 ~ ~ 189 0
179
136
1
13 ~ ~ 188 51
0
15 STD STANDARD 90 10
3
1
145
1
"EXTCLK0"
0
0
0
1
30
g0_high
16385
30
13 ~ ~ 190 0
180
137
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_initial
16385
30
13 ~ ~ 191 0
181
138
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_low
16385
30
13 ~ ~ 192 0
182
139
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1352
-15871
5
13 ~ ~ 193 52
183
52
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g0_mode
16385
30
13 ~ ~ 194 0
183
140
1
13 ~ ~ 193 52
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g0_ph
16385
30
13 ~ ~ 195 0
184
141
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g0_time_delay
16385
30
13 ~ ~ 196 0
185
142
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_high
16385
30
13 ~ ~ 197 0
186
143
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_initial
16385
30
13 ~ ~ 198 0
187
144
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_low
16385
30
13 ~ ~ 199 0
188
145
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1353
-15871
5
13 ~ ~ 200 53
189
53
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g1_mode
16385
30
13 ~ ~ 201 0
189
146
1
13 ~ ~ 200 53
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g1_ph
16385
30
13 ~ ~ 202 0
190
147
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_time_delay
16385
30
13 ~ ~ 203 0
191
148
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_high
16385
30
13 ~ ~ 204 0
192
149
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_initial
16385
30
13 ~ ~ 205 0
193
150
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_low
16385
30
13 ~ ~ 206 0
194
151
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1354
-15871
5
13 ~ ~ 207 54
195
54
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g2_mode
16385
30
13 ~ ~ 208 0
195
152
1
13 ~ ~ 207 54
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g2_ph
16385
30
13 ~ ~ 209 0
196
153
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_time_delay
16385
30
13 ~ ~ 210 0
197
154
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_high
16385
30
13 ~ ~ 211 0
198
155
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_initial
16385
30
13 ~ ~ 212 0
199
156
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_low
16385
30
13 ~ ~ 213 0
200
157
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1355
-15871
5
13 ~ ~ 214 55
201
55
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g3_mode
16385
30
13 ~ ~ 215 0
201
158
1
13 ~ ~ 214 55
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g3_ph
16385
30
13 ~ ~ 216 0
202
159
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_time_delay
16385
30
13 ~ ~ 217 0
203
160
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
gate_lock_counter
16385
30
13 ~ ~ 218 0
204
161
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1356
-15871
5
13 ~ ~ 219 56
205
56
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 220 0
205
162
1
13 ~ ~ 219 56
0
15 STD STANDARD 90 10
3
1
145
1
"NO"
0
0
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 221 0
206
163
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
2
0
1
30
inclk1_input_frequency
16385
30
13 ~ ~ 222 0
207
164
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1357
-15871
5
13 ~ ~ 223 57
208
57
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 224 0
208
165
1
13 ~ ~ 223 57
0
15 STD STANDARD 90 10
3
1
145
1
"Stratix"
0
0
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 225 0
209
166
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
l0_high
16385
30
13 ~ ~ 226 0
210
167
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_initial
16385
30
13 ~ ~ 227 0
211
168
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_low
16385
30
13 ~ ~ 228 0
212
169
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1358
-15871
5
13 ~ ~ 229 58
213
58
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l0_mode
16385
30
13 ~ ~ 230 0
213
170
1
13 ~ ~ 229 58
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l0_ph
16385
30
13 ~ ~ 231 0
214
171
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l0_time_delay
16385
30
13 ~ ~ 232 0
215
172
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_high
16385
30
13 ~ ~ 233 0
216
173
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_initial
16385
30
13 ~ ~ 234 0
217
174
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_low
16385
30
13 ~ ~ 235 0
218
175
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1359
-15871
5
13 ~ ~ 236 59
219
59
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l1_mode
16385
30
13 ~ ~ 237 0
219
176
1
13 ~ ~ 236 59
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l1_ph
16385
30
13 ~ ~ 238 0
220
177
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_time_delay
16385
30
13 ~ ~ 239 0
221
178
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
lock_high
16385
30
13 ~ ~ 240 0
222
179
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
lock_low
16385
30
13 ~ ~ 241 0
223
180
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
loop_filter_c
16385
30
13 ~ ~ 242 0
224
181
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1360
-15871
5
13 ~ ~ 243 60
225
60
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
loop_filter_r
16385
30
13 ~ ~ 244 0
225
182
1
13 ~ ~ 243 60
0
15 STD STANDARD 90 10
3
1
145
1
" 1.000000"
0
0
0
1
5
~STRING~1361
-15871
5
13 ~ ~ 245 61
226
61
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_hint
16385
30
13 ~ ~ 246 0
226
183
1
13 ~ ~ 245 61
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
5
~STRING~1362
-15871
5
13 ~ ~ 247 62
227
62
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 248 0
227
184
1
13 ~ ~ 247 62
0
15 STD STANDARD 90 10
3
1
145
1
"altpll"
0
0
0
1
30
m
16385
30
13 ~ ~ 249 0
228
185
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m2
16385
30
13 ~ ~ 250 0
229
186
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_initial
16385
30
13 ~ ~ 251 0
230
187
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_ph
16385
30
13 ~ ~ 252 0
231
188
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m_test_source
16385
30
13 ~ ~ 253 0
232
189
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
m_time_delay
16385
30
13 ~ ~ 254 0
233
190
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
n
16385
30
13 ~ ~ 255 0
234
191
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n2
16385
30
13 ~ ~ 256 0
235
192
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n_time_delay
16385
30
13 ~ ~ 257 0
236
193
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1363
-15871
5
13 ~ ~ 258 63
237
63
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 259 0
237
194
1
13 ~ ~ 258 63
0
15 STD STANDARD 90 10
3
1
145
1
"NORMAL"
0
0
0
1
30
pfd_max
16385
30
13 ~ ~ 260 0
238
195
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
pfd_min
16385
30
13 ~ ~ 261 0
239
196
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1364
-15871
5
13 ~ ~ 262 64
240
64
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 263 0
240
197
1
13 ~ ~ 262 64
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
5
~STRING~1365
-15871
5
13 ~ ~ 264 65
241
65
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_activeclock
16385
30
13 ~ ~ 265 0
241
198
1
13 ~ ~ 264 65
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1366
-15871
5
13 ~ ~ 266 66
242
66
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_areset
16385
30
13 ~ ~ 267 0
242
199
1
13 ~ ~ 266 66
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1367
-15871
5
13 ~ ~ 268 67
243
67
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk0
16385
30
13 ~ ~ 269 0
243
200
1
13 ~ ~ 268 67
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1368
-15871
5
13 ~ ~ 270 68
244
68
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk1
16385
30
13 ~ ~ 271 0
244
201
1
13 ~ ~ 270 68
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1369
-15871
5
13 ~ ~ 272 69
245
69
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk2
16385
30
13 ~ ~ 273 0
245
202
1
13 ~ ~ 272 69
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1370
-15871
5
13 ~ ~ 274 70
246
70
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk3
16385
30
13 ~ ~ 275 0
246
203
1
13 ~ ~ 274 70
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1371
-15871
5
13 ~ ~ 276 71
247
71
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk4
16385
30
13 ~ ~ 277 0
247
204
1
13 ~ ~ 276 71
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1372
-15871
5
13 ~ ~ 278 72
248
72
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk5
16385
30
13 ~ ~ 279 0
248
205
1
13 ~ ~ 278 72
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1373
-15871
5
13 ~ ~ 280 73
249
73
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad0
16385
30
13 ~ ~ 281 0
249
206
1
13 ~ ~ 280 73
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1374
-15871
5
13 ~ ~ 282 74
250
74
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad1
16385
30
13 ~ ~ 283 0
250
207
1
13 ~ ~ 282 74
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1375
-15871
5
13 ~ ~ 284 75
251
75
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena0
16385
30
13 ~ ~ 285 0
251
208
1
13 ~ ~ 284 75
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1376
-15871
5
13 ~ ~ 286 76
252
76
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena1
16385
30
13 ~ ~ 287 0
252
209
1
13 ~ ~ 286 76
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1377
-15871
5
13 ~ ~ 288 77
253
77
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena2
16385
30
13 ~ ~ 289 0
253
210
1
13 ~ ~ 288 77
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1378
-15871
5
13 ~ ~ 290 78
254
78
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena3
16385
30
13 ~ ~ 291 0
254
211
1
13 ~ ~ 290 78
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1379
-15871
5
13 ~ ~ 292 79
255
79
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena4
16385
30
13 ~ ~ 293 0
255
212
1
13 ~ ~ 292 79
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1380
-15871
5
13 ~ ~ 294 80
256
80
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena5
16385
30
13 ~ ~ 295 0
256
213
1
13 ~ ~ 294 80
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1381
-15871
5
13 ~ ~ 296 81
257
81
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkloss
16385
30
13 ~ ~ 297 0
257
214
1
13 ~ ~ 296 81
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1382
-15871
5
13 ~ ~ 298 82
258
82
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkswitch
16385
30
13 ~ ~ 299 0
258
215
1
13 ~ ~ 298 82
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1383
-15871
5
13 ~ ~ 300 83
259
83
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable0
16385
30
13 ~ ~ 301 0
259
216
1
13 ~ ~ 300 83
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1384
-15871
5
13 ~ ~ 302 84
260
84
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable1
16385
30
13 ~ ~ 303 0
260
217
1
13 ~ ~ 302 84
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1385
-15871
5
13 ~ ~ 304 85
261
85
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk0
16385
30
13 ~ ~ 305 0
261
218
1
13 ~ ~ 304 85
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1386
-15871
5
13 ~ ~ 306 86
262
86
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk1
16385
30
13 ~ ~ 307 0
262
219
1
13 ~ ~ 306 86
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1387
-15871
5
13 ~ ~ 308 87
263
87
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk2
16385
30
13 ~ ~ 309 0
263
220
1
13 ~ ~ 308 87
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1388
-15871
5
13 ~ ~ 310 88
264
88
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk3
16385
30
13 ~ ~ 311 0
264
221
1
13 ~ ~ 310 88
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1389
-15871
5
13 ~ ~ 312 89
265
89
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena0
16385
30
13 ~ ~ 313 0
265
222
1
13 ~ ~ 312 89
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1390
-15871
5
13 ~ ~ 314 90
266
90
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena1
16385
30
13 ~ ~ 315 0
266
223
1
13 ~ ~ 314 90
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1391
-15871
5
13 ~ ~ 316 91
267
91
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena2
16385
30
13 ~ ~ 317 0
267
224
1
13 ~ ~ 316 91
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1392
-15871
5
13 ~ ~ 318 92
268
92
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena3
16385
30
13 ~ ~ 319 0
268
225
1
13 ~ ~ 318 92
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1393
-15871
5
13 ~ ~ 320 93
269
93
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_fbin
16385
30
13 ~ ~ 321 0
269
226
1
13 ~ ~ 320 93
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1394
-15871
5
13 ~ ~ 322 94
270
94
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk0
16385
30
13 ~ ~ 323 0
270
227
1
13 ~ ~ 322 94
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1395
-15871
5
13 ~ ~ 324 95
271
95
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk1
16385
30
13 ~ ~ 325 0
271
228
1
13 ~ ~ 324 95
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1396
-15871
5
13 ~ ~ 326 96
272
96
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pfdena
16385
30
13 ~ ~ 327 0
272
229
1
13 ~ ~ 326 96
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1397
-15871
5
13 ~ ~ 328 97
273
97
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pllena
16385
30
13 ~ ~ 329 0
273
230
1
13 ~ ~ 328 97
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1398
-15871
5
13 ~ ~ 330 98
274
98
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanaclr
16385
30
13 ~ ~ 331 0
274
231
1
13 ~ ~ 330 98
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1399
-15871
5
13 ~ ~ 332 99
275
99
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanclk
16385
30
13 ~ ~ 333 0
275
232
1
13 ~ ~ 332 99
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13100
-15871
5
13 ~ ~ 334 100
276
100
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandata
16385
30
13 ~ ~ 335 0
276
233
1
13 ~ ~ 334 100
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13101
-15871
5
13 ~ ~ 336 101
277
101
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandataout
16385
30
13 ~ ~ 337 0
277
234
1
13 ~ ~ 336 101
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13102
-15871
5
13 ~ ~ 338 102
278
102
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandone
16385
30
13 ~ ~ 339 0
278
235
1
13 ~ ~ 338 102
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13103
-15871
5
13 ~ ~ 340 103
279
103
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanread
16385
30
13 ~ ~ 341 0
279
236
1
13 ~ ~ 340 103
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13104
-15871
5
13 ~ ~ 342 104
280
104
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanwrite
16385
30
13 ~ ~ 343 0
280
237
1
13 ~ ~ 342 104
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13105
-15871
5
13 ~ ~ 344 105
281
105
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout0
16385
30
13 ~ ~ 345 0
281
238
1
13 ~ ~ 344 105
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13106
-15871
5
13 ~ ~ 346 106
282
106
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout1
16385
30
13 ~ ~ 347 0
282
239
1
13 ~ ~ 346 106
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13107
-15871
5
13 ~ ~ 348 107
283
107
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
primary_clock
16385
30
13 ~ ~ 349 0
283
240
1
13 ~ ~ 348 107
0
15 STD STANDARD 90 10
3
1
145
1
"inclk0"
0
0
0
1
5
~STRING~13108
-15871
5
13 ~ ~ 350 108
284
108
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
qualify_conf_done
16385
30
13 ~ ~ 351 0
284
241
1
13 ~ ~ 350 108
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13109
-15871
5
13 ~ ~ 352 109
285
109
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
scan_chain
16385
30
13 ~ ~ 353 0
285
242
1
13 ~ ~ 352 109
0
15 STD STANDARD 90 10
3
1
145
1
"LONG"
0
0
0
1
5
~STRING~13110
-15871
5
13 ~ ~ 354 110
286
110
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout0_phase_shift
16385
30
13 ~ ~ 355 0
286
243
1
13 ~ ~ 354 110
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13111
-15871
5
13 ~ ~ 356 111
287
111
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout1_phase_shift
16385
30
13 ~ ~ 357 0
287
244
1
13 ~ ~ 356 111
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13112
-15871
5
13 ~ ~ 358 112
288
112
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
self_reset_on_gated_loss_lock
16385
30
13 ~ ~ 359 0
288
245
1
13 ~ ~ 358 112
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13113
-15871
5
13 ~ ~ 360 113
289
113
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
simulation_type
16385
30
13 ~ ~ 361 0
289
246
1
13 ~ ~ 360 113
0
15 STD STANDARD 90 10
3
1
145
1
"functional"
0
0
0
1
5
~STRING~13114
-15871
5
13 ~ ~ 362 114
290
114
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
skip_vco
16385
30
13 ~ ~ 363 0
290
247
1
13 ~ ~ 362 114
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
5
~STRING~13115
-15871
5
13 ~ ~ 364 115
291
115
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
source_is_pll
16385
30
13 ~ ~ 365 0
291
248
1
13 ~ ~ 364 115
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
spread_frequency
16385
30
13 ~ ~ 366 0
292
249
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
ss
16385
30
13 ~ ~ 367 0
293
250
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
switch_over_counter
16385
30
13 ~ ~ 368 0
294
251
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13116
-15871
5
13 ~ ~ 369 116
295
116
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_gated_lock
16385
30
13 ~ ~ 370 0
295
252
1
13 ~ ~ 369 116
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13117
-15871
5
13 ~ ~ 371 117
296
117
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_lossclk
16385
30
13 ~ ~ 372 0
296
253
1
13 ~ ~ 371 117
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13118
-15871
5
13 ~ ~ 373 118
297
118
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_type
16385
30
13 ~ ~ 374 0
297
254
1
13 ~ ~ 373 118
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 375 0
298
255
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
vco_center
16385
30
13 ~ ~ 376 0
299
256
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_divide_by
16385
30
13 ~ ~ 377 0
300
257
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_max
16385
30
13 ~ ~ 378 0
301
258
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_min
16385
30
13 ~ ~ 379 0
302
259
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_multiply_by
16385
30
13 ~ ~ 380 0
303
260
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_post_scale
16385
30
13 ~ ~ 381 0
304
261
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
29
areset
16385
29
13 ~ ~ 382 0
307
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{5~downto~0}~13
16897
5
13 ~ ~ 383 119
308
119
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 384 0
308
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 385 0
308
1
67
0
1
13 ~ ~ 383 119
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
0
1
29
clkswitch
16385
29
13 ~ ~ 386 0
309
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
comparator
16385
29
13 ~ ~ 387 0
310
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{3~downto~0}~13
16897
5
13 ~ ~ 388 120
311
120
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 389 0
311
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 390 0
311
4
67
0
1
13 ~ ~ 388 120
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
0
1
29
fbin
16385
29
13 ~ ~ 391 0
312
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
5
~std_logic_vector{1~downto~0}~13
16897
5
13 ~ ~ 392 121
313
121
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 393 0
313
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 394 0
313
6
67
0
1
13 ~ ~ 392 121
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
0
1
29
pfdena
16385
29
13 ~ ~ 395 0
314
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
pllena
16385
29
13 ~ ~ 396 0
315
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
scanaclr
16385
29
13 ~ ~ 397 0
316
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanclk
16385
29
13 ~ ~ 398 0
317
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scandata
16385
29
13 ~ ~ 399 0
318
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanread
16385
29
13 ~ ~ 400 0
319
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanwrite
16385
29
13 ~ ~ 401 0
320
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
activeclock
16385
29
13 ~ ~ 402 0
321
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~13120
16897
5
13 ~ ~ 403 122
322
122
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 404 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13119
521
5
13 ~ ~ 404 0
322
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 405 0
322
15
68
0
1
13 ~ ~ 403 122
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~13122
16897
5
13 ~ ~ 406 123
323
123
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 407 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13121
521
5
13 ~ ~ 407 0
323
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkbad
16385
29
13 ~ ~ 408 0
323
16
68
0
1
13 ~ ~ 406 123
0
15 ieee std_logic_1164 5 3
0
1
29
clkloss
16385
29
13 ~ ~ 409 0
324
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable0
16385
29
13 ~ ~ 410 0
325
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable1
16385
29
13 ~ ~ 411 0
326
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{3~downto~0}~13124
16897
5
13 ~ ~ 412 124
327
124
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 413 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13123
521
5
13 ~ ~ 413 0
327
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclk
16385
29
13 ~ ~ 414 0
327
20
68
0
1
13 ~ ~ 412 124
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 415 0
328
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandataout
16385
29
13 ~ ~ 416 0
329
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandone
16385
29
13 ~ ~ 417 0
330
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout0
16385
29
13 ~ ~ 418 0
331
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout1
16385
29
13 ~ ~ 419 0
332
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
262
26
1
3
sub_wire1
1
3
13 ~ ~ 420 0
338
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 421 1
339
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 422 2
340
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{5~downto~0}~13126
513
5
13 ~ ~ 423 125
341
125
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 424 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13125
521
5
13 ~ ~ 424 0
341
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 425 3
341
6
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 426 126
342
126
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 427 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 427 0
342
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 428 4
342
7
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 429 127
343
127
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 430 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13127
521
5
13 ~ ~ 430 0
343
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 431 5
343
8
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire4
1
3
13 ~ ~ 432 6
344
9
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5
1
3
13 ~ ~ 433 7
345
10
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 434 8
346
11
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{1~downto~0}~13129
513
5
13 ~ ~ 435 128
347
128
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 436 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13128
521
5
13 ~ ~ 436 0
347
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 437 9
347
12
1
13 ~ ~ 435 128
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13131
513
5
13 ~ ~ 438 129
348
129
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 439 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13130
521
5
13 ~ ~ 439 0
348
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 440 10
348
13
1
13 ~ ~ 438 129
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 516 0
368
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 0 0
0
0
0
1
0
0
1
altpll
altera_mf
0
0
1
1
altpll_component
0
0
0
0
2
0
0
V 000063 60 13100 1556616039320 ./compile/pll1.vhd*pll1|21+SYN
Ver. 1.01
     …%8ß SYN.ß pll1(…)iß altpll…*+…+ß	 bandwidthß NATURALØ     …,ß bandwidth_typeß STRING≠   "UNUSED" …-ß c0_highß NATURALØ    ….ß
 c0_initialß NATURALØ    …/ß c0_lowß NATURALØ    …0ß c0_modeß STRING≠   "bypass" …1ß c0_phß NATURALØ     …2ß c0_test_sourceß INTEGERØ    …3ß c1_highß NATURALØ    …4ß
 c1_initialß NATURALØ    …5ß c1_lowß NATURALØ    …6ß c1_modeß STRING≠   "bypass" …7ß c1_phß NATURALØ     …8ß c1_test_sourceß INTEGERØ    …9ß c1_use_casc_inß STRING≠   "off" …:ß c2_highß NATURALØ    …;ß
 c2_initialß NATURALØ    …<ß c2_lowß NATURALØ    …=ß c2_modeß STRING≠   "bypass" …>ß c2_phß NATURALØ     …?ß c2_test_sourceß INTEGERØ    …@ß c2_use_casc_inß STRING≠   "off" …Aß c3_highß NATURALØ    …Bß
 c3_initialß NATURALØ    …Cß c3_lowß NATURALØ    …Dß c3_modeß STRING≠   "bypass" …Eß c3_phß NATURALØ     …Fß c3_test_sourceß INTEGERØ    …Gß c3_use_casc_inß STRING≠   "off" …Hß c4_highß NATURALØ    …Iß
 c4_initialß NATURALØ    …Jß c4_lowß NATURALØ    …Kß c4_modeß STRING≠   "bypass" …Lß c4_phß NATURALØ     …Mß c4_test_sourceß INTEGERØ    …Nß c4_use_casc_inß STRING≠   "off" …Oß c5_highß NATURALØ    …Pß
 c5_initialß NATURALØ    …Qß c5_lowß NATURALØ    …Rß c5_modeß STRING≠   "bypass" …Sß c5_phß NATURALØ     …Tß c5_test_sourceß INTEGERØ    …Uß c5_use_casc_inß STRING≠   "off" …Vß charge_pump_currentß NATURALØ    …Wß clk0_counterß STRING≠   "g0" …Xß clk0_divide_byß POSITIVEØ    …Yß clk0_duty_cycleß NATURALØ2    …Zß clk0_multiply_byß POSITIVEØ    …[ß clk0_output_frequencyß NATURALØ     …\ß clk0_phase_shiftß STRING≠   "0" …]ß clk0_time_delayß STRING≠   "0" …^ß clk1_counterß STRING≠   "g1" …_ß clk1_divide_byß POSITIVEØ    …`ß clk1_duty_cycleß NATURALØ2    …aß clk1_multiply_byß POSITIVEØ    …bß clk1_output_frequencyß NATURALØ     …cß clk1_phase_shiftß STRING≠   "0" …dß clk1_time_delayß STRING≠   "0" …eß clk2_counterß STRING≠   "g2" …fß clk2_divide_byß POSITIVEØ    …gß clk2_duty_cycleß NATURALØ2    …hß clk2_multiply_byß POSITIVEØ    …iß clk2_output_frequencyß NATURALØ     …jß clk2_phase_shiftß STRING≠   "0" …kß clk2_time_delayß STRING≠   "0" …lß clk3_counterß STRING≠   "g3" …mß clk3_divide_byß POSITIVEØ    …nß clk3_duty_cycleß NATURALØ2    …oß clk3_multiply_byß POSITIVEØ    …pß clk3_phase_shiftß STRING≠   "0" …qß clk3_time_delayß STRING≠   "0" …rß clk4_counterß STRING≠   "l0" …sß clk4_divide_byß POSITIVEØ    …tß clk4_duty_cycleß NATURALØ2    …uß clk4_multiply_byß POSITIVEØ    …vß clk4_phase_shiftß STRING≠   "0" …wß clk4_time_delayß STRING≠   "0" …xß clk5_counterß STRING≠   "l1" …yß clk5_divide_byß POSITIVEØ    …zß clk5_duty_cycleß NATURALØ2    …{ß clk5_multiply_byß POSITIVEØ    …|ß clk5_phase_shiftß STRING≠   "0" …}ß clk5_time_delayß STRING≠   "0" …~ß compensate_clockß STRING≠   "CLK0" …ß down_spreadß STRING≠   "0.0" …Äß e0_highß NATURALØ    …Åß
 e0_initialß NATURALØ    …Çß e0_lowß NATURALØ    …Éß e0_modeß STRING≠   "bypass" …Ñß e0_phß NATURALØ     …Öß e0_time_delayß NATURALØ     …Üß e1_highß NATURALØ    …áß
 e1_initialß NATURALØ    …àß e1_lowß NATURALØ    …âß e1_modeß STRING≠   "bypass" …äß e1_phß NATURALØ     …ãß e1_time_delayß NATURALØ     …åß e2_highß NATURALØ    …çß
 e2_initialß NATURALØ    …éß e2_lowß NATURALØ    …èß e2_modeß STRING≠   "bypass" …êß e2_phß NATURALØ     …ëß e2_time_delayß NATURALØ     …íß e3_highß NATURALØ    …ìß
 e3_initialß NATURALØ    …îß e3_lowß NATURALØ    …ïß e3_modeß STRING≠   "bypass" …ñß e3_phß NATURALØ     …óß e3_time_delayß NATURALØ     …òß enable0_counterß STRING≠   "l0" …ôß enable1_counterß STRING≠   "l0" …öß enable_switch_over_counterß STRING≠   "OFF" …õß extclk0_counterß STRING≠   "e0" …úß extclk0_divide_byß POSITIVEØ    …ùß extclk0_duty_cycleß NATURALØ2    …ûß extclk0_multiply_byß POSITIVEØ    …üß extclk0_phase_shiftß STRING≠   "0" …†ß extclk0_time_delayß STRING≠   "0" …°ß extclk1_counterß STRING≠   "e1" …¢ß extclk1_divide_byß POSITIVEØ    …£ß extclk1_duty_cycleß NATURALØ2    …§ß extclk1_multiply_byß POSITIVEØ    …•ß extclk1_phase_shiftß STRING≠   "0" …¶ß extclk1_time_delayß STRING≠   "0" …ßß extclk2_counterß STRING≠   "e2" …®ß extclk2_divide_byß POSITIVEØ    …©ß extclk2_duty_cycleß NATURALØ2    …™ß extclk2_multiply_byß POSITIVEØ    …´ß extclk2_phase_shiftß STRING≠   "0" …¨ß extclk2_time_delayß STRING≠   "0" …≠ß extclk3_counterß STRING≠   "e3" …Æß extclk3_divide_byß POSITIVEØ    …Øß extclk3_duty_cycleß NATURALØ2    …∞ß extclk3_multiply_byß POSITIVEØ    …±ß extclk3_phase_shiftß STRING≠   "0" …≤ß extclk3_time_delayß STRING≠   "0" …≥ß feedback_sourceß STRING≠	   "EXTCLK0" …¥ß g0_highß NATURALØ    …µß
 g0_initialß NATURALØ    …∂ß g0_lowß NATURALØ    …∑ß g0_modeß STRING≠   "bypass" …∏ß g0_phß NATURALØ     …πß g0_time_delayß NATURALØ     …∫ß g1_highß NATURALØ    …ªß
 g1_initialß NATURALØ    …ºß g1_lowß NATURALØ    …Ωß g1_modeß STRING≠   "bypass" …æß g1_phß NATURALØ     …øß g1_time_delayß NATURALØ     …¿ß g2_highß NATURALØ    …¡ß
 g2_initialß NATURALØ    …¬ß g2_lowß NATURALØ    …√ß g2_modeß STRING≠   "bypass" …ƒß g2_phß NATURALØ     …≈ß g2_time_delayß NATURALØ     …∆ß g3_highß NATURALØ    …«ß
 g3_initialß NATURALØ    …»ß g3_lowß NATURALØ    ……ß g3_modeß STRING≠   "bypass" … ß g3_phß NATURALØ     …Àß g3_time_delayß NATURALØ     …Ãß gate_lock_counterß INTEGERØ     …Õß gate_lock_signalß STRING≠   "NO" …Œß inclk0_input_frequencyß POSITIVE …œß inclk1_input_frequencyß NATURALØ     …–ß intended_device_familyß STRING≠	   "Stratix" …—ß invalid_lock_multiplierß NATURALØ    …“ß l0_highß NATURALØ    …”ß
 l0_initialß NATURALØ    …‘ß l0_lowß NATURALØ    …’ß l0_modeß STRING≠   "bypass" …÷ß l0_phß NATURALØ     …◊ß l0_time_delayß NATURALØ     …ÿß l1_highß NATURALØ    …Ÿß
 l1_initialß NATURALØ    …⁄ß l1_lowß NATURALØ    …€ß l1_modeß STRING≠   "bypass" …‹ß l1_phß NATURALØ     …›ß l1_time_delayß NATURALØ     …ﬁß	 lock_highß NATURALØ    …ﬂß lock_lowß NATURALØ    …‡ß loop_filter_cß NATURALØ    …·ß loop_filter_rß STRING≠   " 1.000000" …‚ß lpm_hintß STRING≠   "UNUSED" …„ß lpm_typeß STRING≠   "altpll" …‰ß mß NATURALØ     …Âß m2ß NATURALØ    …Êß	 m_initialß NATURALØ    …Áß m_phß NATURALØ     …Ëß m_test_sourceß INTEGERØ    …Èß m_time_delayß NATURALØ     …Íß nß NATURALØ    …Îß n2ß NATURALØ    …Ïß n_time_delayß NATURALØ     …Ìß operation_modeß STRING≠   "NORMAL" …Óß pfd_maxß NATURALØ     …Ôß pfd_minß NATURALØ     …ß pll_typeß STRING≠   "AUTO" …Òß port_activeclockß STRING≠   "PORT_CONNECTIVITY" …Úß port_aresetß STRING≠   "PORT_CONNECTIVITY" …Ûß	 port_clk0ß STRING≠   "PORT_CONNECTIVITY" …Ùß	 port_clk1ß STRING≠   "PORT_CONNECTIVITY" …ıß	 port_clk2ß STRING≠   "PORT_CONNECTIVITY" …ˆß	 port_clk3ß STRING≠   "PORT_CONNECTIVITY" …˜ß	 port_clk4ß STRING≠   "PORT_CONNECTIVITY" …¯ß	 port_clk5ß STRING≠   "PORT_CONNECTIVITY" …˘ß port_clkbad0ß STRING≠   "PORT_CONNECTIVITY" …˙ß port_clkbad1ß STRING≠   "PORT_CONNECTIVITY" …˚ß port_clkena0ß STRING≠   "PORT_CONNECTIVITY" …¸ß port_clkena1ß STRING≠   "PORT_CONNECTIVITY" …˝ß port_clkena2ß STRING≠   "PORT_CONNECTIVITY" …˛ß port_clkena3ß STRING≠   "PORT_CONNECTIVITY"  ˇ   ß port_clkena4ß STRING≠   "PORT_CONNECTIVITY" …ß port_clkena5ß STRING≠   "PORT_CONNECTIVITY" …ß port_clklossß STRING≠   "PORT_CONNECTIVITY" …ß port_clkswitchß STRING≠   "PORT_CONNECTIVITY" …ß port_enable0ß STRING≠   "PORT_CONNECTIVITY" …ß port_enable1ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclk0ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclk1ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclk2ß STRING≠   "PORT_CONNECTIVITY" …	ß port_extclk3ß STRING≠   "PORT_CONNECTIVITY" …
ß port_extclkena0ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclkena1ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclkena2ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclkena3ß STRING≠   "PORT_CONNECTIVITY" …ß	 port_fbinß STRING≠   "PORT_CONNECTIVITY" …ß port_inclk0ß STRING≠   "PORT_CONNECTIVITY" …ß port_inclk1ß STRING≠   "PORT_CONNECTIVITY" …ß port_pfdenaß STRING≠   "PORT_CONNECTIVITY" …ß port_pllenaß STRING≠   "PORT_CONNECTIVITY" …ß port_scanaclrß STRING≠   "PORT_CONNECTIVITY" …ß port_scanclkß STRING≠   "PORT_CONNECTIVITY" …ß port_scandataß STRING≠   "PORT_CONNECTIVITY" …ß port_scandataoutß STRING≠   "PORT_CONNECTIVITY" …ß port_scandoneß STRING≠   "PORT_CONNECTIVITY" …ß port_scanreadß STRING≠   "PORT_CONNECTIVITY" …ß port_scanwriteß STRING≠   "PORT_CONNECTIVITY" …ß port_sclkout0ß STRING≠   "PORT_CONNECTIVITY" …ß port_sclkout1ß STRING≠   "PORT_CONNECTIVITY" …ß primary_clockß STRING≠   "inclk0" …ß qualify_conf_doneß STRING≠   "OFF" …ß
 scan_chainß STRING≠   "LONG" …ß sclkout0_phase_shiftß STRING≠   "0" … ß sclkout1_phase_shiftß STRING≠   "0" …!ß self_reset_on_gated_loss_lockß STRING≠   "OFF" …"ß simulation_typeß STRING≠   "functional" …#ß skip_vcoß STRING≠   "off" …$ß source_is_pllß STRING≠   "off" …%ß spread_frequencyß NATURALØ     …&ß ssß NATURALØ     …'ß switch_over_counterß NATURALØ     …(ß switch_over_on_gated_lockß STRING≠   "OFF" …)ß switch_over_on_lossclkß STRING≠   "OFF" …*ß switch_over_typeß STRING≠   "AUTO" …+ß valid_lock_multiplierß NATURALØ    …,ß
 vco_centerß NATURALØ     …-ß vco_divide_byß INTEGERØ     ….ß vco_maxß NATURALØ     …/ß vco_minß NATURALØ     …0ß vco_multiply_byß INTEGERØ     …1ß vco_post_scaleß NATURALØ    …2 …3,…4ß aresetuß	 STD_LOGIC¨0 …5ß clkenauß STD_LOGIC_VECTORØ   bØ    0¨1 …6ß	 clkswitchuß	 STD_LOGIC¨0 …7ß
 comparatoruß	 STD_LOGIC¨0 …8ß	 extclkenauß STD_LOGIC_VECTORØ   bØ    0¨1 …9ß fbinuß	 STD_LOGIC¨1 …:ß inclkuß STD_LOGIC_VECTORØ   bØ    0¨0 …;ß pfdenauß	 STD_LOGIC¨1 …<ß pllenauß	 STD_LOGIC¨1 …=ß scanaclruß	 STD_LOGIC¨0 …>ß scanclkuß	 STD_LOGIC¨0 …?ß scandatauß	 STD_LOGIC¨0 …@ß scanreaduß	 STD_LOGIC¨0 …Aß	 scanwriteuß	 STD_LOGIC¨0 …Bß activeclockvß	 STD_LOGIC …Cß clkvß STD_LOGIC_VECTORØ   bØ     …Dß clkbadvß STD_LOGIC_VECTORØ   bØ     …Eß clklossvß	 STD_LOGIC …Fß enable0vß	 STD_LOGIC …Gß enable1vß	 STD_LOGIC …Hß extclkvß STD_LOGIC_VECTORØ   bØ     …Iß lockedvß	 STD_LOGIC …Jß scandataoutvß	 STD_LOGIC …Kß scandonevß	 STD_LOGIC …Lß sclkout0vß	 STD_LOGIC …Mß sclkout1vß	 STD_LOGIC…N …O*i …Spß	 sub_wire1ß	 STD_LOGIC …Tpß	 sub_wire2ß	 STD_LOGIC …Upß	 sub_wire6ß	 STD_LOGIC …Vpß	 sub_wire0ß STD_LOGIC_VECTORØ   bØ     …Wpß	 sub_wire3ß STD_LOGIC_VECTORØ    bØ     …Xpß sub_wire3_bvß
 BIT_VECTORØ    bØ     …Ypß	 sub_wire4ß STD_LOGIC_VECTORØ   bØ     …Zpß	 sub_wire5ß STD_LOGIC_VECTORØ    bØ     …[pß sub_wire5_bvß
 BIT_VECTORØ    bØ     …\pß	 sub_wire7ß STD_LOGIC_VECTORØ   bØ     …]pß	 sub_wire8ß STD_LOGIC_VECTORØ   bØ     …a/ß altpll_componentß altpll'2ß	 altera_mf	ß altpll …c)…fß	 sub_wire1ß	 sub_wire0Ø     …gß sub_wire3_bvØ    bØ    ≠   "0" …hß	 sub_wire3ß To_stdlogicvectorß sub_wire3_bv …iß sub_wire5_bvØ    bØ    ≠   "0" …jß	 sub_wire5_ß To_stdlogicvectorß sub_wire5_bv …kß	 sub_wire4ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire5Ø    bØ     …lß	 sub_wire7ß	 sub_wire3Ø    bØ    !ß	 sub_wire6 …mß	 sub_wire8ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ     …qß altpll_componentß altpll…r+6…sß bandwidth_type≠   "AUTO"…tß clk0_divide_byØ   …uß clk0_duty_cycleØ2   …vß clk0_multiply_byØ   …wß clk0_phase_shift≠   "300"…xß clk0_time_delay≠   "0"…yß compensate_clock≠   "CLK0"…zß gate_lock_signal≠   "NO"…{ß inclk0_input_frequencyØ_v  …|ß intended_device_family≠	   "Stratix"…}ß invalid_lock_multiplierØ   …~ß	 lock_highØ   …ß lock_lowØ   …Äß lpm_type≠   "altpll"…Åß operation_mode≠   "NORMAL"…Çß pll_type≠
   "ENHANCED"…Éß spread_frequencyØ    …Ñß valid_lock_multiplierØ   …Ö…Ü,6…áß clkß	 sub_wire0…àß clkenaß	 sub_wire4…âß	 extclkenaß	 sub_wire8…äß inclkß	 sub_wire7…ãß lockedß	 sub_wire2…å …íß	 sub_wire6ß inclk0 …ïß c0ß	 sub_wire1 …ñß lockedß	 sub_wire2 …ô*ß SYN ™
V 000064 60 7 1556616039320 ./compile/pll1.vhd*pll1|21+SYN__opt
2V 000052 60 899 1556616039377 ./compile/top.vhd*top
Ver. 1.01
     …&ß zaz …'ß zaz	ß	 gen_utils	1 …'ß zaz	ß conversions	1 …&ß ieee …'ß ieee	ß std_logic_1164	1 …'ß ieee	ß vital_timing	1 …'ß ieee	ß vital_primitives	1 …'ß zaz	ß conversions	1 …2ß top(…+… ß ASIZEß INTEGERØ    …!ß BWSIZEß INTEGERØ    …"ß DSIZEß INTEGERØ$    …#ß FLOWTHROUGHß INTEGERØ    …$ …%,…&ß ADDR_ADV_LD_Nuß	 std_logic …'ß RD_WR_Nuß	 std_logic …(ß RESET_Nuß	 std_logic …)ß clkuß	 std_logic …*ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …+ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …,ß DMuß std_logic_vectorß BWSIZEØ   bØ     …-ß ADV_LD_Nvß	 std_logic ….ß RW_Nvß	 std_logic …/ß BW_Nvß std_logic_vectorß BWSIZEØ   bØ     …0ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …1ß SAvß std_logic_vectorß ASIZEØ   bØ     …2ß DQwß std_logic_vectorß DSIZEØ   bØ    …3 …4*ß top ™
V 000055 60 7 1556616039377 ./compile/top.vhd*top__opt
2I 000044 52 27089         1556616039443 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1556616039439 ./compile/top.vhd*top|21+RTL
Ver. 1.01
     …68ß RTL.ß top(…:iß
 idt71v3556…;+…<ß InstancePathß STRINGß DefaultInstancePath …=ß MsgOnß BOOLEANß DefaultMsgOn …>ß SeverityModeß SEVERITY_LEVELß WARNING …?ß TimingChecksOnß BOOLEANß DefaultTimingChecks …@ß TimingModelß STRINGß DefaultTimingModel …Aß XOnß BOOLEANß
 DefaultXon …Bß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …Cß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …Dß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …Eß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …Fß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …Gß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …Hß thold_R_CLKß VitalDelayTypeß	 UnitDelay …Iß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …Jß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …Kß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …Lß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …Mß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …Nß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …Oß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …Pß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …Qß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …Rß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …Sß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …Tß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …Uß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …Vß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …Wß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …Xß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …Yß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …Zß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …[ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …\ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …]ß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …^ß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …_ß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …aß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …bß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …cß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …dß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …eß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …fß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …gß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …hß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …iß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …jß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …kß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …lß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …mß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …nß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …oß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …pß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …qß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …rß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …sß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …tß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …uß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …vß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …wß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …xß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …yß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …zß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …{ß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …|ß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …}ß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …~ß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …ß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …Äß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …Åß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …Çß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …Éß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …Ñß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …Öß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …Üß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …áß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …àß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …âß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …äß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …ãß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …åß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …çß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …éß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …èß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …êß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …ëß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay…í …ì,…îß A0uß	 STD_LOGIC¨U …ïß A1uß	 STD_LOGIC¨U …ñß A10uß	 STD_LOGIC¨U …óß A11uß	 STD_LOGIC¨U …òß A12uß	 STD_LOGIC¨U …ôß A13uß	 STD_LOGIC¨U …öß A14uß	 STD_LOGIC¨U …õß A15uß	 STD_LOGIC¨U …úß A2uß	 STD_LOGIC¨U …ùß A3uß	 STD_LOGIC¨U …ûß A4uß	 STD_LOGIC¨U …üß A5uß	 STD_LOGIC¨U …†ß A6uß	 STD_LOGIC¨U …°ß A7uß	 STD_LOGIC¨U …¢ß A8uß	 STD_LOGIC¨U …£ß A9uß	 STD_LOGIC¨U …§ß ADVuß	 STD_LOGIC¨U …•ß BWANeguß	 STD_LOGIC¨U …¶ß BWBNeguß	 STD_LOGIC¨U …ßß BWCNeguß	 STD_LOGIC¨U …®ß BWDNeguß	 STD_LOGIC¨U …©ß CE1Neguß	 STD_LOGIC¨U …™ß CE2uß	 STD_LOGIC¨U …´ß CE2Neguß	 STD_LOGIC¨U …¨ß CLKuß	 STD_LOGIC¨U …≠ß CLKENNeguß	 STD_LOGIC¨U …Æß LBONeguß	 STD_LOGIC¨1 …Øß OENeguß	 STD_LOGIC¨U …∞ß Ruß	 STD_LOGIC¨U …±ß DQA0wß	 STD_LOGIC¨U …≤ß DQA1wß	 STD_LOGIC¨U …≥ß DQA2wß	 STD_LOGIC¨U …¥ß DQA3wß	 STD_LOGIC¨U …µß DQA4wß	 STD_LOGIC¨U …∂ß DQA5wß	 STD_LOGIC¨U …∑ß DQA6wß	 STD_LOGIC¨U …∏ß DQA7wß	 STD_LOGIC¨U …πß DQB0wß	 STD_LOGIC¨U …∫ß DQB1wß	 STD_LOGIC¨U …ªß DQB2wß	 STD_LOGIC¨U …ºß DQB3wß	 STD_LOGIC¨U …Ωß DQB4wß	 STD_LOGIC¨U …æß DQB5wß	 STD_LOGIC¨U …øß DQB6wß	 STD_LOGIC¨U …¿ß DQB7wß	 STD_LOGIC¨U …¡ß DQC0wß	 STD_LOGIC¨U …¬ß DQC1wß	 STD_LOGIC¨U …√ß DQC2wß	 STD_LOGIC¨U …ƒß DQC3wß	 STD_LOGIC¨U …≈ß DQC4wß	 STD_LOGIC¨U …∆ß DQC5wß	 STD_LOGIC¨U …«ß DQC6wß	 STD_LOGIC¨U …»ß DQC7wß	 STD_LOGIC¨U ……ß DQD0wß	 STD_LOGIC¨U … ß DQD1wß	 STD_LOGIC¨U …Àß DQD2wß	 STD_LOGIC¨U …Ãß DQD3wß	 STD_LOGIC¨U …Õß DQD4wß	 STD_LOGIC¨U …Œß DQD5wß	 STD_LOGIC¨U …œß DQD6wß	 STD_LOGIC¨U …–ß DQD7wß	 STD_LOGIC¨U…— …“*i …”iß PLL1…‘,…’ß inclk0uß	 STD_LOGIC¨0 …÷ß c0vß	 STD_LOGIC …◊ß lockedvß	 STD_LOGIC…ÿ …Ÿ*i …⁄iß zbt_ctrl_top…€+…‹ß ASIZEß INTEGERØ    …›ß BWSIZEß INTEGERØ    …ﬁß DSIZEß INTEGERØ     …ﬂß FLOWTHROUGHß INTEGERØ    …‡ …·,…‚ß ADDRuß STD_LOGIC_VECTORß ASIZEØ   bØ     …„ß ADDR_ADV_LD_Nuß	 STD_LOGIC …‰ß DATA_INuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Âß DMuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Êß RD_WR_Nuß	 STD_LOGIC …Áß RESET_Nuß	 STD_LOGIC …Ëß CLKuß	 STD_LOGIC …Èß ADV_LD_Nvß	 STD_LOGIC …Íß BW_Nvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Îß DATA_OUTvß STD_LOGIC_VECTORß DSIZEØ   bØ     …Ïß RW_Nvß	 STD_LOGIC …Ìß SAvß STD_LOGIC_VECTORß ASIZEØ   bØ     …Óß DQwß STD_LOGIC_VECTORß DSIZEØ   bØ    …Ô …*i …Ùpß
 adv_ld_n_mß	 STD_LOGIC …ıpß clkzbtß	 STD_LOGIC …ˆpß lockedß	 STD_LOGIC …˜pß PLL_clkß	 STD_LOGIC …¯pß rw_n_mß	 STD_LOGIC …˘pß bw_n_mß STD_LOGIC_VECTORß BWSIZEØ   bØ     …˙pß satß STD_LOGIC_VECTORß ASIZEØ   bØ    ß SA …¸) ˇ   ß BW_Nß bw_n_m …ß satß ADDR …ß	 PLL1_instß PLL1…,6…ß c0ß PLL_clk…ß inclk0ß CLK…	ß lockedß locked…
 …ß RW_Nß rw_n_m …ß ADV_LD_Nß
 adv_ld_n_m …ß idt71v3556pß
 idt71v3556…,6…ß A0ß satØ    …ß A1ß satØ   …ß A10ß satØ
   …ß A11ß satØ   …ß A12ß satØ   …ß A13ß satØ   …ß A14ß satØ   …ß A15ß satØ   …ß A2ß satØ   …ß A3ß satØ   …ß A4ß satØ   …ß A5ß satØ   …ß A6ß satØ   …ß A7ß satØ   … ß A8ß satØ   …!ß A9ß satØ	   …"ß ADVß
 adv_ld_n_m…#ß BWANegß bw_n_mØ    …$ß BWBNegß bw_n_mØ   …%ß BWCNegß bw_n_mØ   …&ß BWDNegß bw_n_mØ   …'ß CLKß CLK…(ß DQA0ß DQØ    …)ß DQA1ß DQØ   …*ß DQA2ß DQØ   …+ß DQA3ß DQØ   …,ß DQA4ß DQØ   …-ß DQA5ß DQØ   ….ß DQA6ß DQØ   …/ß DQA7ß DQØ   …0ß DQB0ß DQØ	   …1ß DQB1ß DQØ
   …2ß DQB2ß DQØ   …3ß DQB3ß DQØ   …4ß DQB4ß DQØ   …5ß DQB5ß DQØ   …6ß DQB6ß DQØ   …7ß DQB7ß DQØ   …8ß DQC0ß DQØ   …9ß DQC1ß DQØ   …:ß DQC2ß DQØ   …;ß DQC3ß DQØ   …<ß DQC4ß DQØ   …=ß DQC5ß DQØ   …>ß DQC6ß DQØ   …?ß DQC7ß DQØ   …@ß DQD0ß DQØ   …Aß DQD1ß DQØ   …Bß DQD2ß DQØ   …Cß DQD3ß DQØ   …Dß DQD4ß DQØ   …Eß DQD5ß DQØ    …Fß DQD6ß DQØ!   …Gß DQD7ß DQØ"   …Hß Rß rw_n_m…I …Kß zbt_ctrl_top_inst1ß zbt_ctrl_top…L+6…Mß ASIZEß ASIZE…Nß BWSIZEß BWSIZE…Oß DSIZEß DSIZE…Pß FLOWTHROUGHß FLOWTHROUGH…Q…R,6…Sß ADDRß ADDRß ASIZEØ   bØ    …Tß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…Uß ADV_LD_Nß ADV_LD_N…Vß BW_Nß BW_Nß BWSIZEØ   bØ    …Wß DATA_INß DATA_INß DSIZEØ   bØ    …Xß DATA_OUTß DATA_OUTß DSIZEØ   bØ    …Yß DMß DMß BWSIZEØ   bØ    …Zß DQß DQß DSIZEØ   bØ    …[ß RD_WR_Nß RD_WR_N…\ß RESET_Nß RESET_N…]ß RW_Nß RW_N…^ß SAß SAß ASIZEØ   bØ    …_ß CLKß PLL_clk…` …c*ß RTL ™
V 000062 60 7 1556616039439 ./compile/top.vhd*top|21+RTL__opt
2I 000034 11 582 1556616039378 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X top
I 000035 11 1527 1556616039378 top
#VLB_VERSION 59
#INFO
top
E 1556616039378
46
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 58 1 . 32
BWSIZE 1 30 135 1 . 33
DSIZE 2 30 211 1 . 34
FLOWTHROUGH 3 30 288 1 . 35
ADDR_ADV_LD_N 4 29 364 1 . 38
RD_WR_N 5 29 454 1 . 39
RESET_N 6 29 544 1 . 40
clk 7 29 634 1 . 41
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 723 1 . 42
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1003 1 . 42
"-" 16 10 1257 0 . 0
~ANONYMOUS 17 24 1326 0 . 0
~ANONYMOUS 18 24 1379 0 . 0
ADDR 25 29 1434 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1508 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1790 1 . 43
DATA_IN 28 29 2045 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2120 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2402 1 . 44
DM 31 29 2657 1 . 44
ADV_LD_N 32 29 2733 1 . 45
RW_N 33 29 2824 1 . 46
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2914 1 . 47
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3196 1 . 47
BW_N 36 29 3451 1 . 47
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3526 1 . 48
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3808 1 . 48
DATA_OUT 39 29 4063 1 . 48
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4140 1 . 49
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4422 1 . 49
SA 42 29 4677 1 . 49
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4754 1 . 50
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5036 1 . 50
DQ 45 29 5291 1 . 50
#SPECIFICATION 
#END
I 000023 54 5366 0 top
12
1
12
00000030
1
./compile/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 16 0
0
54
0
2
0
0
18
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 17 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 18 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000070 60 766 1556616039501 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß zbt_ctrl_top(…+…ß ASIZEß INTEGERØ    …ß BWSIZEß INTEGERØ    …ß DSIZEß INTEGERØ$    …ß FLOWTHROUGHß INTEGERØ    … …,… ß ADDR_ADV_LD_Nuß	 std_logic …!ß RD_WR_Nuß	 std_logic …"ß RESET_Nuß	 std_logic …#ß clkuß	 std_logic …$ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …%ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …&ß DMuß std_logic_vectorß BWSIZEØ   bØ     …'ß ADV_LD_Nvß	 std_logic …(ß RW_Nvß	 std_logic …)ß BW_Nvß std_logic_vectorß BWSIZEØ   bØ     …*ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …+ß SAvß std_logic_vectorß ASIZEØ   bØ     …,ß DQwß std_logic_vectorß DSIZEØ   bØ    …- ….*ß zbt_ctrl_top ™
V 000073 60 7 1556616039501 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21486         1556616039551 rtl
150_____
58
RTL
4
24
std
.
.
1
1
18
addr_ctrl_out
1
18
13 ~ ~ 0 0
52
0
1
30
ASIZE
16385
30
13 ~ ~ 1 0
54
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 2 0
55
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 3 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 4 0
59
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 10 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 11 0
0
-1
0
1
29
lb_addr
16385
29
13 ~ ~ 21 0
59
1
67
0
1
13 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 22 0
60
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 23 1
61
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 24 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 25 0
61
3
67
0
1
13 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 26 0
62
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 27 0
63
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 30 0
64
6
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 31 0
65
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 32 3
66
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1311
521
5
13 ~ ~ 33 0
66
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 34 0
66
8
68
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
29
ram_rw_n
16385
29
13 ~ ~ 35 0
67
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
2
10
1
18
data_inout
1
18
13 ~ ~ 36 0
70
1
1
30
BWSIZE
16385
30
13 ~ ~ 37 0
72
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 38 0
73
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 39 0
76
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 40 4
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 41 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 42 0
77
1
67
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 45 0
78
2
67
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 46 0
79
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 47 6
80
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 48 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 48 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 49 0
80
4
68
0
1
13 ~ ~ 47 6
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 50 7
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 51 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1317
521
5
13 ~ ~ 51 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 52 0
81
5
69
0
1
13 ~ ~ 50 7
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
18
pipe_delay
1
18
13 ~ ~ 53 0
84
2
1
30
BWSIZE
16385
30
13 ~ ~ 54 0
86
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 55 0
87
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 56 0
88
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 57 0
91
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 58 8
92
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1319
521
5
13 ~ ~ 59 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 60 0
92
1
67
0
1
13 ~ ~ 58 8
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 61 0
93
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 62 9
94
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 63 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1321
521
5
13 ~ ~ 63 0
94
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 64 0
94
3
67
0
1
13 ~ ~ 62 9
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 65 0
95
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 66 10
96
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 67 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1323
521
5
13 ~ ~ 67 0
96
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 68 0
96
5
68
0
1
13 ~ ~ 66 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 69 11
97
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 70 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1325
521
5
13 ~ ~ 70 0
97
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 71 0
97
6
68
0
1
13 ~ ~ 69 11
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 72 12
98
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 73 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 73 0
98
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 74 0
98
7
68
0
1
13 ~ ~ 72 12
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
pipe_stage
1
18
13 ~ ~ 75 0
101
3
1
30
ASIZE
16385
30
13 ~ ~ 76 0
103
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 77 0
104
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 78 0
105
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 79 13
108
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1329
521
5
13 ~ ~ 80 0
108
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr
16385
29
13 ~ ~ 81 0
108
0
67
0
1
13 ~ ~ 79 13
0
15 ieee std_logic_1164 5 3
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 82 0
109
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clk
16385
29
13 ~ ~ 83 0
110
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 84 14
111
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 85 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 85 0
111
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 86 0
111
3
67
0
1
13 ~ ~ 84 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 87 15
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 88 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 88 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 89 0
112
4
67
0
1
13 ~ ~ 87 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 90 16
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1335
521
5
13 ~ ~ 91 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 92 0
113
5
67
0
1
13 ~ ~ 90 16
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 93 0
114
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 94 0
115
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 95 0
116
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 96 17
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 97 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1337
521
5
13 ~ ~ 97 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 98 0
117
9
68
0
1
13 ~ ~ 96 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 99 18
118
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 100 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 100 0
118
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 101 0
118
10
68
0
1
13 ~ ~ 99 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 102 19
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 103 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 103 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 104 0
119
11
68
0
1
13 ~ ~ 102 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 105 20
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 106 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1343
521
5
13 ~ ~ 106 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 107 0
120
12
68
0
1
13 ~ ~ 105 20
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 108 0
121
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
3
14
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 109 0
127
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
128
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 111 2
129
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset_t
1
3
13 ~ ~ 112 3
130
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1346
513
5
13 ~ ~ 113 21
131
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 114 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1345
521
5
13 ~ ~ 114 0
131
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 115 4
131
17
1
13 ~ ~ 113 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1348
513
5
13 ~ ~ 116 22
132
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 117 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1347
521
5
13 ~ ~ 117 0
132
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
data_in_reg
1
3
13 ~ ~ 118 5
132
18
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 119 6
133
19
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_rw_n
1
3
13 ~ ~ 120 7
134
20
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
135
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
135
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
135
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 124 9
136
22
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 125 10
137
23
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 126 0
143
0
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 138 0
163
1
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 36 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 143 0
177
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 53 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 149 0
194
3
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 75 0
0
0
0
0
1
0
0
V 000078 60 4591 1556616039548 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
     …08ß RTL.ß zbt_ctrl_top(…4iß addr_ctrl_out…5+…6ß ASIZEß INTEGERØ    …7ß BWSIZEß INTEGERØ   …8 …9,…:ß clkuß	 STD_LOGIC …;ß lb_addruß STD_LOGIC_VECTORß ASIZEØ   bØ     …<ß lb_adv_ld_nuß	 STD_LOGIC …=ß lb_bwuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …>ß lb_rw_nuß	 STD_LOGIC …?ß resetuß	 STD_LOGIC …@ß ram_addrvß STD_LOGIC_VECTORß ASIZEØ   bØ     …Aß ram_adv_ld_nvß	 STD_LOGIC …Bß ram_bw_nvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Cß ram_rw_nvß	 STD_LOGIC…D …E*i …Fiß
 data_inout…G+…Hß BWSIZEß INTEGERØ    …Iß DSIZEß INTEGERØ    …J …K,…Lß clkuß	 STD_LOGIC …Mß ctrl_in_rw_nuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Nß data_inuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Oß resetuß	 STD_LOGIC …Pß	 read_datavß STD_LOGIC_VECTORß DSIZEØ   bØ     …Qß dqwß STD_LOGIC_VECTORß DSIZEØ   bØ    …R …S*i …Tiß
 pipe_delay…U+…Vß BWSIZEß INTEGERØ    …Wß DSIZEß INTEGERØ     …Xß FLOWTHROUGHß INTEGERØ    …Y …Z,…[ß clkuß	 STD_LOGIC …\ß
 lb_data_inuß STD_LOGIC_VECTORß DSIZEØ   bØ     …]ß lb_rw_nuß	 STD_LOGIC …^ß ram_data_outuß STD_LOGIC_VECTORß DSIZEØ   bØ     …_ß resetuß	 STD_LOGIC …`ß delay_data_invß STD_LOGIC_VECTORß DSIZEØ   bØ     …aß
 delay_rw_nvß STD_LOGIC_VECTORß DSIZEØ   bØ     …bß lb_data_outvß STD_LOGIC_VECTORß DSIZEØ   bØ    …c …d*i …eiß
 pipe_stage…f+…gß ASIZEß INTEGERØ    …hß BWSIZEß INTEGERØ    …iß DSIZEß INTEGERØ    …j …k,…lß addruß STD_LOGIC_VECTORß ASIZEØ   bØ     …mß addr_adv_ld_nuß	 STD_LOGIC …nß clkuß	 STD_LOGIC …oß data_inuß STD_LOGIC_VECTORß DSIZEØ   bØ     …pß data_outuß STD_LOGIC_VECTORß DSIZEØ   bØ     …qß dmuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …rß rd_wr_nuß	 STD_LOGIC …sß resetuß	 STD_LOGIC …tß addr_adv_ld_n_regvß	 STD_LOGIC …uß addr_regvß STD_LOGIC_VECTORß ASIZEØ   bØ     …vß data_in_regvß STD_LOGIC_VECTORß DSIZEØ   bØ     …wß data_out_regvß STD_LOGIC_VECTORß DSIZEØ   bØ     …xß dm_regvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …yß rd_wr_n_regvß	 STD_LOGIC…z …{*i …pß addr_adv_ld_n_regß	 STD_LOGIC …Äpß clktß	 STD_LOGIC …Åpß rd_wr_n_regß	 STD_LOGIC …Çpß reset_tß	 STD_LOGIC …Épß addr_regß STD_LOGIC_VECTORß ASIZEØ   bØ     …Ñpß data_in_regß STD_LOGIC_VECTORß DSIZEØ   bØ     …Öpß delay_data_inß STD_LOGIC_VECTORß DSIZEØ   bØ     …Üpß
 delay_rw_nß STD_LOGIC_VECTORß DSIZEØ   bØ     …ápß dm_regß STD_LOGIC_VECTORß BWSIZEØ   bØ     …àpß lb_data_outß STD_LOGIC_VECTORß DSIZEØ   bØ     …âpß	 read_dataß STD_LOGIC_VECTORß DSIZEØ   bØ     …ã)…èß addr_ctrl_out1ß addr_ctrl_out…ê+6…ëß ASIZEß ASIZE…íß BWSIZEß BWSIZE…ì…î,6…ïß clkß clkt…ñß lb_addrß addr_regß ASIZEØ   bØ    …óß lb_adv_ld_nß addr_adv_ld_n_reg…òß lb_bwß dm_regß BWSIZEØ   bØ    …ôß lb_rw_nß rd_wr_n_reg…öß ram_addrß SAß ASIZEØ   bØ    …õß ram_adv_ld_nß ADV_LD_N…úß ram_bw_nß BW_Nß BWSIZEØ   bØ    …ùß ram_rw_nß RW_N…ûß resetß reset_t…ü …°ß reset_t_ß RESET_N …£ß data_inout1ß
 data_inout…§+6…•ß BWSIZEß BWSIZE…¶ß DSIZEß DSIZE…ß…®,6…©ß clkß clkt…™ß ctrl_in_rw_nß
 delay_rw_nß DSIZEØ   bØ    …´ß data_inß delay_data_inß DSIZEØ   bØ    …¨ß dqß dqß DSIZEØ   bØ    …≠ß	 read_dataß	 read_dataß DSIZEØ   bØ    …Æß resetß reset_t…Ø …±ß pipe_delay1ß
 pipe_delay…≤+6…≥ß BWSIZEß BWSIZE…¥ß DSIZEß DSIZE…µß FLOWTHROUGHß FLOWTHROUGH…∂…∑,6…∏ß clkß clkt…πß delay_data_inß delay_data_inß DSIZEØ   bØ    …∫ß
 delay_rw_nß
 delay_rw_nß DSIZEØ   bØ    …ªß
 lb_data_inß data_in_regß DSIZEØ   bØ    …ºß lb_data_outß lb_data_outß DSIZEØ   bØ    …Ωß lb_rw_nß rd_wr_n_reg…æß ram_data_outß	 read_dataß DSIZEØ   bØ    …øß resetß reset_t…¿ …¬ß pipe_stage1ß
 pipe_stage…√+6…ƒß ASIZEß ASIZE…≈ß BWSIZEß BWSIZE…∆ß DSIZEß DSIZE…«…»,6……ß addrß addrß ASIZEØ   bØ    … ß addr_adv_ld_nß addr_adv_ld_n…Àß addr_adv_ld_n_regß addr_adv_ld_n_reg…Ãß addr_regß addr_regß ASIZEØ   bØ    …Õß clkß clkt…Œß data_inß data_inß DSIZEØ   bØ    …œß data_in_regß data_in_regß DSIZEØ   bØ    …–ß data_outß lb_data_outß DSIZEØ   bØ    …—ß data_out_regß data_outß DSIZEØ   bØ    …“ß dmß dmß BWSIZEØ   bØ    …”ß dm_regß dm_regß BWSIZEØ   bØ    …‘ß rd_wr_nß rd_wr_n…’ß rd_wr_n_regß rd_wr_n_reg…÷ß resetß reset_t…◊ …›ß clktß clk …‡*ß RTL ™
V 000080 60 7 1556616039548 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1556616039502 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1448 1556616039502 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1556616039502
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 67 1 . 26
BWSIZE 1 30 144 1 . 27
DSIZE 2 30 220 1 . 28
FLOWTHROUGH 3 30 297 1 . 29
ADDR_ADV_LD_N 4 29 373 1 . 32
RD_WR_N 5 29 463 1 . 33
RESET_N 6 29 553 1 . 34
clk 7 29 643 1 . 35
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 732 1 . 36
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1012 1 . 36
"-" 13 10 1266 0 . 0
~ANONYMOUS 14 24 1335 0 . 0
~ANONYMOUS 15 24 1388 0 . 0
ADDR 25 29 1443 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1517 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1799 1 . 37
DATA_IN 28 29 2054 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2129 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2411 1 . 38
DM 31 29 2666 1 . 38
ADV_LD_N 32 29 2742 1 . 39
RW_N 33 29 2833 1 . 40
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2923 1 . 41
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3205 1 . 41
BW_N 36 29 3460 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3535 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3817 1 . 42
DATA_OUT 39 29 4072 1 . 42
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4149 1 . 43
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4431 1 . 43
SA 42 29 4686 1 . 43
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4763 1 . 44
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5045 1 . 44
DQ 45 29 5300 1 . 44
#SPECIFICATION 
#END
I 000032 54 5375 0 zbt_ctrl_top
12
1
12
00000024
1
./compile/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 13 0
0
54
0
2
0
0
15
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000078 60 1240 1556616039628 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils
Ver. 1.01
     …`7Cß	 gen_utils(…b{ß
 XOR_REDUCEß ARGß std_logic_vectorVß UX01(…dsß resultß	 std_logic …e)…fß result¨0 …g/ß iuß ARG`Q…hß resultß resultYß ARGß i …i*Q …jVß result …k* …o{ß	 GenParity…pß Datauß std_logic_vector …qß ODDEVENuß	 std_logic …rß SIZEuß POSITIVE…sVß std_logic_vector…t(…usß iß NATURAL …vsß resultß std_logic_vectorß Dataß LengthØ   bØ     …w)…xß iØ     …ySß iß SIZEQ…zß resultß iØ   bß iß Dataß iØ   bß i …{ß resultß iØ   ß
 XOR_REDUCEß Dataß iØ   bß iYß ODDEVEN …|ß iß iØ	    …}*Q …~Vß result …*ß	 GenParity …Ñ{ß CheckParity…Öß Datauß std_logic_vector …Üß ODDEVENuß	 std_logic …áß SIZEuß POSITIVE…àVß	 std_logic…â(…äsß iß NATURAL …ãsß resultß	 std_logic …å)…çß iØ     ß result¨1 …éSß iß SIZEQ…èß resultß resultW…ê_ß
 XOR_REDUCEß Dataß iØ   bß iYß ODDEVEN …ëß iß iØ	    …í*Q …ìVß result …î*ß CheckParity …ôlß logic_UXLHZ_table(gß
 std_ulogicß LOWaß
 std_ulogicß HIGH.…öß
 std_ulogic …¶kß cvt_to_UXLHZß logic_UXLHZ_table…ß¨U…®¨X…©¨L…™¨H…´¨Z…¨¨W…≠¨L…Æ¨H…Ø¨-…∞ …µ{ß To_UXLHZß sß
 std_ulogicVß
 std_ulogic(…∂)…∑Vß cvt_to_UXLHZß s …∏* …∫*ß	 gen_utils ™
V 000080 60 7 1556616039628 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils__opt
2V 000085 60 17886 1556616039738 ./src/work/conversions.vhd*conversions|4+conversions
Ver. 1.01
    …D7Cß conversions(…Glß basetype(ß binaryß octalß decimalß hex …I{ß maxß xß yß integerVß integer(…J)…KBß xß yJVß x LVß y *B …L*ß max …N{ß minß xß yß integerVß integer(…O)…PBß xß yJVß x LVß y *B …Q*ß min …]{ß
 nextmultofß xß positive …^ß sizeß positiveVß positive(…_)…`Nß x\ß size(…aPØ    Vß sizeß xß size …bP0Vß sizeß xß sizeØ    …c*N …d*ß
 nextmultof …f{ß rtn_baseß baseß basetypeVß	 character(…g)…hNß base(…iPß binaryV¨b …jPß octalV¨o …kPß decimalV¨d …lPß hexV¨h …m*N …n*ß rtn_base …p{ß formatß rß string …qß baseß basetype …rß rtn_lenß natural …sß justifyß justify_side …tß basespecß b_specVß string(…usß int_rtn_lenß integer …v)…wBß basespecß yesJ…xß int_rtn_lenß rtn_lenØ    …yL…zß int_rtn_lenß rtn_len …{*B …|Bß int_rtn_lenß rß lengthJ…}Nß basespec(…~Pß noVß r …Pß yesVß rtn_baseß base!¨"!ß r!¨" …Ä*N …ÅL…ÇNß justify(…ÉPß left…ÑNß basespec(…ÖPß no…ÜVß r!ß fill¨ ß int_rtn_lenß rß length …áPß yes…àVß rtn_baseß base!¨"!ß r!¨"!…âß fill¨ ß int_rtn_lenß rß length …ä*N …ãPß right…åNß basespec(…çPß no…éVß fill¨ ß int_rtn_lenß rß length!ß r …èPß yes…êVß fill¨ ß int_rtn_lenß rß length!…ëß rtn_baseß base!¨"!ß r!¨" …í*N …ì*N …î*B …ï*ß format …ò{ß	 cnvt_baseß xß string …ôß inbaseß natural`Ø   aØ   Vß natural(…úsß rß tß naturalØ     …ùsß placeß positiveØ    …û)…ü/ß iuß xß reverse_rangeQ…†Nß xß i(…°P¨0ß tØ     …¢P¨1ß tØ    …£P¨2ß tØ    …§P¨3ß tØ    …•P¨4ß tØ    …¶P¨5ß tØ    …ßP¨6ß tØ    …®P¨7ß tØ    …©P¨8ß tØ    …™P¨9ß tØ	    …´P¨a¨Aß tØ
    …¨P¨b¨Bß tØ    …≠P¨c¨Cß tØ    …ÆP¨d¨Dß tØ    …ØP¨e¨Eß tØ    …∞P¨f¨Fß tØ    …±P¨_ß tØ     …≤ß placeß placeß inbase …≥P0…¥Gß false…µHß lf!…∂≠0   "CNVT_BASE found input value larger than base: "!ß lf!…∑≠   "Input value: "!ß xß i!…∏≠	   " Base: "!ß
 to_int_strß inbase!ß lf!…π≠   "converting input to integer 0"…∫Iß warning …ªVØ     …º*N …ΩBß tß inbaseØ   J…æGß false…øHß lf!…¿≠0   "CNVT_BASE found input value larger than base: "!ß lf!…¡≠   "Input value: "!ß xß i!…¬≠	   " Base: "!ß
 to_int_strß inbase!ß lf!…√≠   "converting input to integer 0"…ƒIß warning …≈VØ     …∆L…«ß rß rß tß place …»ß placeß placeß inbase ……*B … *Q …ÀVß r …Ã*ß	 cnvt_base …Œ{ß extendß xß	 std_logic …œß lenß positiveVß std_logic_vector(…–sß vß std_logic_vectorØ   aß len0ß x …—)…“Vß v …”*ß extend …ÿ{ß
 to_bin_strß xß std_logic_vector …Ÿß rtn_lenß naturalØ     …⁄ß justifyß justify_sideß right …€ß basespecß b_specß yesVß string(…›sß intß std_logic_vectorØ   aß xß lengthß x …ﬁsß rß stringØ   aß xß length0¨$ …ﬂ)…‡/ß iuß int`Q…·ß rß iaß iß
 to_bin_strß intß iß basespecß no …‚*Q …„Vß formatß rß binaryß rtn_lenß justifyß basespec …‰*ß
 to_bin_str …Ê{ß
 to_bin_strß xß	 std_logic …Áß rtn_lenß naturalØ     …Ëß justifyß justify_sideß right …Èß basespecß b_specß yesVß string(…Ísß rß stringØ   aØ    …Î)…ÏNß x(…ÌP¨0ß rØ   ¨0 …ÓP¨1ß rØ   ¨1 …ÔP¨Uß rØ   ¨U …P¨Xß rØ   ¨X …ÒP¨Zß rØ   ¨Z …ÚP¨Wß rØ   ¨W …ÛP¨Hß rØ   ¨H …ÙP¨Lß rØ   ¨L …ıP¨-ß rØ   ¨- …ˆ*N …˜Vß formatß rß binaryß rtn_lenß justifyß basespec …¯*ß
 to_bin_str …˙{ß
 to_bin_strß xß natural …˚ß rtn_lenß naturalØ     …¸ß justifyß justify_sideß right …˝ß basespecß b_specß yesVß string(…˛sß intß naturalß x  ˇ  sß ptrß positive`Ø   aØ    Ø     …sß rß stringØ   aØ    0¨$ …)…Bß intØ    J…Vß format≠   "0"ß binaryß rtn_lenß justifyß basespec …*B …Sß intØ    Q…Nß int]Ø   (…	PØ    ß rß ptr¨0 …
PØ   ß rß ptr¨1 …P0…Gß falseHß lf!≠   "TO_BIN_STR, shouldn't happen"…Iß failure …V≠   "$" …@ …*N …ß intß intØ    …ß ptrß ptrØ    …*Q …Vß formatß rß ptrØ   aØ    ß binaryß rtn_lenß justifyß basespec …*ß
 to_bin_str …{ß
 to_hex_strß xß std_logic_vector …ß rtn_lenß naturalØ     …ß justifyß justify_sideß right …ß basespecß b_specß yesVß string(…sß nxtß positiveß
 nextmultofß xß lengthØ    …sß intß std_logic_vectorØ   aß nxt0¨0 …sß ptrß positive`Ø   aß nxtØ   Ø   Ø    …sß rß stringØ   aß nxtØ   0¨$ … oß slv4(ß std_logic_vectorØ   aØ    …!)…"ß intß nxtß xß lengthØ   aß nxtß x …#Bß nxtß xß lengthØ    Wß xß xß left¨1J…$ß intØ   aß nxtß xß lengthß extendß xß xß leftß nxtß xß length …%*B …&/ß iuß int`Q…'UPß i]Ø   Ø    …(Nß slv4ß intß iaß iØ   (…)P≠   "0000"ß rß ptr¨0 …*P≠   "0001"ß rß ptr¨1 …+P≠   "0010"ß rß ptr¨2 …,P≠   "0011"ß rß ptr¨3 …-P≠   "0100"ß rß ptr¨4 ….P≠   "0101"ß rß ptr¨5 …/P≠   "0110"ß rß ptr¨6 …0P≠   "0111"ß rß ptr¨7 …1P≠   "1000"ß rß ptr¨8 …2P≠   "1001"ß rß ptr¨9 …3P≠   "1010"ß rß ptr¨A …4P≠   "1011"ß rß ptr¨B …5P≠   "1100"ß rß ptr¨C …6P≠   "1101"ß rß ptr¨D …7P≠   "1110"ß rß ptr¨E …8P≠   "1111"ß rß ptr¨F …9P≠   "ZZZZ"ß rß ptr¨Z …:P≠   "WWWW"ß rß ptr¨W …;P≠   "LLLL"ß rß ptr¨L …<P≠   "HHHH"ß rß ptr¨H …=P≠   "UUUU"ß rß ptr¨U …>P≠   "XXXX"ß rß ptr¨X …?P≠   "----"ß rß ptr¨- …@P0…AGß false…BHß lf!…C≠"   "TO_HEX_STR found illegal value: "!…Dß
 to_bin_strß intß iaß iØ   !ß lf!…E≠   "converting input to '-'"…FIß warning …Gß rß ptr¨- …H*N …Iß ptrß ptrØ    …J*Q …KVß formatß rß hexß rtn_lenß justifyß basespec …L*ß
 to_hex_str …N{ß
 to_hex_strß xß natural …Oß rtn_lenß naturalØ     …Pß justifyß justify_sideß right …Qß basespecß b_specß yesVß string(…Rsß intß naturalß x …Ssß ptrß positive`Ø   aØ   Ø    …Tsß rß stringØ   aØ   0¨$ …U)…VBß xØ    JVß format≠   "0"ß hexß rtn_lenß justifyß basespec *B …WSß intØ    Q…XNß int]Ø   (…YPØ    ß rß ptr¨0 …ZPØ   ß rß ptr¨1 …[PØ   ß rß ptr¨2 …\PØ   ß rß ptr¨3 …]PØ   ß rß ptr¨4 …^PØ   ß rß ptr¨5 …_PØ   ß rß ptr¨6 …`PØ   ß rß ptr¨7 …aPØ   ß rß ptr¨8 …bPØ	   ß rß ptr¨9 …cPØ
   ß rß ptr¨A …dPØ   ß rß ptr¨B …ePØ   ß rß ptr¨C …fPØ   ß rß ptr¨D …gPØ   ß rß ptr¨E …hPØ   ß rß ptr¨F …iP0…jGß falseHß lf!≠   "TO_HEX_STR, shouldn't happen"…kIß failure …lV≠   "$" …m*N …nß intß intØ    …oß ptrß ptrØ    …p*Q …qVß formatß rß ptrØ   aØ   ß hexß rtn_lenß justifyß basespec …r*ß
 to_hex_str …t{ß
 to_oct_strß xß std_logic_vector …uß rtn_lenß naturalØ     …vß justifyß justify_sideß right …wß basespecß b_specß yesVß string(…ysß nxtß positiveß
 nextmultofß xß lengthØ    …zsß intß std_logic_vectorØ   aß nxt0¨0 …{sß ptrß positive`Ø   aß nxtØ   Ø   Ø    …|sß rß stringØ   aß nxtØ   0¨$ …}oß slv3(ß std_logic_vectorØ   aØ    …~)…ß intß nxtß xß lengthØ   aß nxtß x …ÄBß nxtß xß lengthØ    Wß xß xß left¨1J…Åß intØ   aß nxtß xß lengthß extendß xß xß leftß nxtß xß length …Ç*B …É/ß iuß int`Q…ÑUPß i]Ø   Ø    …ÖNß slv3ß intß iaß iØ   (…ÜP≠   "000"ß rß ptr¨0 …áP≠   "001"ß rß ptr¨1 …àP≠   "010"ß rß ptr¨2 …âP≠   "011"ß rß ptr¨3 …äP≠   "100"ß rß ptr¨4 …ãP≠   "101"ß rß ptr¨5 …åP≠   "110"ß rß ptr¨6 …çP≠   "111"ß rß ptr¨7 …éP≠   "ZZZ"ß rß ptr¨Z …èP≠   "WWW"ß rß ptr¨W …êP≠   "LLL"ß rß ptr¨L …ëP≠   "HHH"ß rß ptr¨H …íP≠   "UUU"ß rß ptr¨U …ìP≠   "XXX"ß rß ptr¨X …îP≠   "---"ß rß ptr¨- …ïP0…ñGß false…óHß lf!…ò≠"   "TO_OCT_STR found illegal value: "!…ôß
 to_bin_strß intß iaß iØ   !ß lf!…ö≠   "converting input to '-'"…õIß warning …úß rß ptr¨- …ù*N …ûß ptrß ptrØ    …ü*Q …†Vß formatß rß octalß rtn_lenß justifyß basespec …°*ß
 to_oct_str …£{ß
 to_oct_strß xß natural …§ß rtn_lenß naturalØ     …•ß justifyß justify_sideß right …¶ß basespecß b_specß yesVß string(…ßsß intß naturalß x …®sß ptrß positive`Ø   aØ   Ø    …©sß rß stringØ   aØ   0¨$ …™)…´Bß xØ    JVß format≠   "0"ß octalß rtn_lenß justifyß basespec *B …¨Sß intØ    Q…≠Nß int]Ø   (…ÆPØ    ß rß ptr¨0 …ØPØ   ß rß ptr¨1 …∞PØ   ß rß ptr¨2 …±PØ   ß rß ptr¨3 …≤PØ   ß rß ptr¨4 …≥PØ   ß rß ptr¨5 …¥PØ   ß rß ptr¨6 …µPØ   ß rß ptr¨7 …∂P0…∑Gß falseHß lf!≠   "TO_OCT_STR, shouldn't happen"…∏Iß failure …πV≠   "$" …∫*N …ªß intß intØ    …ºß ptrß ptrØ    …Ω*Q …æVß formatß rß ptrØ   aØ   ß octalß rtn_lenß justifyß basespec …ø*ß
 to_oct_str …¡{ß
 to_int_strß xß natural …¬ß rtn_lenß naturalØ     …√ß justifyß justify_sideß right …ƒß basespecß b_specß yesVß string(…≈sß intß naturalß x …∆sß ptrß positive`Ø   aØ    Ø     …«sß rß stringØ   aØ    0¨$ …»)……Bß xØ    JVß format≠   "0"ß hexß rtn_lenß justifyß basespec … L…ÀSß intØ    Q…ÃNß int]Ø
   (…ÕPØ    ß rß ptr¨0 …ŒPØ   ß rß ptr¨1 …œPØ   ß rß ptr¨2 …–PØ   ß rß ptr¨3 …—PØ   ß rß ptr¨4 …“PØ   ß rß ptr¨5 …”PØ   ß rß ptr¨6 …‘PØ   ß rß ptr¨7 …’PØ   ß rß ptr¨8 …÷PØ	   ß rß ptr¨9 …◊P0…ÿGß falseHß lf!≠   "TO_INT_STR, shouldn't happen"…ŸIß failure …⁄V≠   "$" …€*N …‹ß intß intØ
    …›ß ptrß ptrØ    …ﬁ*Q …ﬂVß formatß rß ptrØ   aØ    ß decimalß rtn_lenß justifyß basespec …‡*B …·*ß
 to_int_str …„{ß
 to_int_strß xß std_logic_vector …‰ß rtn_lenß naturalØ     …Âß justifyß justify_sideß right …Êß basespecß b_specß yes…ÁVß string(…Ë)…ÈVß
 to_int_strß to_natß xß rtn_lenß justifyß basespec …Í*ß
 to_int_str …Ì{ß to_time_strß xß time…ÓVß string(…Ô)…Vß
 to_int_strß to_natß xß basespecß no!≠   " ns" …Ò*ß to_time_str …Û{ß fillß	 fill_charß	 character¨* …Ùß rtn_lenß integerØ   …ıVß string(…ˆsß rß stringØ   aß maxß rtn_lenØ   0ß	 fill_char …˜sß lenß integer …¯)…˘Bß rtn_lenØ   J…˙ß lenØ    …˚L…¸ß lenß rtn_len …˝*B …˛Vß rØ   aß len  ˛  *ß fill …{ß to_natß xß std_logic_vectorVß natural(…sß tß std_logic_vectorØ   aß xß lengthß x …sß intß std_logic_vectorØ   aØ   0¨0 …sß rß naturalØ     …sß placeß positiveØ    …	)…
Bß xß lengthØ    J…ß intß maxØ    ß xß lengthØ   aØ   ß tØ   aß xß length …L…ß intØ   aØ   ß tß xß lengthØ   aß xß length …*B …/ß iuß intß reverse_rangeQ…Nß intß i(…P¨1¨Hß rß rß place …P¨0¨L@ …P0…Gß false…Hß lf!…≠   "TO_NAT found illegal value: "!ß
 to_bin_strß intß i!ß lf!…≠   "converting input to integer 0"…Iß warning …VØ     …*N …TPß iØ    …ß placeß placeØ    …*Q …Vß r …*ß to_nat …!{ß to_natß xß	 std_logic…"Vß natural(…#)…$Nß x(…%P¨0VØ     …&P¨1VØ    …'P0…(Gß false…)Hß lf!…*≠   "TO_NAT found illegal value: "!ß
 to_bin_strß x!ß lf!…+≠   "converting input to integer 0"…,Iß warning …-VØ     ….*N …/*ß to_nat …1{ß to_natß xß time…2Vß natural(…3)…4Vß xØ   ß ns …5*ß to_nat …7{ß hß xß string …8ß rtn_lenß positive`Ø   aØ    Ø    …9Vß std_logic_vector(…>sß intß stringØ   aß xß lengthß x …?sß sizeß positiveß maxß xß lengthØ   ß rtn_len …@sß ptrß integer`Ø   aß sizeß size …Asß rß std_logic_vectorØ   aß size0¨0 …B)…C/ß iuß intß reverse_rangeQ…DNß intß i(…EP¨0ß rß ptrØ   aß ptr≠   "0000" …FP¨1ß rß ptrØ   aß ptr≠   "0001" …GP¨2ß rß ptrØ   aß ptr≠   "0010" …HP¨3ß rß ptrØ   aß ptr≠   "0011" …IP¨4ß rß ptrØ   aß ptr≠   "0100" …JP¨5ß rß ptrØ   aß ptr≠   "0101" …KP¨6ß rß ptrØ   aß ptr≠   "0110" …LP¨7ß rß ptrØ   aß ptr≠   "0111" …MP¨8ß rß ptrØ   aß ptr≠   "1000" …NP¨9ß rß ptrØ   aß ptr≠   "1001" …OP¨a¨Aß rß ptrØ   aß ptr≠   "1010" …PP¨b¨Bß rß ptrØ   aß ptr≠   "1011" …QP¨c¨Cß rß ptrØ   aß ptr≠   "1100" …RP¨d¨Dß rß ptrØ   aß ptr≠   "1101" …SP¨e¨Eß rß ptrØ   aß ptr≠   "1110" …TP¨f¨Fß rß ptrØ   aß ptr≠   "1111" …UP¨Uß rß ptrØ   aß ptr≠   "UUUU" …VP¨Xß rß ptrØ   aß ptr≠   "XXXX" …WP¨Zß rß ptrØ   aß ptr≠   "ZZZZ" …XP¨Wß rß ptrØ   aß ptr≠   "WWWW" …YP¨Hß rß ptrØ   aß ptr≠   "HHHH" …ZP¨Lß rß ptrØ   aß ptr≠   "LLLL" …[P¨-ß rß ptrØ   aß ptr≠   "----" …\P¨_ß ptrß ptrØ    …]P0…^Gß false…_Hß lf!…`≠.   "O conversion found illegal input character: "!…aß intß i!ß lf!≠    "converting character to '----'"…bIß warning …cß rß ptrØ   aß ptr≠   "----" …d*N …eß ptrß ptrØ    …f*Q …gVß rß sizeß rtn_lenØ   aß size …h*ß h …j{ß dß xß string …kß rtn_lenß positive`Ø   aØ    Ø    …lVß std_logic_vector(…p)…qVß to_slvß	 cnvt_baseß xØ
   ß rtn_len …r*ß d …t{ß oß xß string …uß rtn_lenß positive`Ø   aØ    Ø    …vVß std_logic_vector(…zsß intß stringØ   aß xß lengthß x …{sß sizeß positiveß maxß xß lengthØ   ß rtn_len …|sß ptrß integer`Ø   aß sizeß size …}sß rß std_logic_vectorØ   aß size0¨0 …~)…/ß iuß intß reverse_rangeQ…ÄNß intß i(…ÅP¨0ß rß ptrØ   aß ptr≠   "000" …ÇP¨1ß rß ptrØ   aß ptr≠   "001" …ÉP¨2ß rß ptrØ   aß ptr≠   "010" …ÑP¨3ß rß ptrØ   aß ptr≠   "011" …ÖP¨4ß rß ptrØ   aß ptr≠   "100" …ÜP¨5ß rß ptrØ   aß ptr≠   "101" …áP¨6ß rß ptrØ   aß ptr≠   "110" …àP¨7ß rß ptrØ   aß ptr≠   "111" …âP¨Uß rß ptrØ   aß ptr≠   "UUU" …äP¨Xß rß ptrØ   aß ptr≠   "XXX" …ãP¨Zß rß ptrØ   aß ptr≠   "ZZZ" …åP¨Wß rß ptrØ   aß ptr≠   "WWW" …çP¨Hß rß ptrØ   aß ptr≠   "HHH" …éP¨Lß rß ptrØ   aß ptr≠   "LLL" …èP¨-ß rß ptrØ   aß ptr≠   "---" …êP¨_ß ptrß ptrØ    …ëP0…íGß false…ìHß lf!…î≠.   "O conversion found illegal input character: "!…ïß intß i!ß lf!≠   "converting character to '---'"…ñIß warning …óß rß ptrØ   aß ptr≠   "---" …ò*N …ôß ptrß ptrØ    …ö*Q …õVß rß sizeß rtn_lenØ   aß size …ú*ß o …û{ß bß xß string …üß rtn_lenß positive`Ø   aØ    Ø    …†Vß std_logic_vector(…§sß intß stringØ   aß xß lengthß x …•sß sizeß positiveß maxß xß lengthß rtn_len …¶sß ptrß integer`Ø    aß sizeØ   ß size …ßsß rß std_logic_vectorØ   aß size0¨0 …®)…©/ß iuß intß reverse_rangeQ…™Nß intß i(…´P¨0ß rß ptr¨0 …¨P¨1ß rß ptr¨1 …≠P¨Uß rß ptr¨U …ÆP¨Xß rß ptr¨X …ØP¨Zß rß ptr¨Z …∞P¨Wß rß ptr¨W …±P¨Hß rß ptr¨H …≤P¨Lß rß ptr¨L …≥P¨-ß rß ptr¨- …¥P¨_ß ptrß ptrØ    …µP0…∂Gß false…∑Hß lf!…∏≠.   "B conversion found illegal input character: "!…πß intß i!ß lf!≠   "converting character to '-'"…∫Iß warning …ªß rß ptr¨- …º*N …Ωß ptrß ptrØ    …æ*Q …øVß rß sizeß rtn_lenØ   aß size …¿*ß b …¬{ß hß xß string…√Vß natural(…»)……Vß	 cnvt_baseß xØ    … *ß h …Ã{ß dß xß string…ÕVß natural(…—)…“Vß	 cnvt_baseß xØ
    …”*ß d …’{ß oß xß string…÷Vß natural(…⁄)…€Vß	 cnvt_baseß xØ    …‹*ß o …ﬁ{ß bß xß string…ﬂVß natural(…„)…‰Vß	 cnvt_baseß xØ    …Â*ß b …Á{ß to_slvß xß natural …Ëß rtn_lenß positive`Ø   aØ    Ø    …ÈVß std_logic_vector(…Îsß intß naturalß x …Ïsß ptrß positiveØ     …Ìsß rß std_logic_vectorØ   aØ    0¨0 …Ó)…ÔSß intØ    Q…Nß int]Ø   (…ÒPØ    ß rß ptr¨0 …ÚPØ   ß rß ptr¨1 …ÛP0…ÙGß falseHß lf!≠   "TO_SLV, shouldn't happen"…ıIß failure …ˆV≠   "0" …˜*N …¯ß intß intØ    …˘ß ptrß ptrØ    …˙*Q …˚Vß rØ!   ß rtn_lenaØ     …¸*ß to_slv …˛{ß to_slß xß natural ˝  Vß	 std_logic(…sß rß	 std_logic¨0 …)…Nß x(…PØ    @ …PØ   ß r¨1 …P0…Gß false…Hß lf!…	≠'   "TO_SL found illegal input character: "!…
ß
 to_int_strß x!ß lf!≠   "converting character to '-'"…Iß warning …V¨- …*N …Vß r …*ß to_sl …{ß to_timeß xß naturalVß time(…)…Vß xØ   ß ns …*ß to_time …{ß to_intß xß std_logic_vectorVß integer(…sß tß std_logic_vectorß xß lengthbØ   ß x …sß intß std_logic_vectorØ    bØ   0¨0 …sß signß	 std_logic¨0 …sß sizeß integerØ     …sß invß booleanß false …sß rß integerØ     …sß placeß positiveØ    … )…!Bß xß lengthØ!   J…"ß signß tß xß length …#/ß iuß tß reverse_rangeQ…$Bß sign¨1J…%Bß invß trueJ…&ß tß i_ß tß i …'Kß tß i¨1J…(ß invß true …)*B …**B …+ß sizeß sizeØ    …,*Q …-ß invß false …./ß iuØ   aß sizeØ   Q…/Nß tß i(…0P¨1¨Hß rß rß place …1P¨0¨L@ …2P0…3Gß false…4Hß lf!…5≠   " TO_INT found illegal value "…6Iß warning …7VØ     …8*N …9ß placeß placeØ    …:*Q …;Bß sign¨1J…<Vß r …=L…>Vß r …?*B …@L…Aß intß tØ    bØ    …Bß signß tØ     …C/ß iuØ   aØ   Q…DBß sign¨1J…EBß invß trueJ…Fß intß i_ß intß i …GKß intß i¨1J…Hß invß true …I*B …J*B …K*Q …Lß invß false …M/ß iuØ   aØ   Q…NNß intß i(…OP¨1¨Hß rß rß place …PP¨0¨L@ …QP0…RGß false…SHß lf!…T≠   " TO_INT found illegal value "…UIß warning …VVØ     …W*N …Xß placeß placeØ    …Y*Q …ZBß sign¨1J…[Vß r …\L…]Vß r …^*B …_*B …`*ß to_int …b*ß conversions ™
V 000086 60 7 1556616039738 ./src/work/conversions.vhd*conversions|4+conversions__opt
2I 000044 52 17562         1556616294917 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
269
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
270
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
271
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
276
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
277
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
278
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
279
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
280
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
281
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
281
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
281
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
282
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
282
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
283
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
283
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
284
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
284
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
285
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
285
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
286
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
287
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
288
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
288
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
288
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
289
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
290
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
291
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
292
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
293
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
294
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
295
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
398
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
399
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
400
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
400
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
400
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
401
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
402
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
403
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
404
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
405
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
406
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
407
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
408
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
409
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
410
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
411
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
412
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
413
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
413
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
413
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
927
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1112 116
927
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
927
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
935
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1556616294908 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
     …≈8ß rtl.ß
 idt71v3556(…»dß VITAL_LEVEL0.ß rtl8(ß TRUE ……kß partIDß STRING≠   "idt71v3156" …Œpß A0_ipdß
 std_ulogic¨U …œpß A1_ipdß
 std_ulogic¨U …–pß A2_ipdß
 std_ulogic¨U …—pß A3_ipdß
 std_ulogic¨U …“pß A4_ipdß
 std_ulogic¨U …”pß A5_ipdß
 std_ulogic¨U …‘pß A6_ipdß
 std_ulogic¨U …’pß A7_ipdß
 std_ulogic¨U …÷pß A8_ipdß
 std_ulogic¨U …◊pß A9_ipdß
 std_ulogic¨U …ÿpß A10_ipdß
 std_ulogic¨U …Ÿpß A11_ipdß
 std_ulogic¨U …⁄pß A12_ipdß
 std_ulogic¨U …€pß A13_ipdß
 std_ulogic¨U …‹pß A14_ipdß
 std_ulogic¨U …›pß A15_ipdß
 std_ulogic¨U …ﬁpß A16_ipdß
 std_ulogic¨U …ﬂpß DQA0_ipdß
 std_ulogic¨U …‡pß DQA1_ipdß
 std_ulogic¨U …·pß DQA2_ipdß
 std_ulogic¨U …‚pß DQA3_ipdß
 std_ulogic¨U …„pß DQA4_ipdß
 std_ulogic¨U …‰pß DQA5_ipdß
 std_ulogic¨U …Âpß DQA6_ipdß
 std_ulogic¨U …Êpß DQA7_ipdß
 std_ulogic¨U …Ápß DQA8_ipdß
 std_ulogic¨U …Ëpß DQB0_ipdß
 std_ulogic¨U …Èpß DQB1_ipdß
 std_ulogic¨U …Ípß DQB2_ipdß
 std_ulogic¨U …Îpß DQB3_ipdß
 std_ulogic¨U …Ïpß DQB4_ipdß
 std_ulogic¨U …Ìpß DQB5_ipdß
 std_ulogic¨U …Ópß DQB6_ipdß
 std_ulogic¨U …Ôpß DQB7_ipdß
 std_ulogic¨U …pß DQB8_ipdß
 std_ulogic¨U …Òpß DQC0_ipdß
 std_ulogic¨U …Úpß DQC1_ipdß
 std_ulogic¨U …Ûpß DQC2_ipdß
 std_ulogic¨U …Ùpß DQC3_ipdß
 std_ulogic¨U …ıpß DQC4_ipdß
 std_ulogic¨U …ˆpß DQC5_ipdß
 std_ulogic¨U …˜pß DQC6_ipdß
 std_ulogic¨U …¯pß DQC7_ipdß
 std_ulogic¨U …˘pß DQC8_ipdß
 std_ulogic¨U …˙pß DQD0_ipdß
 std_ulogic¨U …˚pß DQD1_ipdß
 std_ulogic¨U …¸pß DQD2_ipdß
 std_ulogic¨U …˝pß DQD3_ipdß
 std_ulogic¨U …˛pß DQD4_ipdß
 std_ulogic¨U  ˇ   pß DQD5_ipdß
 std_ulogic¨U …pß DQD6_ipdß
 std_ulogic¨U …pß DQD7_ipdß
 std_ulogic¨U …pß DQD8_ipdß
 std_ulogic¨U …pß ADV_ipdß
 std_ulogic¨U …pß R_ipdß
 std_ulogic¨U …pß CLKENNeg_ipdß
 std_ulogic¨U …pß
 BWDNeg_ipdß
 std_ulogic¨U …pß
 BWCNeg_ipdß
 std_ulogic¨U …	pß
 BWBNeg_ipdß
 std_ulogic¨U …
pß
 BWANeg_ipdß
 std_ulogic¨U …pß
 CE1Neg_ipdß
 std_ulogic¨U …pß
 CE2Neg_ipdß
 std_ulogic¨U …pß CE2_ipdß
 std_ulogic¨U …pß CLK_ipdß
 std_ulogic¨U …pß
 LBONeg_ipdß
 std_ulogic¨1 …pß	 OENeg_ipdß
 std_ulogic¨U …)…ß Behavior9(…,ß BWDNInuß
 std_ulogic¨U …ß BWCNInuß
 std_ulogic¨U …ß BWBNInuß
 std_ulogic¨U …ß BWANInuß
 std_ulogic¨U …ß DatDInuß std_logic_vectorØ   bØ     …ß DatCInuß std_logic_vectorØ   bØ     …ß DatBInuß std_logic_vectorØ   bØ     …ß DatAInuß std_logic_vectorØ   bØ     …ß DataOutvß std_logic_vectorØ#   bØ    0¨Z …ß CLKInuß
 std_ulogic¨U … ß CKENInuß
 std_ulogic¨U …!ß	 AddressInuß std_logic_vectorØ   bØ     …"ß OENegInuß
 std_ulogic¨U …#ß RInuß
 std_ulogic¨U …$ß ADVInuß
 std_ulogic¨U …%ß CE2Inuß
 std_ulogic¨U …&ß LBONegInuß
 std_ulogic¨1 …'ß CE1NegInuß
 std_ulogic¨U …(ß CE2NegInuß
 std_ulogic¨U …),6ß BWDNInß
 BWDNeg_ipd…*ß BWCNInß
 BWCNeg_ipd…+ß BWBNInß
 BWBNeg_ipd…,ß BWANInß
 BWANeg_ipd…-ß CLKInß CLK_ipd….ß CKENInß CLKENNeg_ipd…/ß OENegInß	 OENeg_ipd…0ß RInß R_ipd…1ß ADVInß ADV_ipd…2ß CE2Inß CE2_ipd…3ß LBONegInß
 LBONeg_ipd…4ß CE1NegInß
 CE1Neg_ipd…5ß CE2NegInß
 CE2Neg_ipd…6ß DataOutØ    ß DQA0…7ß DataOutØ   ß DQA1…8ß DataOutØ   ß DQA2…9ß DataOutØ   ß DQA3…:ß DataOutØ   ß DQA4…;ß DataOutØ   ß DQA5…<ß DataOutØ   ß DQA6…=ß DataOutØ   ß DQA7…>ß DataOutØ   ß DQA8…?ß DataOutØ	   ß DQB0…@ß DataOutØ
   ß DQB1…Aß DataOutØ   ß DQB2…Bß DataOutØ   ß DQB3…Cß DataOutØ   ß DQB4…Dß DataOutØ   ß DQB5…Eß DataOutØ   ß DQB6…Fß DataOutØ   ß DQB7…Gß DataOutØ   ß DQB8…Hß DataOutØ   ß DQC0…Iß DataOutØ   ß DQC1…Jß DataOutØ   ß DQC2…Kß DataOutØ   ß DQC3…Lß DataOutØ   ß DQC4…Mß DataOutØ   ß DQC5…Nß DataOutØ   ß DQC6…Oß DataOutØ   ß DQC7…Pß DataOutØ   ß DQC8…Qß DataOutØ   ß DQD0…Rß DataOutØ   ß DQD1…Sß DataOutØ   ß DQD2…Tß DataOutØ   ß DQD3…Uß DataOutØ   ß DQD4…Vß DataOutØ    ß DQD5…Wß DataOutØ!   ß DQD6…Xß DataOutØ"   ß DQD7…Yß DataOutØ#   ß DQD8…Zß DatAInØ    ß DQA0_ipd…[ß DatAInØ   ß DQA1_ipd…\ß DatAInØ   ß DQA2_ipd…]ß DatAInØ   ß DQA3_ipd…^ß DatAInØ   ß DQA4_ipd…_ß DatAInØ   ß DQA5_ipd…`ß DatAInØ   ß DQA6_ipd…aß DatAInØ   ß DQA7_ipd…bß DatAInØ   ß DQA8_ipd…cß DatBInØ    ß DQB0_ipd…dß DatBInØ   ß DQB1_ipd…eß DatBInØ   ß DQB2_ipd…fß DatBInØ   ß DQB3_ipd…gß DatBInØ   ß DQB4_ipd…hß DatBInØ   ß DQB5_ipd…iß DatBInØ   ß DQB6_ipd…jß DatBInØ   ß DQB7_ipd…kß DatBInØ   ß DQB8_ipd…lß DatCInØ    ß DQC0_ipd…mß DatCInØ   ß DQC1_ipd…nß DatCInØ   ß DQC2_ipd…oß DatCInØ   ß DQC3_ipd…pß DatCInØ   ß DQC4_ipd…qß DatCInØ   ß DQC5_ipd…rß DatCInØ   ß DQC6_ipd…sß DatCInØ   ß DQC7_ipd…tß DatCInØ   ß DQC8_ipd…uß DatDInØ    ß DQD0_ipd…vß DatDInØ   ß DQD1_ipd…wß DatDInØ   ß DQD2_ipd…xß DatDInØ   ß DQD3_ipd…yß DatDInØ   ß DQD4_ipd…zß DatDInØ   ß DQD5_ipd…{ß DatDInØ   ß DQD6_ipd…|ß DatDInØ   ß DQD7_ipd…}ß DatDInØ   ß DQD8_ipd…~ß	 AddressInØ    ß A0_ipd…ß	 AddressInØ   ß A1_ipd…Äß	 AddressInØ   ß A2_ipd…Åß	 AddressInØ   ß A3_ipd…Çß	 AddressInØ   ß A4_ipd…Éß	 AddressInØ   ß A5_ipd…Ñß	 AddressInØ   ß A6_ipd…Öß	 AddressInØ   ß A7_ipd…Üß	 AddressInØ   ß A8_ipd…áß	 AddressInØ	   ß A9_ipd…àß	 AddressInØ
   ß A10_ipd…âß	 AddressInØ   ß A11_ipd…äß	 AddressInØ   ß A12_ipd…ãß	 AddressInØ   ß A13_ipd…åß	 AddressInØ   ß A14_ipd…çß	 AddressInØ   ß A15_ipd…éß	 AddressInØ   ß A16_ipd …èlß	 mem_state(ß deselß begin_rdß begin_wrß burst_rdß burst_wr …êpß stateß	 mem_state …ëlß sequence(gØ    aØ   .ß INTEGER`Ø   aØ    …ílß seqtab(gØ    aØ   .ß sequence …ìkß il0ß sequenceØ    Ø   Ø   Ø    …îkß il1ß sequenceØ    Ø   Ø   Ø    …ïkß il2ß sequenceØ    Ø   Ø   Ø    …ñkß il3ß sequenceØ    Ø   Ø   Ø    …ókß ilß seqtabß il0ß il1ß il2ß il3 …òkß ln0ß sequenceØ    Ø   Ø   Ø    …ôkß ln1ß sequenceØ    Ø   Ø   Ø    …ökß ln2ß sequenceØ    Ø   Ø   Ø    …õkß ln3ß sequenceØ    Ø   Ø   Ø    …úkß lnß seqtabß ln0ß ln1ß ln2ß ln3 …ùpß	 Burst_Seqß seqtab …ûpß D_zdß std_logic_vectorØ#   bØ     …ü)…†ß Burst_Setup;…°)…¢Bß LBONegIn¨1J…£ß	 Burst_Seqß il …§L…•ß	 Burst_Seqß ln …¶*B …ßD …®*; …©ß Behavior;ß BWDNInß BWCNInß BWBNInß BWANInß DatDInß DatCInß DatBInß DatAInß CLKInß CKENInß	 AddressInß RInß OENegInß ADVInß CE2Inß CE1NegInß CE2NegIn…™lß command_type(ß dsß burstß readß write …´sß Tviol_BWDN_CLKß X01¨0 …¨sß TD_BWDN_CLKß VitalTimingDataType …≠sß Tviol_BWCN_CLKß X01¨0 …Æsß TD_BWCN_CLKß VitalTimingDataType …Øsß Tviol_BWBN_CLKß X01¨0 …∞sß TD_BWBN_CLKß VitalTimingDataType …±sß Tviol_BWAN_CLKß X01¨0 …≤sß TD_BWAN_CLKß VitalTimingDataType …≥sß Tviol_CKENIn_CLKß X01¨0 …¥sß TD_CKENIn_CLKß VitalTimingDataType …µsß Tviol_ADVIn_CLKß X01¨0 …∂sß TD_ADVIn_CLKß VitalTimingDataType …∑sß Tviol_CE1NegIn_CLKß X01¨0 …∏sß TD_CE1NegIn_CLKß VitalTimingDataType …πsß Tviol_CE2NegIn_CLKß X01¨0 …∫sß TD_CE2NegIn_CLKß VitalTimingDataType …ªsß Tviol_CE2In_CLKß X01¨0 …ºsß TD_CE2In_CLKß VitalTimingDataType …Ωsß Tviol_RIn_CLKß X01¨0 …æsß
 TD_RIn_CLKß VitalTimingDataType …øsß Tviol_DatDIn_CLKß X01¨0 …¿sß TD_DatDIn_CLKß VitalTimingDataType …¡sß Tviol_DatCIn_CLKß X01¨0 …¬sß TD_DatCIn_CLKß VitalTimingDataType …√sß Tviol_DatBIn_CLKß X01¨0 …ƒsß TD_DatBIn_CLKß VitalTimingDataType …≈sß Tviol_DatAIn_CLKß X01¨0 …∆sß TD_DatAIn_CLKß VitalTimingDataType …«sß Tviol_AddressIn_CLKß X01¨0 …»sß TD_AddressIn_CLKß VitalTimingDataType ……sß	 Pviol_CLKß X01¨0 … sß PD_CLKß VitalPeriodDataTypeß VitalPeriodDataInit …Àlß MemStore(gØ    aØ÷¸  .ß INTEGER`Ø   aØˇ   …Ãsß MemDataAß MemStore …Õsß MemDataBß MemStore …Œsß MemDataCß MemStore …œsß MemDataDß MemStore …–sß MemAddrß NATURAL`Ø    aØ÷¸   …—sß MemAddr1ß NATURAL`Ø    aØ÷¸   …“sß	 startaddrß NATURAL`Ø    aØ÷¸   …”sß	 Burst_Cntß NATURAL`Ø    aØ   Ø     …‘sß memstartß NATURAL`Ø    aØ   Ø     …’sß offsetß INTEGER`Ø   aØ   Ø     …÷sß commandß command_type …◊sß BWD1ß UX01 …ÿsß BWC1ß UX01 …Ÿsß BWB1ß UX01 …⁄sß BWA1ß UX01 …€sß BWD2ß UX01 …‹sß BWC2ß UX01 …›sß BWB2ß UX01 …ﬁsß BWA2ß UX01 …ﬂsß wr1ß BOOLEANß false …‡sß wr2ß BOOLEANß false …·sß wr3ß BOOLEANß false …‚sß	 Violationß X01¨0 …„sß OBuf1ß std_logic_vectorØ#   bØ    0¨Z …‰sß OBuf2ß std_logic_vectorØ#   bØ    0¨Z …Â)…ÊBß TimingChecksOnJ…Áß VitalSetupHoldCheckß
 TestSignalß BWDNInß TestSignalName≠   "BWD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWDN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWDN_CLK …Ëß VitalSetupHoldCheckß
 TestSignalß BWCNInß TestSignalName≠   "BWC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWCN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWCN_CLK …Èß VitalSetupHoldCheckß
 TestSignalß BWBNInß TestSignalName≠   "BWB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWBN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWBN_CLK …Íß VitalSetupHoldCheckß
 TestSignalß BWANInß TestSignalName≠   "BWA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWAN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWAN_CLK …Îß VitalSetupHoldCheckß
 TestSignalß CKENInß TestSignalName≠
   "CLKENNeg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CLKENNeg_CLKß SetupLowß tsetup_CLKENNeg_CLKß HoldHighß thold_CLKENNeg_CLKß HoldLowß thold_CLKENNeg_CLKß CheckEnabledß TRUEß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CKENIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CKENIn_CLK …Ïß VitalSetupHoldCheckß
 TestSignalß ADVInß TestSignalName≠   "ADV"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_ADV_CLKß SetupLowß tsetup_ADV_CLKß HoldHighß thold_ADV_CLKß HoldLowß thold_ADV_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_ADVIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_ADVIn_CLK …Ìß VitalSetupHoldCheckß
 TestSignalß CE1NegInß TestSignalName≠   "CE1Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE1NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE1NegIn_CLK …Óß VitalSetupHoldCheckß
 TestSignalß CE2NegInß TestSignalName≠   "CE2Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2NegIn_CLK …Ôß VitalSetupHoldCheckß
 TestSignalß CE2Inß TestSignalName≠   "CE2"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2In_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2In_CLK …ß VitalSetupHoldCheckß
 TestSignalß RInß TestSignalName≠   "R"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_R_CLKß SetupLowß tsetup_R_CLKß HoldHighß thold_R_CLKß HoldLowß thold_R_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß
 TD_RIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_RIn_CLK …Òß VitalSetupHoldCheckß
 TestSignalß	 AddressInß TestSignalName≠	   "Address"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_A0_CLKß SetupLowß tsetup_A0_CLKß HoldHighß thold_A0_CLKß HoldLowß thold_A0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_AddressIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_AddressIn_CLK …Úß VitalSetupHoldCheckß
 TestSignalß DatDInß TestSignalName≠   "DatD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatDIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatDIn_CLK …Ûß VitalSetupHoldCheckß
 TestSignalß DatCInß TestSignalName≠   "DatC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatCIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatCIn_CLK …Ùß VitalSetupHoldCheckß
 TestSignalß DatBInß TestSignalName≠   "DatB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatBIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatBIn_CLK …ıß VitalSetupHoldCheckß
 TestSignalß DatAInß TestSignalName≠   "DatA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatAIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatAIn_CLK …ˆß VitalPeriodPulseCheckß
 TestSignalß CLKInß TestSignalName≠   "CLK"ß Periodß tperiod_CLK_posedgeß PulseWidthLowß tpw_CLK_negedgeß PulseWidthHighß tpw_CLK_posedgeß
 PeriodDataß PD_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß	 Pviol_CLKß	 HeaderMsgß InstancePath!ß partIDß CheckEnabledß CKENIn¨0 …˜ß	 Violationß	 Pviol_CLKXß Tviol_DatAIn_CLKXß Tviol_DatBIn_CLKXß Tviol_DatCIn_CLKXß Tviol_DatDIn_CLKXß Tviol_AddressIn_CLKXß Tviol_RIn_CLKXß Tviol_CE2In_CLKXß Tviol_CE2NegIn_CLKXß Tviol_CE1NegIn_CLKXß Tviol_ADVIn_CLKXß Tviol_CKENIn_CLKXß Tviol_BWAN_CLKXß Tviol_BWBN_CLKXß Tviol_BWCN_CLKXß Tviol_BWDN_CLK …¯Gß	 Violation¨0Hß InstancePath!ß partID!≠   ": simulation may be"!≠&   " inaccurate due to timing violations"Iß SeverityMode …˘*B …˙Bß rising_edgeß CLKInWß CKENIn¨0J…˚G_ß Is_Xß BWDNInHß InstancePath!ß partID!≠   ": Unusable value for BWDN"Iß SeverityMode …¸G_ß Is_Xß BWCNInHß InstancePath!ß partID!≠   ": Unusable value for BWCN"Iß SeverityMode …˝G_ß Is_Xß BWBNInHß InstancePath!ß partID!≠   ": Unusable value for BWBN"Iß SeverityMode …˛G_ß Is_Xß BWANInHß InstancePath!ß partID!≠   ": Unusable value for BWAN"Iß SeverityMode  ˛  G_ß Is_Xß RInHß InstancePath!ß partID!≠   ": Unusable value for R"Iß SeverityMode …G_ß Is_Xß ADVInHß InstancePath!ß partID!≠   ": Unusable value for ADV"Iß SeverityMode …G_ß Is_Xß CE2InHß InstancePath!ß partID!≠   ": Unusable value for CE2"Iß SeverityMode …G_ß Is_Xß CE1NegInHß InstancePath!ß partID!≠   ": Unusable value for CE1Neg"Iß SeverityMode …G_ß Is_Xß CE2NegInHß InstancePath!ß partID!≠   ": Unusable value for CE2Neg"Iß SeverityMode …Bß ADVIn¨0Wß CE1NegIn¨1Xß CE2NegIn¨1Xß CE2In¨0J…ß commandß ds …Kß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1Wß ADVIn¨0J…Bß RIn¨1J…	ß commandß read …
L…ß commandß write …*B …Kß ADVIn¨1Wß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1J…ß commandß burst …L…Gß falseHß InstancePath!ß partID!≠   ": Could not decode "!≠
   "command."Iß SeverityMode …*B …ß wr3ß wr2 …ß wr2ß wr1 …ß wr1ß false …Bß wr3J…Bß BWA2¨0J…Bß	 Violation¨XJ…ß MemDataAß MemAddr1Ø    …L…ß MemDataAß MemAddr1ß to_natß DatAIn …*B …*B …Bß BWB2¨0J…Bß	 Violation¨XJ…ß MemDataBß MemAddr1Ø    … L…!ß MemDataBß MemAddr1ß to_natß DatBIn …"*B …#*B …$Bß BWC2¨0J…%Bß	 Violation¨XJ…&ß MemDataCß MemAddr1Ø    …'L…(ß MemDataCß MemAddr1ß to_natß DatCIn …)*B …**B …+Bß BWD2¨0J…,Bß	 Violation¨XJ…-ß MemDataDß MemAddr1Ø    ….L…/ß MemDataDß MemAddr1ß to_natß DatDIn …0*B …1*B …2*B …3ß MemAddr1ß MemAddr …4ß OBuf2ß OBuf1 …5Nß state(…6Pß desel…7Nß command(…8Pß ds…9ß OBuf10¨Z …:Pß read…;ß stateß begin_rd …<ß MemAddrß to_natß	 AddressIn …=ß	 startaddrß MemAddr …>ß memstartß to_natß	 AddressInØ   bØ     …?Bß MemDataAß MemAddrØ   J…@ß OBuf1Ø   bØ    0¨U …AKß MemDataAß MemAddrØ   J…Bß OBuf1Ø   bØ    0¨X …CL…Dß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …E*B …FBß MemDataBß MemAddrØ   J…Gß OBuf1Ø   bØ	   0¨U …HKß MemDataBß MemAddrØ   J…Iß OBuf1Ø   bØ	   0¨X …JL…Kß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …L*B …MBß MemDataCß MemAddrØ   J…Nß OBuf1Ø   bØ   0¨U …OKß MemDataCß MemAddrØ   J…Pß OBuf1Ø   bØ   0¨X …QL…Rß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …S*B …TBß MemDataDß MemAddrØ   J…Uß OBuf1Ø#   bØ   0¨U …VKß MemDataDß MemAddrØ   J…Wß OBuf1Ø#   bØ   0¨X …XL…Yß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Z*B …[Pß write…\ß stateß begin_wr …]ß MemAddrß to_natß	 AddressIn …^ß	 startaddrß MemAddr …_ß memstartß to_natß	 AddressInØ   bØ     …`ß OBuf10¨Z …aß BWA1ß BWANIn …bß BWB1ß BWBNIn …cß BWC1ß BWCNIn …dß BWD1ß BWDNIn …eß wr1ß TRUE …fPß burst…gß OBuf10¨Z …h*N …iPß begin_rd…jß	 Burst_CntØ     …kNß command(…lPß ds…mß stateß desel …nß OBuf10¨Z …oPß read…pß stateß begin_rd …qß MemAddrß to_natß	 AddressIn …rß	 startaddrß MemAddr …sß memstartß to_natß	 AddressInØ   bØ     …tBß MemDataAß MemAddrØ   J…uß OBuf1Ø   bØ    0¨U …vKß MemDataAß MemAddrØ   J…wß OBuf1Ø   bØ    0¨X …xL…yß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …z*B …{Bß MemDataBß MemAddrØ   J…|ß OBuf1Ø   bØ	   0¨U …}Kß MemDataBß MemAddrØ   J…~ß OBuf1Ø   bØ	   0¨X …L…Äß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Å*B …ÇBß MemDataCß MemAddrØ   J…Éß OBuf1Ø   bØ   0¨U …ÑKß MemDataCß MemAddrØ   J…Öß OBuf1Ø   bØ   0¨X …ÜL…áß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …à*B …âBß MemDataDß MemAddrØ   J…äß OBuf1Ø#   bØ   0¨U …ãKß MemDataDß MemAddrØ   J…åß OBuf1Ø#   bØ   0¨X …çL…éß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …è*B …êPß write…ëß stateß begin_wr …íß MemAddrß to_natß	 AddressIn …ìß	 startaddrß MemAddr …îß memstartß to_natß	 AddressInØ   bØ     …ïß OBuf10¨Z …ñß BWA1ß BWANIn …óß BWB1ß BWBNIn …òß BWC1ß BWCNIn …ôß BWD1ß BWDNIn …öß wr1ß TRUE …õPß burst…úß stateß burst_rd …ùß	 Burst_Cntß	 Burst_CntØ    …ûBß	 Burst_CntØ   J…üß	 Burst_CntØ     …†*B …°ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …¢ß MemAddrß	 startaddrß offset …£Bß MemDataAß MemAddrØ   J…§ß OBuf1Ø   bØ    0¨U …•Kß MemDataAß MemAddrØ   J…¶ß OBuf1Ø   bØ    0¨X …ßL…®ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …©*B …™Bß MemDataBß MemAddrØ   J…´ß OBuf1Ø   bØ	   0¨U …¨Kß MemDataBß MemAddrØ   J…≠ß OBuf1Ø   bØ	   0¨X …ÆL…Øß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …∞*B …±Bß MemDataCß MemAddrØ   J…≤ß OBuf1Ø   bØ   0¨U …≥Kß MemDataCß MemAddrØ   J…¥ß OBuf1Ø   bØ   0¨X …µL…∂ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …∑*B …∏Bß MemDataDß MemAddrØ   J…πß OBuf1Ø#   bØ   0¨U …∫Kß MemDataDß MemAddrØ   J…ªß OBuf1Ø#   bØ   0¨X …ºL…Ωß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …æ*B …ø*N …¿Pß begin_wr…¡ß BWA2ß BWA1 …¬ß BWB2ß BWB1 …√ß BWC2ß BWC1 …ƒß BWD2ß BWD1 …≈ß	 Burst_CntØ     …∆Nß command(…«Pß ds…»ß stateß desel ……ß OBuf10¨Z … Pß read…Àß stateß begin_rd …Ãß MemAddrß to_natß	 AddressIn …Õß	 startaddrß MemAddr …Œß memstartß to_natß	 AddressInØ   bØ     …œBß MemDataAß MemAddrØ   J…–ß OBuf1Ø   bØ    0¨U …—Kß MemDataAß MemAddrØ   J…“ß OBuf1Ø   bØ    0¨X …”L…‘ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …’*B …÷Bß MemDataBß MemAddrØ   J…◊ß OBuf1Ø   bØ	   0¨U …ÿKß MemDataBß MemAddrØ   J…Ÿß OBuf1Ø   bØ	   0¨X …⁄L…€ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …‹*B …›Bß MemDataCß MemAddrØ   J…ﬁß OBuf1Ø   bØ   0¨U …ﬂKß MemDataCß MemAddrØ   J…‡ß OBuf1Ø   bØ   0¨X …·L…‚ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …„*B …‰Bß MemDataDß MemAddrØ   J…Âß OBuf1Ø#   bØ   0¨U …ÊKß MemDataDß MemAddrØ   J…Áß OBuf1Ø#   bØ   0¨X …ËL…Èß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Í*B …ÎPß write…Ïß stateß begin_wr …Ìß MemAddrß to_natß	 AddressIn …Óß	 startaddrß MemAddr …Ôß OBuf10¨Z …ß BWA1ß BWANIn …Òß BWB1ß BWBNIn …Úß BWC1ß BWCNIn …Ûß BWD1ß BWDNIn …Ùß wr1ß TRUE …ıPß burst…ˆß stateß burst_wr …˜ß	 Burst_Cntß	 Burst_CntØ    …¯Bß	 Burst_CntØ   J…˘ß	 Burst_CntØ     …˙*B …˚ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …¸ß MemAddrß	 startaddrß offset …˝ß BWA1ß BWANIn …˛ß BWB1ß BWBNIn  ˝  ß BWC1ß BWCNIn …ß BWD1ß BWDNIn …ß wr1ß TRUE …*N …Pß burst_rd…Nß command(…Pß ds…ß stateß desel …ß OBuf10¨Z …	Pß read…
ß stateß begin_rd …ß MemAddrß to_natß	 AddressIn …ß	 startaddrß MemAddr …ß memstartß to_natß	 AddressInØ   bØ     …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X … L…!ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …"*B …#Bß MemDataDß MemAddrØ   J…$ß OBuf1Ø#   bØ   0¨U …%Kß MemDataDß MemAddrØ   J…&ß OBuf1Ø#   bØ   0¨X …'L…(ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …)*B …*Pß write…+ß stateß begin_wr …,ß MemAddrß to_natß	 AddressIn …-ß	 startaddrß MemAddr ….ß memstartß to_natß	 AddressInØ   bØ     …/ß OBuf10¨Z …0ß BWA1ß BWANIn …1ß BWB1ß BWBNIn …2ß BWC1ß BWCNIn …3ß BWD1ß BWDNIn …4ß wr1ß TRUE …5Pß burst…6ß	 Burst_Cntß	 Burst_CntØ    …7Bß	 Burst_CntØ   J…8ß	 Burst_CntØ     …9*B …:ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …;ß MemAddrß	 startaddrß offset …<Bß MemDataAß MemAddrØ   J…=ß OBuf1Ø   bØ    0¨U …>Kß MemDataAß MemAddrØ   J…?ß OBuf1Ø   bØ    0¨X …@L…Aß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …B*B …CBß MemDataBß MemAddrØ   J…Dß OBuf1Ø   bØ	   0¨U …EKß MemDataBß MemAddrØ   J…Fß OBuf1Ø   bØ	   0¨X …GL…Hß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …I*B …JBß MemDataCß MemAddrØ   J…Kß OBuf1Ø   bØ   0¨U …LKß MemDataCß MemAddrØ   J…Mß OBuf1Ø   bØ   0¨X …NL…Oß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …P*B …QBß MemDataDß MemAddrØ   J…Rß OBuf1Ø#   bØ   0¨U …SKß MemDataDß MemAddrØ   J…Tß OBuf1Ø#   bØ   0¨X …UL…Vß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …W*B …X*N …YPß burst_wr…ZNß command(…[Pß ds…\ß stateß desel …]ß OBuf10¨Z …^Pß read…_ß stateß begin_rd …`ß MemAddrß to_natß	 AddressIn …aß	 startaddrß MemAddr …bß memstartß to_natß	 AddressInØ   bØ     …cBß MemDataAß MemAddrØ   J…dß OBuf1Ø   bØ    0¨U …eKß MemDataAß MemAddrØ   J…fß OBuf1Ø   bØ    0¨X …gL…hß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …i*B …jBß MemDataBß MemAddrØ   J…kß OBuf1Ø   bØ	   0¨U …lKß MemDataBß MemAddrØ   J…mß OBuf1Ø   bØ	   0¨X …nL…oß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …p*B …qBß MemDataCß MemAddrØ   J…rß OBuf1Ø   bØ   0¨U …sKß MemDataCß MemAddrØ   J…tß OBuf1Ø   bØ   0¨X …uL…vß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …w*B …xBß MemDataDß MemAddrØ   J…yß OBuf1Ø#   bØ   0¨U …zKß MemDataDß MemAddrØ   J…{ß OBuf1Ø#   bØ   0¨X …|L…}ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …~*B …Pß write…Äß stateß begin_wr …Åß MemAddrß to_natß	 AddressIn …Çß	 startaddrß MemAddr …Éß memstartß to_natß	 AddressInØ   bØ     …Ñß OBuf10¨Z …Öß BWA1ß BWANIn …Üß BWB1ß BWBNIn …áß BWC1ß BWCNIn …àß BWD1ß BWDNIn …âß wr1ß TRUE …äPß burst…ãß	 Burst_Cntß	 Burst_CntØ    …åBß	 Burst_CntØ   J…çß	 Burst_CntØ     …é*B …èß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …êß MemAddrß	 startaddrß offset …ëß BWA1ß BWANIn …íß BWB1ß BWBNIn …ìß BWC1ß BWCNIn …îß BWD1ß BWDNIn …ïß wr1ß TRUE …ñ*N …ó*N …òBß OENegIn¨0J…ôß D_zd0¨Zß OBuf2}Ø   ß ns …ö*B …õ*B …úBß OENegIn¨1J…ùß D_zd0¨Z …ûL…üß D_zdß OBuf2 …†*B …°*; …¢ß
 DataOutBlk/ß iuØ#   bØ    A…£ß DataOut_Delay;ß D_zdß i…§sß D_GlitchDataß VitalGlitchDataArrayTypeØ   bØ     …•)…¶ß VitalPathDelay01Zß	 OutSignalß DataOutß iß OutSignalName≠   "Data"ß OutTempß D_zdß iß Modeß VitalTransportß
 GlitchDataß D_GlitchDataß iß PathsØ   ß InputChangeTimeß CLKInß
 LAST_EVENTß	 PathDelayß tpd_CLK_DQA0ß PathConditionß OENegIn¨0Ø   ß InputChangeTimeß OENegInß
 LAST_EVENTß	 PathDelayß tpd_OENeg_DQA0ß PathConditionß TRUE …ß*; …®*Aß
 DataOutBlk …©*9ß Behavior …™ß	 WireDelay9(…´)…¨ß w_1ß VitalWireDelayß A0_ipdß A0ß tipd_A0 …≠ß w_2ß VitalWireDelayß A1_ipdß A1ß tipd_A1 …Æß w_3ß VitalWireDelayß A2_ipdß A2ß tipd_A2 …Øß w_4ß VitalWireDelayß A3_ipdß A3ß tipd_A3 …∞ß w_5ß VitalWireDelayß A4_ipdß A4ß tipd_A4 …±ß w_6ß VitalWireDelayß A5_ipdß A5ß tipd_A5 …≤ß w_7ß VitalWireDelayß A6_ipdß A6ß tipd_A6 …≥ß w_8ß VitalWireDelayß A7_ipdß A7ß tipd_A7 …¥ß w_9ß VitalWireDelayß A8_ipdß A8ß tipd_A8 …µß w_10ß VitalWireDelayß A9_ipdß A9ß tipd_A9 …∂ß w_11ß VitalWireDelayß A10_ipdß A10ß tipd_A10 …∑ß w_12ß VitalWireDelayß A11_ipdß A11ß tipd_A11 …∏ß w_13ß VitalWireDelayß A12_ipdß A12ß tipd_A12 …πß w_14ß VitalWireDelayß A13_ipdß A13ß tipd_A13 …∫ß w_15ß VitalWireDelayß A14_ipdß A14ß tipd_A14 …ªß w_16ß VitalWireDelayß A15_ipdß A15ß tipd_A15 …ºß w_17ß VitalWireDelayß A16_ipdß A16ß tipd_A16 …Ωß w_21ß VitalWireDelayß DQA0_ipdß DQA0ß	 tipd_DQA0 …æß w_22ß VitalWireDelayß DQA1_ipdß DQA1ß	 tipd_DQA1 …øß w_23ß VitalWireDelayß DQA2_ipdß DQA2ß	 tipd_DQA2 …¿ß w_24ß VitalWireDelayß DQA3_ipdß DQA3ß	 tipd_DQA3 …¡ß w_25ß VitalWireDelayß DQA4_ipdß DQA4ß	 tipd_DQA4 …¬ß w_26ß VitalWireDelayß DQA5_ipdß DQA5ß	 tipd_DQA5 …√ß w_27ß VitalWireDelayß DQA6_ipdß DQA6ß	 tipd_DQA6 …ƒß w_28ß VitalWireDelayß DQA7_ipdß DQA7ß	 tipd_DQA7 …≈ß w_29ß VitalWireDelayß DQA8_ipdß DQA8ß	 tipd_DQA8 …∆ß w_31ß VitalWireDelayß DQB0_ipdß DQB0ß	 tipd_DQB0 …«ß w_32ß VitalWireDelayß DQB1_ipdß DQB1ß	 tipd_DQB1 …»ß w_33ß VitalWireDelayß DQB2_ipdß DQB2ß	 tipd_DQB2 ……ß w_34ß VitalWireDelayß DQB3_ipdß DQB3ß	 tipd_DQB3 … ß w_35ß VitalWireDelayß DQB4_ipdß DQB4ß	 tipd_DQB4 …Àß w_36ß VitalWireDelayß DQB5_ipdß DQB5ß	 tipd_DQB5 …Ãß w_37ß VitalWireDelayß DQB6_ipdß DQB6ß	 tipd_DQB6 …Õß w_38ß VitalWireDelayß DQB7_ipdß DQB7ß	 tipd_DQB7 …Œß w_39ß VitalWireDelayß DQB8_ipdß DQB8ß	 tipd_DQB8 …œß w_41ß VitalWireDelayß DQC0_ipdß DQC0ß	 tipd_DQC0 …–ß w_42ß VitalWireDelayß DQC1_ipdß DQC1ß	 tipd_DQC1 …—ß w_43ß VitalWireDelayß DQC2_ipdß DQC2ß	 tipd_DQC2 …“ß w_44ß VitalWireDelayß DQC3_ipdß DQC3ß	 tipd_DQC3 …”ß w_45ß VitalWireDelayß DQC4_ipdß DQC4ß	 tipd_DQC4 …‘ß w_46ß VitalWireDelayß DQC5_ipdß DQC5ß	 tipd_DQC5 …’ß w_47ß VitalWireDelayß DQC6_ipdß DQC6ß	 tipd_DQC6 …÷ß w_48ß VitalWireDelayß DQC7_ipdß DQC7ß	 tipd_DQC7 …◊ß w_49ß VitalWireDelayß DQC8_ipdß DQC8ß	 tipd_DQC8 …ÿß w_51ß VitalWireDelayß DQD0_ipdß DQD0ß	 tipd_DQD0 …Ÿß w_52ß VitalWireDelayß DQD1_ipdß DQD1ß	 tipd_DQD1 …⁄ß w_53ß VitalWireDelayß DQD2_ipdß DQD2ß	 tipd_DQD2 …€ß w_54ß VitalWireDelayß DQD3_ipdß DQD3ß	 tipd_DQD3 …‹ß w_55ß VitalWireDelayß DQD4_ipdß DQD4ß	 tipd_DQD4 …›ß w_56ß VitalWireDelayß DQD5_ipdß DQD5ß	 tipd_DQD5 …ﬁß w_57ß VitalWireDelayß DQD6_ipdß DQD6ß	 tipd_DQD6 …ﬂß w_58ß VitalWireDelayß DQD7_ipdß DQD7ß	 tipd_DQD7 …‡ß w_59ß VitalWireDelayß DQD8_ipdß DQD8ß	 tipd_DQD8 …·ß w_61ß VitalWireDelayß ADV_ipdß ADVß tipd_ADV …‚ß w_62ß VitalWireDelayß R_ipdß Rß tipd_R …„ß w_63ß VitalWireDelayß CLKENNeg_ipdß CLKENNegß tipd_CLKENNeg …‰ß w_64ß VitalWireDelayß
 BWDNeg_ipdß BWDNegß tipd_BWDNeg …Âß w_65ß VitalWireDelayß
 BWCNeg_ipdß BWCNegß tipd_BWCNeg …Êß w_66ß VitalWireDelayß
 BWBNeg_ipdß BWBNegß tipd_BWBNeg …Áß w_67ß VitalWireDelayß
 BWANeg_ipdß BWANegß tipd_BWANeg …Ëß w_68ß VitalWireDelayß
 CE1Neg_ipdß CE1Negß tipd_CE1Neg …Èß w_69ß VitalWireDelayß
 CE2Neg_ipdß CE2Negß tipd_CE2Neg …Íß w_70ß VitalWireDelayß CE2_ipdß CE2ß tipd_CE2 …Îß w_71ß VitalWireDelayß CLK_ipdß CLKß tipd_CLK …Ïß w_72ß VitalWireDelayß
 LBONeg_ipdß LBONegß tipd_LBONeg …Ìß w_73ß VitalWireDelayß	 OENeg_ipdß OENegß
 tipd_OENeg …Ó*9ß	 WireDelay …*ß rtl ™
V 000076 60 7 1556616294908 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000044 52 27089         1556616301430 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1556616301426 ./compile/top.vhd*top|21+RTL
Ver. 1.01
     …68ß RTL.ß top(…:iß
 idt71v3556…;+…<ß InstancePathß STRINGß DefaultInstancePath …=ß MsgOnß BOOLEANß DefaultMsgOn …>ß SeverityModeß SEVERITY_LEVELß WARNING …?ß TimingChecksOnß BOOLEANß DefaultTimingChecks …@ß TimingModelß STRINGß DefaultTimingModel …Aß XOnß BOOLEANß
 DefaultXon …Bß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …Cß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …Dß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …Eß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …Fß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …Gß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …Hß thold_R_CLKß VitalDelayTypeß	 UnitDelay …Iß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …Jß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …Kß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …Lß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …Mß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …Nß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …Oß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …Pß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …Qß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …Rß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …Sß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …Tß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …Uß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …Vß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …Wß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …Xß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …Yß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …Zß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …[ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …\ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …]ß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …^ß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …_ß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …aß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …bß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …cß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …dß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …eß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …fß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …gß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …hß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …iß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …jß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …kß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …lß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …mß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …nß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …oß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …pß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …qß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …rß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …sß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …tß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …uß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …vß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …wß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …xß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …yß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …zß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …{ß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …|ß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …}ß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …~ß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …ß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …Äß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …Åß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …Çß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …Éß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …Ñß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …Öß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …Üß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …áß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …àß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …âß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …äß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …ãß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …åß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …çß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …éß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …èß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …êß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …ëß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay…í …ì,…îß A0uß	 STD_LOGIC¨U …ïß A1uß	 STD_LOGIC¨U …ñß A10uß	 STD_LOGIC¨U …óß A11uß	 STD_LOGIC¨U …òß A12uß	 STD_LOGIC¨U …ôß A13uß	 STD_LOGIC¨U …öß A14uß	 STD_LOGIC¨U …õß A15uß	 STD_LOGIC¨U …úß A2uß	 STD_LOGIC¨U …ùß A3uß	 STD_LOGIC¨U …ûß A4uß	 STD_LOGIC¨U …üß A5uß	 STD_LOGIC¨U …†ß A6uß	 STD_LOGIC¨U …°ß A7uß	 STD_LOGIC¨U …¢ß A8uß	 STD_LOGIC¨U …£ß A9uß	 STD_LOGIC¨U …§ß ADVuß	 STD_LOGIC¨U …•ß BWANeguß	 STD_LOGIC¨U …¶ß BWBNeguß	 STD_LOGIC¨U …ßß BWCNeguß	 STD_LOGIC¨U …®ß BWDNeguß	 STD_LOGIC¨U …©ß CE1Neguß	 STD_LOGIC¨U …™ß CE2uß	 STD_LOGIC¨U …´ß CE2Neguß	 STD_LOGIC¨U …¨ß CLKuß	 STD_LOGIC¨U …≠ß CLKENNeguß	 STD_LOGIC¨U …Æß LBONeguß	 STD_LOGIC¨1 …Øß OENeguß	 STD_LOGIC¨U …∞ß Ruß	 STD_LOGIC¨U …±ß DQA0wß	 STD_LOGIC¨U …≤ß DQA1wß	 STD_LOGIC¨U …≥ß DQA2wß	 STD_LOGIC¨U …¥ß DQA3wß	 STD_LOGIC¨U …µß DQA4wß	 STD_LOGIC¨U …∂ß DQA5wß	 STD_LOGIC¨U …∑ß DQA6wß	 STD_LOGIC¨U …∏ß DQA7wß	 STD_LOGIC¨U …πß DQB0wß	 STD_LOGIC¨U …∫ß DQB1wß	 STD_LOGIC¨U …ªß DQB2wß	 STD_LOGIC¨U …ºß DQB3wß	 STD_LOGIC¨U …Ωß DQB4wß	 STD_LOGIC¨U …æß DQB5wß	 STD_LOGIC¨U …øß DQB6wß	 STD_LOGIC¨U …¿ß DQB7wß	 STD_LOGIC¨U …¡ß DQC0wß	 STD_LOGIC¨U …¬ß DQC1wß	 STD_LOGIC¨U …√ß DQC2wß	 STD_LOGIC¨U …ƒß DQC3wß	 STD_LOGIC¨U …≈ß DQC4wß	 STD_LOGIC¨U …∆ß DQC5wß	 STD_LOGIC¨U …«ß DQC6wß	 STD_LOGIC¨U …»ß DQC7wß	 STD_LOGIC¨U ……ß DQD0wß	 STD_LOGIC¨U … ß DQD1wß	 STD_LOGIC¨U …Àß DQD2wß	 STD_LOGIC¨U …Ãß DQD3wß	 STD_LOGIC¨U …Õß DQD4wß	 STD_LOGIC¨U …Œß DQD5wß	 STD_LOGIC¨U …œß DQD6wß	 STD_LOGIC¨U …–ß DQD7wß	 STD_LOGIC¨U…— …“*i …”iß PLL1…‘,…’ß inclk0uß	 STD_LOGIC¨0 …÷ß c0vß	 STD_LOGIC …◊ß lockedvß	 STD_LOGIC…ÿ …Ÿ*i …⁄iß zbt_ctrl_top…€+…‹ß ASIZEß INTEGERØ    …›ß BWSIZEß INTEGERØ    …ﬁß DSIZEß INTEGERØ     …ﬂß FLOWTHROUGHß INTEGERØ    …‡ …·,…‚ß ADDRuß STD_LOGIC_VECTORß ASIZEØ   bØ     …„ß ADDR_ADV_LD_Nuß	 STD_LOGIC …‰ß DATA_INuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Âß DMuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Êß RD_WR_Nuß	 STD_LOGIC …Áß RESET_Nuß	 STD_LOGIC …Ëß CLKuß	 STD_LOGIC …Èß ADV_LD_Nvß	 STD_LOGIC …Íß BW_Nvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Îß DATA_OUTvß STD_LOGIC_VECTORß DSIZEØ   bØ     …Ïß RW_Nvß	 STD_LOGIC …Ìß SAvß STD_LOGIC_VECTORß ASIZEØ   bØ     …Óß DQwß STD_LOGIC_VECTORß DSIZEØ   bØ    …Ô …*i …Ùpß
 adv_ld_n_mß	 STD_LOGIC …ıpß clkzbtß	 STD_LOGIC …ˆpß lockedß	 STD_LOGIC …˜pß PLL_clkß	 STD_LOGIC …¯pß rw_n_mß	 STD_LOGIC …˘pß bw_n_mß STD_LOGIC_VECTORß BWSIZEØ   bØ     …˙pß satß STD_LOGIC_VECTORß ASIZEØ   bØ    ß SA …¸) ˇ   ß BW_Nß bw_n_m …ß satß ADDR …ß	 PLL1_instß PLL1…,6…ß c0ß PLL_clk…ß inclk0ß CLK…	ß lockedß locked…
 …ß RW_Nß rw_n_m …ß ADV_LD_Nß
 adv_ld_n_m …ß idt71v3556pß
 idt71v3556…,6…ß A0ß satØ    …ß A1ß satØ   …ß A10ß satØ
   …ß A11ß satØ   …ß A12ß satØ   …ß A13ß satØ   …ß A14ß satØ   …ß A15ß satØ   …ß A2ß satØ   …ß A3ß satØ   …ß A4ß satØ   …ß A5ß satØ   …ß A6ß satØ   …ß A7ß satØ   … ß A8ß satØ   …!ß A9ß satØ	   …"ß ADVß
 adv_ld_n_m…#ß BWANegß bw_n_mØ    …$ß BWBNegß bw_n_mØ   …%ß BWCNegß bw_n_mØ   …&ß BWDNegß bw_n_mØ   …'ß CLKß CLK…(ß DQA0ß DQØ    …)ß DQA1ß DQØ   …*ß DQA2ß DQØ   …+ß DQA3ß DQØ   …,ß DQA4ß DQØ   …-ß DQA5ß DQØ   ….ß DQA6ß DQØ   …/ß DQA7ß DQØ   …0ß DQB0ß DQØ	   …1ß DQB1ß DQØ
   …2ß DQB2ß DQØ   …3ß DQB3ß DQØ   …4ß DQB4ß DQØ   …5ß DQB5ß DQØ   …6ß DQB6ß DQØ   …7ß DQB7ß DQØ   …8ß DQC0ß DQØ   …9ß DQC1ß DQØ   …:ß DQC2ß DQØ   …;ß DQC3ß DQØ   …<ß DQC4ß DQØ   …=ß DQC5ß DQØ   …>ß DQC6ß DQØ   …?ß DQC7ß DQØ   …@ß DQD0ß DQØ   …Aß DQD1ß DQØ   …Bß DQD2ß DQØ   …Cß DQD3ß DQØ   …Dß DQD4ß DQØ   …Eß DQD5ß DQØ    …Fß DQD6ß DQØ!   …Gß DQD7ß DQØ"   …Hß Rß rw_n_m…I …Kß zbt_ctrl_top_inst1ß zbt_ctrl_top…L+6…Mß ASIZEß ASIZE…Nß BWSIZEß BWSIZE…Oß DSIZEß DSIZE…Pß FLOWTHROUGHß FLOWTHROUGH…Q…R,6…Sß ADDRß ADDRß ASIZEØ   bØ    …Tß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…Uß ADV_LD_Nß ADV_LD_N…Vß BW_Nß BW_Nß BWSIZEØ   bØ    …Wß DATA_INß DATA_INß DSIZEØ   bØ    …Xß DATA_OUTß DATA_OUTß DSIZEØ   bØ    …Yß DMß DMß BWSIZEØ   bØ    …Zß DQß DQß DSIZEØ   bØ    …[ß RD_WR_Nß RD_WR_N…\ß RESET_Nß RESET_N…]ß RW_Nß RW_N…^ß SAß SAß ASIZEØ   bØ    …_ß CLKß PLL_clk…` …c*ß RTL ™
V 000062 60 7 1556616301426 ./compile/top.vhd*top|21+RTL__opt
2I 000044 52 17562         1556616330075 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
269
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
270
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
271
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
276
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
277
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
278
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
279
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
280
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
281
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
281
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
281
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
282
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
282
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
283
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
283
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
284
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
284
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
285
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
285
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
286
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
287
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
288
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
288
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
288
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
289
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
290
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
291
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
292
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
293
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
294
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
295
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
398
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
399
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
400
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
400
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
400
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
401
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
402
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
403
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
404
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
405
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
406
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
407
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
408
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
409
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
410
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
411
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
412
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
413
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
413
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
413
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
927
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~15~downto~0~13
513
5
13 ~ ~ 1112 116
927
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
927
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
935
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1556616330067 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
     …≈8ß rtl.ß
 idt71v3556(…»dß VITAL_LEVEL0.ß rtl8(ß TRUE ……kß partIDß STRING≠   "idt71v3156" …Œpß A0_ipdß
 std_ulogic¨U …œpß A1_ipdß
 std_ulogic¨U …–pß A2_ipdß
 std_ulogic¨U …—pß A3_ipdß
 std_ulogic¨U …“pß A4_ipdß
 std_ulogic¨U …”pß A5_ipdß
 std_ulogic¨U …‘pß A6_ipdß
 std_ulogic¨U …’pß A7_ipdß
 std_ulogic¨U …÷pß A8_ipdß
 std_ulogic¨U …◊pß A9_ipdß
 std_ulogic¨U …ÿpß A10_ipdß
 std_ulogic¨U …Ÿpß A11_ipdß
 std_ulogic¨U …⁄pß A12_ipdß
 std_ulogic¨U …€pß A13_ipdß
 std_ulogic¨U …‹pß A14_ipdß
 std_ulogic¨U …›pß A15_ipdß
 std_ulogic¨U …ﬁpß A16_ipdß
 std_ulogic¨U …ﬂpß DQA0_ipdß
 std_ulogic¨U …‡pß DQA1_ipdß
 std_ulogic¨U …·pß DQA2_ipdß
 std_ulogic¨U …‚pß DQA3_ipdß
 std_ulogic¨U …„pß DQA4_ipdß
 std_ulogic¨U …‰pß DQA5_ipdß
 std_ulogic¨U …Âpß DQA6_ipdß
 std_ulogic¨U …Êpß DQA7_ipdß
 std_ulogic¨U …Ápß DQA8_ipdß
 std_ulogic¨U …Ëpß DQB0_ipdß
 std_ulogic¨U …Èpß DQB1_ipdß
 std_ulogic¨U …Ípß DQB2_ipdß
 std_ulogic¨U …Îpß DQB3_ipdß
 std_ulogic¨U …Ïpß DQB4_ipdß
 std_ulogic¨U …Ìpß DQB5_ipdß
 std_ulogic¨U …Ópß DQB6_ipdß
 std_ulogic¨U …Ôpß DQB7_ipdß
 std_ulogic¨U …pß DQB8_ipdß
 std_ulogic¨U …Òpß DQC0_ipdß
 std_ulogic¨U …Úpß DQC1_ipdß
 std_ulogic¨U …Ûpß DQC2_ipdß
 std_ulogic¨U …Ùpß DQC3_ipdß
 std_ulogic¨U …ıpß DQC4_ipdß
 std_ulogic¨U …ˆpß DQC5_ipdß
 std_ulogic¨U …˜pß DQC6_ipdß
 std_ulogic¨U …¯pß DQC7_ipdß
 std_ulogic¨U …˘pß DQC8_ipdß
 std_ulogic¨U …˙pß DQD0_ipdß
 std_ulogic¨U …˚pß DQD1_ipdß
 std_ulogic¨U …¸pß DQD2_ipdß
 std_ulogic¨U …˝pß DQD3_ipdß
 std_ulogic¨U …˛pß DQD4_ipdß
 std_ulogic¨U  ˇ   pß DQD5_ipdß
 std_ulogic¨U …pß DQD6_ipdß
 std_ulogic¨U …pß DQD7_ipdß
 std_ulogic¨U …pß DQD8_ipdß
 std_ulogic¨U …pß ADV_ipdß
 std_ulogic¨U …pß R_ipdß
 std_ulogic¨U …pß CLKENNeg_ipdß
 std_ulogic¨U …pß
 BWDNeg_ipdß
 std_ulogic¨U …pß
 BWCNeg_ipdß
 std_ulogic¨U …	pß
 BWBNeg_ipdß
 std_ulogic¨U …
pß
 BWANeg_ipdß
 std_ulogic¨U …pß
 CE1Neg_ipdß
 std_ulogic¨U …pß
 CE2Neg_ipdß
 std_ulogic¨U …pß CE2_ipdß
 std_ulogic¨U …pß CLK_ipdß
 std_ulogic¨U …pß
 LBONeg_ipdß
 std_ulogic¨1 …pß	 OENeg_ipdß
 std_ulogic¨U …)…ß Behavior9(…,ß BWDNInuß
 std_ulogic¨U …ß BWCNInuß
 std_ulogic¨U …ß BWBNInuß
 std_ulogic¨U …ß BWANInuß
 std_ulogic¨U …ß DatDInuß std_logic_vectorØ   bØ     …ß DatCInuß std_logic_vectorØ   bØ     …ß DatBInuß std_logic_vectorØ   bØ     …ß DatAInuß std_logic_vectorØ   bØ     …ß DataOutvß std_logic_vectorØ#   bØ    0¨Z …ß CLKInuß
 std_ulogic¨U … ß CKENInuß
 std_ulogic¨U …!ß	 AddressInuß std_logic_vectorØ   bØ     …"ß OENegInuß
 std_ulogic¨U …#ß RInuß
 std_ulogic¨U …$ß ADVInuß
 std_ulogic¨U …%ß CE2Inuß
 std_ulogic¨U …&ß LBONegInuß
 std_ulogic¨1 …'ß CE1NegInuß
 std_ulogic¨U …(ß CE2NegInuß
 std_ulogic¨U …),6ß BWDNInß
 BWDNeg_ipd…*ß BWCNInß
 BWCNeg_ipd…+ß BWBNInß
 BWBNeg_ipd…,ß BWANInß
 BWANeg_ipd…-ß CLKInß CLK_ipd….ß CKENInß CLKENNeg_ipd…/ß OENegInß	 OENeg_ipd…0ß RInß R_ipd…1ß ADVInß ADV_ipd…2ß CE2Inß CE2_ipd…3ß LBONegInß
 LBONeg_ipd…4ß CE1NegInß
 CE1Neg_ipd…5ß CE2NegInß
 CE2Neg_ipd…6ß DataOutØ    ß DQA0…7ß DataOutØ   ß DQA1…8ß DataOutØ   ß DQA2…9ß DataOutØ   ß DQA3…:ß DataOutØ   ß DQA4…;ß DataOutØ   ß DQA5…<ß DataOutØ   ß DQA6…=ß DataOutØ   ß DQA7…>ß DataOutØ   ß DQA8…?ß DataOutØ	   ß DQB0…@ß DataOutØ
   ß DQB1…Aß DataOutØ   ß DQB2…Bß DataOutØ   ß DQB3…Cß DataOutØ   ß DQB4…Dß DataOutØ   ß DQB5…Eß DataOutØ   ß DQB6…Fß DataOutØ   ß DQB7…Gß DataOutØ   ß DQB8…Hß DataOutØ   ß DQC0…Iß DataOutØ   ß DQC1…Jß DataOutØ   ß DQC2…Kß DataOutØ   ß DQC3…Lß DataOutØ   ß DQC4…Mß DataOutØ   ß DQC5…Nß DataOutØ   ß DQC6…Oß DataOutØ   ß DQC7…Pß DataOutØ   ß DQC8…Qß DataOutØ   ß DQD0…Rß DataOutØ   ß DQD1…Sß DataOutØ   ß DQD2…Tß DataOutØ   ß DQD3…Uß DataOutØ   ß DQD4…Vß DataOutØ    ß DQD5…Wß DataOutØ!   ß DQD6…Xß DataOutØ"   ß DQD7…Yß DataOutØ#   ß DQD8…Zß DatAInØ    ß DQA0_ipd…[ß DatAInØ   ß DQA1_ipd…\ß DatAInØ   ß DQA2_ipd…]ß DatAInØ   ß DQA3_ipd…^ß DatAInØ   ß DQA4_ipd…_ß DatAInØ   ß DQA5_ipd…`ß DatAInØ   ß DQA6_ipd…aß DatAInØ   ß DQA7_ipd…bß DatAInØ   ß DQA8_ipd…cß DatBInØ    ß DQB0_ipd…dß DatBInØ   ß DQB1_ipd…eß DatBInØ   ß DQB2_ipd…fß DatBInØ   ß DQB3_ipd…gß DatBInØ   ß DQB4_ipd…hß DatBInØ   ß DQB5_ipd…iß DatBInØ   ß DQB6_ipd…jß DatBInØ   ß DQB7_ipd…kß DatBInØ   ß DQB8_ipd…lß DatCInØ    ß DQC0_ipd…mß DatCInØ   ß DQC1_ipd…nß DatCInØ   ß DQC2_ipd…oß DatCInØ   ß DQC3_ipd…pß DatCInØ   ß DQC4_ipd…qß DatCInØ   ß DQC5_ipd…rß DatCInØ   ß DQC6_ipd…sß DatCInØ   ß DQC7_ipd…tß DatCInØ   ß DQC8_ipd…uß DatDInØ    ß DQD0_ipd…vß DatDInØ   ß DQD1_ipd…wß DatDInØ   ß DQD2_ipd…xß DatDInØ   ß DQD3_ipd…yß DatDInØ   ß DQD4_ipd…zß DatDInØ   ß DQD5_ipd…{ß DatDInØ   ß DQD6_ipd…|ß DatDInØ   ß DQD7_ipd…}ß DatDInØ   ß DQD8_ipd…~ß	 AddressInØ    ß A0_ipd…ß	 AddressInØ   ß A1_ipd…Äß	 AddressInØ   ß A2_ipd…Åß	 AddressInØ   ß A3_ipd…Çß	 AddressInØ   ß A4_ipd…Éß	 AddressInØ   ß A5_ipd…Ñß	 AddressInØ   ß A6_ipd…Öß	 AddressInØ   ß A7_ipd…Üß	 AddressInØ   ß A8_ipd…áß	 AddressInØ	   ß A9_ipd…àß	 AddressInØ
   ß A10_ipd…âß	 AddressInØ   ß A11_ipd…äß	 AddressInØ   ß A12_ipd…ãß	 AddressInØ   ß A13_ipd…åß	 AddressInØ   ß A14_ipd…çß	 AddressInØ   ß A15_ipd…éß	 AddressInØ   ß A16_ipd …èlß	 mem_state(ß deselß begin_rdß begin_wrß burst_rdß burst_wr …êpß stateß	 mem_state …ëlß sequence(gØ    aØ   .ß INTEGER`Ø   aØ    …ílß seqtab(gØ    aØ   .ß sequence …ìkß il0ß sequenceØ    Ø   Ø   Ø    …îkß il1ß sequenceØ    Ø   Ø   Ø    …ïkß il2ß sequenceØ    Ø   Ø   Ø    …ñkß il3ß sequenceØ    Ø   Ø   Ø    …ókß ilß seqtabß il0ß il1ß il2ß il3 …òkß ln0ß sequenceØ    Ø   Ø   Ø    …ôkß ln1ß sequenceØ    Ø   Ø   Ø    …ökß ln2ß sequenceØ    Ø   Ø   Ø    …õkß ln3ß sequenceØ    Ø   Ø   Ø    …úkß lnß seqtabß ln0ß ln1ß ln2ß ln3 …ùpß	 Burst_Seqß seqtab …ûpß D_zdß std_logic_vectorØ#   bØ     …ü)…†ß Burst_Setup;…°)…¢Bß LBONegIn¨1J…£ß	 Burst_Seqß il …§L…•ß	 Burst_Seqß ln …¶*B …ßD …®*; …©ß Behavior;ß BWDNInß BWCNInß BWBNInß BWANInß DatDInß DatCInß DatBInß DatAInß CLKInß CKENInß	 AddressInß RInß OENegInß ADVInß CE2Inß CE1NegInß CE2NegIn…™lß command_type(ß dsß burstß readß write …´sß Tviol_BWDN_CLKß X01¨0 …¨sß TD_BWDN_CLKß VitalTimingDataType …≠sß Tviol_BWCN_CLKß X01¨0 …Æsß TD_BWCN_CLKß VitalTimingDataType …Øsß Tviol_BWBN_CLKß X01¨0 …∞sß TD_BWBN_CLKß VitalTimingDataType …±sß Tviol_BWAN_CLKß X01¨0 …≤sß TD_BWAN_CLKß VitalTimingDataType …≥sß Tviol_CKENIn_CLKß X01¨0 …¥sß TD_CKENIn_CLKß VitalTimingDataType …µsß Tviol_ADVIn_CLKß X01¨0 …∂sß TD_ADVIn_CLKß VitalTimingDataType …∑sß Tviol_CE1NegIn_CLKß X01¨0 …∏sß TD_CE1NegIn_CLKß VitalTimingDataType …πsß Tviol_CE2NegIn_CLKß X01¨0 …∫sß TD_CE2NegIn_CLKß VitalTimingDataType …ªsß Tviol_CE2In_CLKß X01¨0 …ºsß TD_CE2In_CLKß VitalTimingDataType …Ωsß Tviol_RIn_CLKß X01¨0 …æsß
 TD_RIn_CLKß VitalTimingDataType …øsß Tviol_DatDIn_CLKß X01¨0 …¿sß TD_DatDIn_CLKß VitalTimingDataType …¡sß Tviol_DatCIn_CLKß X01¨0 …¬sß TD_DatCIn_CLKß VitalTimingDataType …√sß Tviol_DatBIn_CLKß X01¨0 …ƒsß TD_DatBIn_CLKß VitalTimingDataType …≈sß Tviol_DatAIn_CLKß X01¨0 …∆sß TD_DatAIn_CLKß VitalTimingDataType …«sß Tviol_AddressIn_CLKß X01¨0 …»sß TD_AddressIn_CLKß VitalTimingDataType ……sß	 Pviol_CLKß X01¨0 … sß PD_CLKß VitalPeriodDataTypeß VitalPeriodDataInit …Àlß MemStore(gØ    aØ÷¸  .ß INTEGER`Ø   aØˇ   …Ãsß MemDataAß MemStore …Õsß MemDataBß MemStore …Œsß MemDataCß MemStore …œsß MemDataDß MemStore …–sß MemAddrß NATURAL`Ø    aØ÷¸   …—sß MemAddr1ß NATURAL`Ø    aØ÷¸   …“sß	 startaddrß NATURAL`Ø    aØ÷¸   …”sß	 Burst_Cntß NATURAL`Ø    aØ   Ø     …‘sß memstartß NATURAL`Ø    aØ   Ø     …’sß offsetß INTEGER`Ø   aØ   Ø     …÷sß commandß command_type …◊sß BWD1ß UX01 …ÿsß BWC1ß UX01 …Ÿsß BWB1ß UX01 …⁄sß BWA1ß UX01 …€sß BWD2ß UX01 …‹sß BWC2ß UX01 …›sß BWB2ß UX01 …ﬁsß BWA2ß UX01 …ﬂsß wr1ß BOOLEANß false …‡sß wr2ß BOOLEANß false …·sß wr3ß BOOLEANß false …‚sß	 Violationß X01¨0 …„sß OBuf1ß std_logic_vectorØ#   bØ    0¨Z …‰sß OBuf2ß std_logic_vectorØ#   bØ    0¨Z …Â)…ÊBß TimingChecksOnJ…Áß VitalSetupHoldCheckß
 TestSignalß BWDNInß TestSignalName≠   "BWD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWDN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWDN_CLK …Ëß VitalSetupHoldCheckß
 TestSignalß BWCNInß TestSignalName≠   "BWC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWCN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWCN_CLK …Èß VitalSetupHoldCheckß
 TestSignalß BWBNInß TestSignalName≠   "BWB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWBN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWBN_CLK …Íß VitalSetupHoldCheckß
 TestSignalß BWANInß TestSignalName≠   "BWA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWAN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWAN_CLK …Îß VitalSetupHoldCheckß
 TestSignalß CKENInß TestSignalName≠
   "CLKENNeg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CLKENNeg_CLKß SetupLowß tsetup_CLKENNeg_CLKß HoldHighß thold_CLKENNeg_CLKß HoldLowß thold_CLKENNeg_CLKß CheckEnabledß TRUEß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CKENIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CKENIn_CLK …Ïß VitalSetupHoldCheckß
 TestSignalß ADVInß TestSignalName≠   "ADV"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_ADV_CLKß SetupLowß tsetup_ADV_CLKß HoldHighß thold_ADV_CLKß HoldLowß thold_ADV_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_ADVIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_ADVIn_CLK …Ìß VitalSetupHoldCheckß
 TestSignalß CE1NegInß TestSignalName≠   "CE1Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE1NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE1NegIn_CLK …Óß VitalSetupHoldCheckß
 TestSignalß CE2NegInß TestSignalName≠   "CE2Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2NegIn_CLK …Ôß VitalSetupHoldCheckß
 TestSignalß CE2Inß TestSignalName≠   "CE2"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2In_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2In_CLK …ß VitalSetupHoldCheckß
 TestSignalß RInß TestSignalName≠   "R"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_R_CLKß SetupLowß tsetup_R_CLKß HoldHighß thold_R_CLKß HoldLowß thold_R_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß
 TD_RIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_RIn_CLK …Òß VitalSetupHoldCheckß
 TestSignalß	 AddressInß TestSignalName≠	   "Address"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_A0_CLKß SetupLowß tsetup_A0_CLKß HoldHighß thold_A0_CLKß HoldLowß thold_A0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_AddressIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_AddressIn_CLK …Úß VitalSetupHoldCheckß
 TestSignalß DatDInß TestSignalName≠   "DatD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatDIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatDIn_CLK …Ûß VitalSetupHoldCheckß
 TestSignalß DatCInß TestSignalName≠   "DatC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatCIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatCIn_CLK …Ùß VitalSetupHoldCheckß
 TestSignalß DatBInß TestSignalName≠   "DatB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatBIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatBIn_CLK …ıß VitalSetupHoldCheckß
 TestSignalß DatAInß TestSignalName≠   "DatA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatAIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatAIn_CLK …ˆß VitalPeriodPulseCheckß
 TestSignalß CLKInß TestSignalName≠   "CLK"ß Periodß tperiod_CLK_posedgeß PulseWidthLowß tpw_CLK_negedgeß PulseWidthHighß tpw_CLK_posedgeß
 PeriodDataß PD_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß	 Pviol_CLKß	 HeaderMsgß InstancePath!ß partIDß CheckEnabledß CKENIn¨0 …˜ß	 Violationß	 Pviol_CLKXß Tviol_DatAIn_CLKXß Tviol_DatBIn_CLKXß Tviol_DatCIn_CLKXß Tviol_DatDIn_CLKXß Tviol_AddressIn_CLKXß Tviol_RIn_CLKXß Tviol_CE2In_CLKXß Tviol_CE2NegIn_CLKXß Tviol_CE1NegIn_CLKXß Tviol_ADVIn_CLKXß Tviol_CKENIn_CLKXß Tviol_BWAN_CLKXß Tviol_BWBN_CLKXß Tviol_BWCN_CLKXß Tviol_BWDN_CLK …¯Gß	 Violation¨0Hß InstancePath!ß partID!≠   ": simulation may be"!≠&   " inaccurate due to timing violations"Iß SeverityMode …˘*B …˙Bß rising_edgeß CLKInWß CKENIn¨0J…˚G_ß Is_Xß BWDNInHß InstancePath!ß partID!≠   ": Unusable value for BWDN"Iß SeverityMode …¸G_ß Is_Xß BWCNInHß InstancePath!ß partID!≠   ": Unusable value for BWCN"Iß SeverityMode …˝G_ß Is_Xß BWBNInHß InstancePath!ß partID!≠   ": Unusable value for BWBN"Iß SeverityMode …˛G_ß Is_Xß BWANInHß InstancePath!ß partID!≠   ": Unusable value for BWAN"Iß SeverityMode  ˛  G_ß Is_Xß RInHß InstancePath!ß partID!≠   ": Unusable value for R"Iß SeverityMode …G_ß Is_Xß ADVInHß InstancePath!ß partID!≠   ": Unusable value for ADV"Iß SeverityMode …G_ß Is_Xß CE2InHß InstancePath!ß partID!≠   ": Unusable value for CE2"Iß SeverityMode …G_ß Is_Xß CE1NegInHß InstancePath!ß partID!≠   ": Unusable value for CE1Neg"Iß SeverityMode …G_ß Is_Xß CE2NegInHß InstancePath!ß partID!≠   ": Unusable value for CE2Neg"Iß SeverityMode …Bß ADVIn¨0Wß CE1NegIn¨1Xß CE2NegIn¨1Xß CE2In¨0J…ß commandß ds …Kß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1Wß ADVIn¨0J…Bß RIn¨1J…	ß commandß read …
L…ß commandß write …*B …Kß ADVIn¨1Wß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1J…ß commandß burst …L…Gß falseHß InstancePath!ß partID!≠   ": Could not decode "!≠
   "command."Iß SeverityMode …*B …ß wr3ß wr2 …ß wr2ß wr1 …ß wr1ß false …Bß wr3J…Bß BWA2¨0J…Bß	 Violation¨XJ…ß MemDataAß MemAddr1Ø    …L…ß MemDataAß MemAddr1ß to_natß DatAIn …*B …*B …Bß BWB2¨0J…Bß	 Violation¨XJ…ß MemDataBß MemAddr1Ø    … L…!ß MemDataBß MemAddr1ß to_natß DatBIn …"*B …#*B …$Bß BWC2¨0J…%Bß	 Violation¨XJ…&ß MemDataCß MemAddr1Ø    …'L…(ß MemDataCß MemAddr1ß to_natß DatCIn …)*B …**B …+Bß BWD2¨0J…,Bß	 Violation¨XJ…-ß MemDataDß MemAddr1Ø    ….L…/ß MemDataDß MemAddr1ß to_natß DatDIn …0*B …1*B …2*B …3ß MemAddr1ß MemAddr …4ß OBuf2ß OBuf1 …5Nß state(…6Pß desel…7Nß command(…8Pß ds…9ß OBuf10¨Z …:Pß read…;ß stateß begin_rd …<ß MemAddrß to_natß	 AddressIn …=ß	 startaddrß MemAddr …>ß memstartß to_natß	 AddressInØ   bØ     …?Bß MemDataAß MemAddrØ   J…@ß OBuf1Ø   bØ    0¨U …AKß MemDataAß MemAddrØ   J…Bß OBuf1Ø   bØ    0¨X …CL…Dß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …E*B …FBß MemDataBß MemAddrØ   J…Gß OBuf1Ø   bØ	   0¨U …HKß MemDataBß MemAddrØ   J…Iß OBuf1Ø   bØ	   0¨X …JL…Kß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …L*B …MBß MemDataCß MemAddrØ   J…Nß OBuf1Ø   bØ   0¨U …OKß MemDataCß MemAddrØ   J…Pß OBuf1Ø   bØ   0¨X …QL…Rß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …S*B …TBß MemDataDß MemAddrØ   J…Uß OBuf1Ø#   bØ   0¨U …VKß MemDataDß MemAddrØ   J…Wß OBuf1Ø#   bØ   0¨X …XL…Yß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Z*B …[Pß write…\ß stateß begin_wr …]ß MemAddrß to_natß	 AddressIn …^ß	 startaddrß MemAddr …_ß memstartß to_natß	 AddressInØ   bØ     …`ß OBuf10¨Z …aß BWA1ß BWANIn …bß BWB1ß BWBNIn …cß BWC1ß BWCNIn …dß BWD1ß BWDNIn …eß wr1ß TRUE …fPß burst…gß OBuf10¨Z …h*N …iPß begin_rd…jß	 Burst_CntØ     …kNß command(…lPß ds…mß stateß desel …nß OBuf10¨Z …oPß read…pß stateß begin_rd …qß MemAddrß to_natß	 AddressIn …rß	 startaddrß MemAddr …sß memstartß to_natß	 AddressInØ   bØ     …tBß MemDataAß MemAddrØ   J…uß OBuf1Ø   bØ    0¨U …vKß MemDataAß MemAddrØ   J…wß OBuf1Ø   bØ    0¨X …xL…yß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …z*B …{Bß MemDataBß MemAddrØ   J…|ß OBuf1Ø   bØ	   0¨U …}Kß MemDataBß MemAddrØ   J…~ß OBuf1Ø   bØ	   0¨X …L…Äß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Å*B …ÇBß MemDataCß MemAddrØ   J…Éß OBuf1Ø   bØ   0¨U …ÑKß MemDataCß MemAddrØ   J…Öß OBuf1Ø   bØ   0¨X …ÜL…áß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …à*B …âBß MemDataDß MemAddrØ   J…äß OBuf1Ø#   bØ   0¨U …ãKß MemDataDß MemAddrØ   J…åß OBuf1Ø#   bØ   0¨X …çL…éß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …è*B …êPß write…ëß stateß begin_wr …íß MemAddrß to_natß	 AddressIn …ìß	 startaddrß MemAddr …îß memstartß to_natß	 AddressInØ   bØ     …ïß OBuf10¨Z …ñß BWA1ß BWANIn …óß BWB1ß BWBNIn …òß BWC1ß BWCNIn …ôß BWD1ß BWDNIn …öß wr1ß TRUE …õPß burst…úß stateß burst_rd …ùß	 Burst_Cntß	 Burst_CntØ    …ûBß	 Burst_CntØ   J…üß	 Burst_CntØ     …†*B …°ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …¢ß MemAddrß	 startaddrß offset …£Bß MemDataAß MemAddrØ   J…§ß OBuf1Ø   bØ    0¨U …•Kß MemDataAß MemAddrØ   J…¶ß OBuf1Ø   bØ    0¨X …ßL…®ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …©*B …™Bß MemDataBß MemAddrØ   J…´ß OBuf1Ø   bØ	   0¨U …¨Kß MemDataBß MemAddrØ   J…≠ß OBuf1Ø   bØ	   0¨X …ÆL…Øß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …∞*B …±Bß MemDataCß MemAddrØ   J…≤ß OBuf1Ø   bØ   0¨U …≥Kß MemDataCß MemAddrØ   J…¥ß OBuf1Ø   bØ   0¨X …µL…∂ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …∑*B …∏Bß MemDataDß MemAddrØ   J…πß OBuf1Ø#   bØ   0¨U …∫Kß MemDataDß MemAddrØ   J…ªß OBuf1Ø#   bØ   0¨X …ºL…Ωß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …æ*B …ø*N …¿Pß begin_wr…¡ß BWA2ß BWA1 …¬ß BWB2ß BWB1 …√ß BWC2ß BWC1 …ƒß BWD2ß BWD1 …≈ß	 Burst_CntØ     …∆Nß command(…«Pß ds…»ß stateß desel ……ß OBuf10¨Z … Pß read…Àß stateß begin_rd …Ãß MemAddrß to_natß	 AddressIn …Õß	 startaddrß MemAddr …Œß memstartß to_natß	 AddressInØ   bØ     …œBß MemDataAß MemAddrØ   J…–ß OBuf1Ø   bØ    0¨U …—Kß MemDataAß MemAddrØ   J…“ß OBuf1Ø   bØ    0¨X …”L…‘ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …’*B …÷Bß MemDataBß MemAddrØ   J…◊ß OBuf1Ø   bØ	   0¨U …ÿKß MemDataBß MemAddrØ   J…Ÿß OBuf1Ø   bØ	   0¨X …⁄L…€ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …‹*B …›Bß MemDataCß MemAddrØ   J…ﬁß OBuf1Ø   bØ   0¨U …ﬂKß MemDataCß MemAddrØ   J…‡ß OBuf1Ø   bØ   0¨X …·L…‚ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …„*B …‰Bß MemDataDß MemAddrØ   J…Âß OBuf1Ø#   bØ   0¨U …ÊKß MemDataDß MemAddrØ   J…Áß OBuf1Ø#   bØ   0¨X …ËL…Èß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Í*B …ÎPß write…Ïß stateß begin_wr …Ìß MemAddrß to_natß	 AddressIn …Óß	 startaddrß MemAddr …Ôß OBuf10¨Z …ß BWA1ß BWANIn …Òß BWB1ß BWBNIn …Úß BWC1ß BWCNIn …Ûß BWD1ß BWDNIn …Ùß wr1ß TRUE …ıPß burst…ˆß stateß burst_wr …˜ß	 Burst_Cntß	 Burst_CntØ    …¯Bß	 Burst_CntØ   J…˘ß	 Burst_CntØ     …˙*B …˚ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …¸ß MemAddrß	 startaddrß offset …˝ß BWA1ß BWANIn …˛ß BWB1ß BWBNIn  ˝  ß BWC1ß BWCNIn …ß BWD1ß BWDNIn …ß wr1ß TRUE …*N …Pß burst_rd…Nß command(…Pß ds…ß stateß desel …ß OBuf10¨Z …	Pß read…
ß stateß begin_rd …ß MemAddrß to_natß	 AddressIn …ß	 startaddrß MemAddr …ß memstartß to_natß	 AddressInØ   bØ     …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X … L…!ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …"*B …#Bß MemDataDß MemAddrØ   J…$ß OBuf1Ø#   bØ   0¨U …%Kß MemDataDß MemAddrØ   J…&ß OBuf1Ø#   bØ   0¨X …'L…(ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …)*B …*Pß write…+ß stateß begin_wr …,ß MemAddrß to_natß	 AddressIn …-ß	 startaddrß MemAddr ….ß memstartß to_natß	 AddressInØ   bØ     …/ß OBuf10¨Z …0ß BWA1ß BWANIn …1ß BWB1ß BWBNIn …2ß BWC1ß BWCNIn …3ß BWD1ß BWDNIn …4ß wr1ß TRUE …5Pß burst…6ß	 Burst_Cntß	 Burst_CntØ    …7Bß	 Burst_CntØ   J…8ß	 Burst_CntØ     …9*B …:ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …;ß MemAddrß	 startaddrß offset …<Bß MemDataAß MemAddrØ   J…=ß OBuf1Ø   bØ    0¨U …>Kß MemDataAß MemAddrØ   J…?ß OBuf1Ø   bØ    0¨X …@L…Aß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …B*B …CBß MemDataBß MemAddrØ   J…Dß OBuf1Ø   bØ	   0¨U …EKß MemDataBß MemAddrØ   J…Fß OBuf1Ø   bØ	   0¨X …GL…Hß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …I*B …JBß MemDataCß MemAddrØ   J…Kß OBuf1Ø   bØ   0¨U …LKß MemDataCß MemAddrØ   J…Mß OBuf1Ø   bØ   0¨X …NL…Oß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …P*B …QBß MemDataDß MemAddrØ   J…Rß OBuf1Ø#   bØ   0¨U …SKß MemDataDß MemAddrØ   J…Tß OBuf1Ø#   bØ   0¨X …UL…Vß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …W*B …X*N …YPß burst_wr…ZNß command(…[Pß ds…\ß stateß desel …]ß OBuf10¨Z …^Pß read…_ß stateß begin_rd …`ß MemAddrß to_natß	 AddressIn …aß	 startaddrß MemAddr …bß memstartß to_natß	 AddressInØ   bØ     …cBß MemDataAß MemAddrØ   J…dß OBuf1Ø   bØ    0¨U …eKß MemDataAß MemAddrØ   J…fß OBuf1Ø   bØ    0¨X …gL…hß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …i*B …jBß MemDataBß MemAddrØ   J…kß OBuf1Ø   bØ	   0¨U …lKß MemDataBß MemAddrØ   J…mß OBuf1Ø   bØ	   0¨X …nL…oß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …p*B …qBß MemDataCß MemAddrØ   J…rß OBuf1Ø   bØ   0¨U …sKß MemDataCß MemAddrØ   J…tß OBuf1Ø   bØ   0¨X …uL…vß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …w*B …xBß MemDataDß MemAddrØ   J…yß OBuf1Ø#   bØ   0¨U …zKß MemDataDß MemAddrØ   J…{ß OBuf1Ø#   bØ   0¨X …|L…}ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …~*B …Pß write…Äß stateß begin_wr …Åß MemAddrß to_natß	 AddressIn …Çß	 startaddrß MemAddr …Éß memstartß to_natß	 AddressInØ   bØ     …Ñß OBuf10¨Z …Öß BWA1ß BWANIn …Üß BWB1ß BWBNIn …áß BWC1ß BWCNIn …àß BWD1ß BWDNIn …âß wr1ß TRUE …äPß burst…ãß	 Burst_Cntß	 Burst_CntØ    …åBß	 Burst_CntØ   J…çß	 Burst_CntØ     …é*B …èß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …êß MemAddrß	 startaddrß offset …ëß BWA1ß BWANIn …íß BWB1ß BWBNIn …ìß BWC1ß BWCNIn …îß BWD1ß BWDNIn …ïß wr1ß TRUE …ñ*N …ó*N …òBß OENegIn¨0J…ôß D_zd0¨Zß OBuf2}Ø   ß ns …ö*B …õ*B …úBß OENegIn¨1J…ùß D_zd0¨Z …ûL…üß D_zdß OBuf2 …†*B …°*; …¢ß
 DataOutBlk/ß iuØ   bØ    A…£ß DataOut_Delay;ß D_zdß i…§sß D_GlitchDataß VitalGlitchDataArrayTypeØ   bØ     …•)…¶ß VitalPathDelay01Zß	 OutSignalß DataOutß iß OutSignalName≠   "Data"ß OutTempß D_zdß iß Modeß VitalTransportß
 GlitchDataß D_GlitchDataß iß PathsØ   ß InputChangeTimeß CLKInß
 LAST_EVENTß	 PathDelayß tpd_CLK_DQA0ß PathConditionß OENegIn¨0Ø   ß InputChangeTimeß OENegInß
 LAST_EVENTß	 PathDelayß tpd_OENeg_DQA0ß PathConditionß TRUE …ß*; …®*Aß
 DataOutBlk …©*9ß Behavior …™ß	 WireDelay9(…´)…¨ß w_1ß VitalWireDelayß A0_ipdß A0ß tipd_A0 …≠ß w_2ß VitalWireDelayß A1_ipdß A1ß tipd_A1 …Æß w_3ß VitalWireDelayß A2_ipdß A2ß tipd_A2 …Øß w_4ß VitalWireDelayß A3_ipdß A3ß tipd_A3 …∞ß w_5ß VitalWireDelayß A4_ipdß A4ß tipd_A4 …±ß w_6ß VitalWireDelayß A5_ipdß A5ß tipd_A5 …≤ß w_7ß VitalWireDelayß A6_ipdß A6ß tipd_A6 …≥ß w_8ß VitalWireDelayß A7_ipdß A7ß tipd_A7 …¥ß w_9ß VitalWireDelayß A8_ipdß A8ß tipd_A8 …µß w_10ß VitalWireDelayß A9_ipdß A9ß tipd_A9 …∂ß w_11ß VitalWireDelayß A10_ipdß A10ß tipd_A10 …∑ß w_12ß VitalWireDelayß A11_ipdß A11ß tipd_A11 …∏ß w_13ß VitalWireDelayß A12_ipdß A12ß tipd_A12 …πß w_14ß VitalWireDelayß A13_ipdß A13ß tipd_A13 …∫ß w_15ß VitalWireDelayß A14_ipdß A14ß tipd_A14 …ªß w_16ß VitalWireDelayß A15_ipdß A15ß tipd_A15 …ºß w_17ß VitalWireDelayß A16_ipdß A16ß tipd_A16 …Ωß w_21ß VitalWireDelayß DQA0_ipdß DQA0ß	 tipd_DQA0 …æß w_22ß VitalWireDelayß DQA1_ipdß DQA1ß	 tipd_DQA1 …øß w_23ß VitalWireDelayß DQA2_ipdß DQA2ß	 tipd_DQA2 …¿ß w_24ß VitalWireDelayß DQA3_ipdß DQA3ß	 tipd_DQA3 …¡ß w_25ß VitalWireDelayß DQA4_ipdß DQA4ß	 tipd_DQA4 …¬ß w_26ß VitalWireDelayß DQA5_ipdß DQA5ß	 tipd_DQA5 …√ß w_27ß VitalWireDelayß DQA6_ipdß DQA6ß	 tipd_DQA6 …ƒß w_28ß VitalWireDelayß DQA7_ipdß DQA7ß	 tipd_DQA7 …≈ß w_29ß VitalWireDelayß DQA8_ipdß DQA8ß	 tipd_DQA8 …∆ß w_31ß VitalWireDelayß DQB0_ipdß DQB0ß	 tipd_DQB0 …«ß w_32ß VitalWireDelayß DQB1_ipdß DQB1ß	 tipd_DQB1 …»ß w_33ß VitalWireDelayß DQB2_ipdß DQB2ß	 tipd_DQB2 ……ß w_34ß VitalWireDelayß DQB3_ipdß DQB3ß	 tipd_DQB3 … ß w_35ß VitalWireDelayß DQB4_ipdß DQB4ß	 tipd_DQB4 …Àß w_36ß VitalWireDelayß DQB5_ipdß DQB5ß	 tipd_DQB5 …Ãß w_37ß VitalWireDelayß DQB6_ipdß DQB6ß	 tipd_DQB6 …Õß w_38ß VitalWireDelayß DQB7_ipdß DQB7ß	 tipd_DQB7 …Œß w_39ß VitalWireDelayß DQB8_ipdß DQB8ß	 tipd_DQB8 …œß w_41ß VitalWireDelayß DQC0_ipdß DQC0ß	 tipd_DQC0 …–ß w_42ß VitalWireDelayß DQC1_ipdß DQC1ß	 tipd_DQC1 …—ß w_43ß VitalWireDelayß DQC2_ipdß DQC2ß	 tipd_DQC2 …“ß w_44ß VitalWireDelayß DQC3_ipdß DQC3ß	 tipd_DQC3 …”ß w_45ß VitalWireDelayß DQC4_ipdß DQC4ß	 tipd_DQC4 …‘ß w_46ß VitalWireDelayß DQC5_ipdß DQC5ß	 tipd_DQC5 …’ß w_47ß VitalWireDelayß DQC6_ipdß DQC6ß	 tipd_DQC6 …÷ß w_48ß VitalWireDelayß DQC7_ipdß DQC7ß	 tipd_DQC7 …◊ß w_49ß VitalWireDelayß DQC8_ipdß DQC8ß	 tipd_DQC8 …ÿß w_51ß VitalWireDelayß DQD0_ipdß DQD0ß	 tipd_DQD0 …Ÿß w_52ß VitalWireDelayß DQD1_ipdß DQD1ß	 tipd_DQD1 …⁄ß w_53ß VitalWireDelayß DQD2_ipdß DQD2ß	 tipd_DQD2 …€ß w_54ß VitalWireDelayß DQD3_ipdß DQD3ß	 tipd_DQD3 …‹ß w_55ß VitalWireDelayß DQD4_ipdß DQD4ß	 tipd_DQD4 …›ß w_56ß VitalWireDelayß DQD5_ipdß DQD5ß	 tipd_DQD5 …ﬁß w_57ß VitalWireDelayß DQD6_ipdß DQD6ß	 tipd_DQD6 …ﬂß w_58ß VitalWireDelayß DQD7_ipdß DQD7ß	 tipd_DQD7 …‡ß w_59ß VitalWireDelayß DQD8_ipdß DQD8ß	 tipd_DQD8 …·ß w_61ß VitalWireDelayß ADV_ipdß ADVß tipd_ADV …‚ß w_62ß VitalWireDelayß R_ipdß Rß tipd_R …„ß w_63ß VitalWireDelayß CLKENNeg_ipdß CLKENNegß tipd_CLKENNeg …‰ß w_64ß VitalWireDelayß
 BWDNeg_ipdß BWDNegß tipd_BWDNeg …Âß w_65ß VitalWireDelayß
 BWCNeg_ipdß BWCNegß tipd_BWCNeg …Êß w_66ß VitalWireDelayß
 BWBNeg_ipdß BWBNegß tipd_BWBNeg …Áß w_67ß VitalWireDelayß
 BWANeg_ipdß BWANegß tipd_BWANeg …Ëß w_68ß VitalWireDelayß
 CE1Neg_ipdß CE1Negß tipd_CE1Neg …Èß w_69ß VitalWireDelayß
 CE2Neg_ipdß CE2Negß tipd_CE2Neg …Íß w_70ß VitalWireDelayß CE2_ipdß CE2ß tipd_CE2 …Îß w_71ß VitalWireDelayß CLK_ipdß CLKß tipd_CLK …Ïß w_72ß VitalWireDelayß
 LBONeg_ipdß LBONegß tipd_LBONeg …Ìß w_73ß VitalWireDelayß	 OENeg_ipdß OENegß
 tipd_OENeg …Ó*9ß	 WireDelay …*ß rtl ™
V 000076 60 7 1556616330067 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2V 000068 60 562 1556616363294 ./src/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
     …)&ß ieee …*'ß ieee	ß std_logic_1164	1 …,2ß addr_ctrl_out(….+…/ß ASIZEß integerØ    …0ß BWSIZEß integerØ   …1 …3,…4ß clkuß	 std_logic …7ß resetuß	 std_logic …9ß lb_addruß std_logic_vectorß ASIZEØ   bØ     …:ß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …;ß lb_rw_nuß	 std_logic …<ß ram_rw_nvß	 std_logic …=ß lb_adv_ld_nuß	 std_logic …>ß ram_adv_ld_nvß	 std_logic …?ß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …@ß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …A …B*ß addr_ctrl_out ™
V 000071 60 7 1556616363294 ./src/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1556616363485 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1556616363482 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
     …F8ß RTL.ß addr_ctrl_out(…Jpß lb_bw_nß std_logic_vectorß BWSIZEØ   bØ     …M)…Oß lb_bw_n_ß lb_bw …T;ß clkß reset…U)…VBß reset¨1J…Wß ram_addr0¨0 …Xß ram_rw_n¨0 …Yß ram_adv_ld_n¨0 …Zß ram_bw_n0¨0 …[Kß rising_edgeß clkJ…]ß ram_addrß lb_addr …^ß ram_rw_nß lb_rw_n …_ß ram_adv_ld_nß lb_adv_ld_n …`ß ram_bw_nß lb_bw_n …b*B …c*; …g*ß RTL ™
V 000078 60 7 1556616363482 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1556616363295 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P ram_addr _out std_logic_vector[ASIZE-1:0]
P lb_rw_n _in std_logic
P ram_rw_n _out std_logic
P lb_adv_ld_n _in std_logic
P ram_adv_ld_n _out std_logic
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 994 1556616363295 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1556616363295
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 64 1 . 47
BWSIZE 1 30 141 1 . 48
clk 2 29 217 1 . 52
reset 3 29 307 1 . 55
~std_logic_vector{{ASIZE-1}~downto~0}~12 4 5 396 1 . 57
~NATURAL~range~{ASIZE-1}~downto~0~12 5 5 675 1 . 57
"-" 9 10 928 0 . 0
~ANONYMOUS 10 24 996 0 . 0
~ANONYMOUS 11 24 1049 0 . 0
lb_addr 21 29 1104 1 . 57
~std_logic_vector{{ASIZE-1}~downto~0}~122 22 5 1178 1 . 58
~NATURAL~range~{ASIZE-1}~downto~0~121 23 5 1459 1 . 58
ram_addr 24 29 1713 1 . 58
lb_rw_n 25 29 1789 1 . 59
ram_rw_n 26 29 1880 1 . 60
lb_adv_ld_n 27 29 1971 1 . 61
ram_adv_ld_n 28 29 2062 1 . 62
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2152 1 . 63
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2433 1 . 63
lb_bw 31 29 2687 1 . 63
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2762 1 . 64
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3043 1 . 64
ram_bw_n 34 29 3297 1 . 64
#SPECIFICATION 
#END
I 000033 54 3370 0 addr_ctrl_out
12
1
12
00000044
1
./src/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 438 1556616363560 ./src/data_inout.vhd*data_inout
Ver. 1.01
     …)&ß ieee …*'ß ieee	ß std_logic_1164	1 …-2ß
 data_inout(…/+…0ß DSIZEß integerØ$    …1ß BWSIZEß integerØ   …2 …4,…5ß clkuß	 std_logic …8ß resetuß	 std_logic …:ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …;ß data_inuß std_logic_vectorß DSIZEØ   bØ     …<ß dqwß std_logic_vectorß DSIZEØ   bØ     …=ß	 read_datavß std_logic_vectorß DSIZEØ   bØ    …> …?*ß
 data_inout ™
V 000065 60 7 1556616363560 ./src/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1556616363595 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 2598 1556616363590 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
     …B8ß RTL.ß
 data_inout(…Fpß	 tri_r_n_wß std_logic_vectorß DSIZEØ   bØ     …Gpß
 write_dataß std_logic_vectorß DSIZEØ   bØ     …L)…Rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Sß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Tß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Uß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Vß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Wß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Xß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Yß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Zß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …[ß dqØ	   ß
 write_dataØ	   Pß	 tri_r_n_wØ	   ¨1L¨Z …\ß dqØ
   ß
 write_dataØ
   Pß	 tri_r_n_wØ
   ¨1L¨Z …]ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …^ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …_ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …`ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …bß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …cß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …dß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …eß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …fß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …gß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …hß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …iß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …jß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …kß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …lß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …mß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …nß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …oß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …pß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …qß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …sß dqØ!   ß
 write_dataØ!   Pß	 tri_r_n_wØ!   ¨1L¨Z …tß dqØ"   ß
 write_dataØ"   Pß	 tri_r_n_wØ"   ¨1L¨Z …uß dqØ#   ß
 write_dataØ#   Pß	 tri_r_n_wØ#   ¨1L¨Z …Üß	 read_dataß dq …ä;ß clkß reset…ã)…åBß reset¨1J…çß	 tri_r_n_w0¨0 …éß
 write_data0¨0 …è*B …êBß clk¨1J…ëß	 tri_r_n_w_ß ctrl_in_rw_n …íß
 write_dataß data_in …î*B …ï*; …ú*ß RTL ™
V 000072 60 7 1556616363590 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1556616363561 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1556616363561 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1556616363561
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 48
BWSIZE 1 30 138 1 . 49
clk 2 29 214 1 . 53
reset 3 29 304 1 . 56
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 393 1 . 58
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 672 1 . 58
"-" 9 10 925 0 . 0
~ANONYMOUS 10 24 993 0 . 0
~ANONYMOUS 11 24 1046 0 . 0
ctrl_in_rw_n 21 29 1101 1 . 58
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1175 1 . 59
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1456 1 . 59
data_in 24 29 1710 1 . 59
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1785 1 . 60
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2066 1 . 60
dq 27 29 2320 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2395 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2676 1 . 61
read_data 30 29 2930 1 . 61
#SPECIFICATION 
#END
I 000030 54 3003 0 data_inout
12
1
12
00000045
1
./src/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
69
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
68
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000063 60 6912 1556616363705 ./src/idt71v3556.vhd*idt71v3556
Ver. 1.01
     …&ß IEEE 'ß IEEE	ß std_logic_1164	1 …'ß IEEE	ß VITAL_timing	1 …'ß IEEE	ß VITAL_primitives	1 …'ß work	ß	 gen_utils	1 …'ß work	ß conversions	1 …"2ß
 idt71v3556(…#+…%ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …&ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …'ß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …(ß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …)ß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …*ß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …+ß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …,ß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …-ß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 ….ß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …/ß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …0ß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …1ß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …2ß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …3ß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …4ß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …5ß tipd_A16ß VitalDelayType01ß VitalZeroDelay01 …6ß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …7ß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …8ß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …9ß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …:ß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …;ß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …<ß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …=ß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …>ß	 tipd_DQA8ß VitalDelayType01ß VitalZeroDelay01 …?ß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …@ß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …Aß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …Bß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …Cß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …Dß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …Eß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …Fß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …Gß	 tipd_DQB8ß VitalDelayType01ß VitalZeroDelay01 …Hß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Iß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …Jß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …Kß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …Lß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …Mß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …Nß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …Oß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …Pß	 tipd_DQC8ß VitalDelayType01ß VitalZeroDelay01 …Qß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …Rß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …Sß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …Tß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …Uß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …Vß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …Wß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …Xß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …Yß	 tipd_DQD8ß VitalDelayType01ß VitalZeroDelay01 …Zß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …[ß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …\ß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …]ß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …^ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …_ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …aß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …bß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …cß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …dß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …eß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …fß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …hß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …iß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …kß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …lß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …nß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …pß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …qß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …rß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …sß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay …tß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …uß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …vß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …xß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …yß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …zß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …{ß thold_R_CLKß VitalDelayTypeß	 UnitDelay …|ß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …}ß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …~ß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …Äß InstancePathß STRINGß DefaultInstancePath …Åß TimingChecksOnß BOOLEANß DefaultTimingChecks …Çß MsgOnß BOOLEANß DefaultMsgOn …Éß XOnß BOOLEANß
 DefaultXon …Ñß SeverityModeß SEVERITY_LEVELß WARNING …Üß TimingModelß STRINGß DefaultTimingModel…á …à,…âß A0uß	 std_logic¨U …äß A1uß	 std_logic¨U …ãß A2uß	 std_logic¨U …åß A3uß	 std_logic¨U …çß A4uß	 std_logic¨U …éß A5uß	 std_logic¨U …èß A6uß	 std_logic¨U …êß A7uß	 std_logic¨U …ëß A8uß	 std_logic¨U …íß A9uß	 std_logic¨U …ìß A10uß	 std_logic¨U …îß A11uß	 std_logic¨U …ïß A12uß	 std_logic¨U …ñß A13uß	 std_logic¨U …óß A14uß	 std_logic¨U …òß A15uß	 std_logic¨U …ôß A16uß	 std_logic¨U …öß DQA0wß	 std_logic¨U …õß DQA1wß	 std_logic¨U …úß DQA2wß	 std_logic¨U …ùß DQA3wß	 std_logic¨U …ûß DQA4wß	 std_logic¨U …üß DQA5wß	 std_logic¨U …†ß DQA6wß	 std_logic¨U …°ß DQA7wß	 std_logic¨U …¢ß DQA8wß	 std_logic¨U …£ß DQB0wß	 std_logic¨U …§ß DQB1wß	 std_logic¨U …•ß DQB2wß	 std_logic¨U …¶ß DQB3wß	 std_logic¨U …ßß DQB4wß	 std_logic¨U …®ß DQB5wß	 std_logic¨U …©ß DQB6wß	 std_logic¨U …™ß DQB7wß	 std_logic¨U …´ß DQB8wß	 std_logic¨U …¨ß DQC0wß	 std_logic¨U …≠ß DQC1wß	 std_logic¨U …Æß DQC2wß	 std_logic¨U …Øß DQC3wß	 std_logic¨U …∞ß DQC4wß	 std_logic¨U …±ß DQC5wß	 std_logic¨U …≤ß DQC6wß	 std_logic¨U …≥ß DQC7wß	 std_logic¨U …¥ß DQC8wß	 std_logic¨U …µß DQD0wß	 std_logic¨U …∂ß DQD1wß	 std_logic¨U …∑ß DQD2wß	 std_logic¨U …∏ß DQD3wß	 std_logic¨U …πß DQD4wß	 std_logic¨U …∫ß DQD5wß	 std_logic¨U …ªß DQD6wß	 std_logic¨U …ºß DQD7wß	 std_logic¨U …Ωß DQD8wß	 std_logic¨U …æß ADVuß	 std_logic¨U …øß Ruß	 std_logic¨U …¿ß CLKENNeguß	 std_logic¨U …¡ß BWDNeguß	 std_logic¨U …¬ß BWCNeguß	 std_logic¨U …√ß BWBNeguß	 std_logic¨U …ƒß BWANeguß	 std_logic¨U …≈ß CE1Neguß	 std_logic¨U …∆ß CE2Neguß	 std_logic¨U …«ß CE2uß	 std_logic¨U …»ß CLKuß	 std_logic¨U ……ß LBONeguß	 std_logic¨1 … ß OENeguß	 std_logic¨U…À …Ãdß VITAL_LEVEL0.ß
 idt71v35562(ß TRUE …Õ*ß
 idt71v3556 ™
V 000065 60 7 1556616363705 ./src/idt71v3556.vhd*idt71v3556__opt
2I 000044 52 17605         1556616363815 rtl
1182____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
211
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
213
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
213
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
213
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
215
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
216
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
217
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
218
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
219
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
220
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
221
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
222
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
223
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
224
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
225
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
226
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
227
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
228
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
229
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
230
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
231
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
232
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
233
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
234
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
235
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
236
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
237
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
238
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
239
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
240
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
241
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
242
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
243
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
244
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
245
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
246
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
247
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
248
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
249
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
250
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
251
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
252
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
253
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
254
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
255
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
256
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
257
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
258
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
259
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
260
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
261
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
262
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
263
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
264
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
265
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
266
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
267
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
268
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
269
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
270
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
271
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
272
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
273
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
274
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
275
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
276
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
277
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
278
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
279
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
280
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
288
0
1
WireDelay
0
0
1
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 139 0
363
1
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 140 66
366
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 141 66
367
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 142 66
368
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 143 66
369
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 144 1
370
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 145 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 145 0
370
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 146 66
370
136
67
0
1
13 ~ ~ 144 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 147 2
371
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 148 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 148 0
371
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 149 66
371
137
67
0
1
13 ~ ~ 147 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 150 3
372
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 151 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 151 0
372
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 152 66
372
138
67
0
1
13 ~ ~ 150 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 153 4
373
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 154 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 154 0
373
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 155 66
373
139
67
0
1
13 ~ ~ 153 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 156 5
374
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 157 0
374
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 158 66
374
140
68
0
1
13 ~ ~ 156 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 159 66
376
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 160 66
377
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 161 6
378
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 162 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 162 0
378
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 163 66
378
143
67
0
1
13 ~ ~ 161 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 164 66
379
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 165 66
380
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 166 66
381
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 167 66
382
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 168 66
383
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 169 66
384
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 170 66
385
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 171 7
493
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 171 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 177 66
500
151
1
13 ~ ~ 171 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 178 0
502
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 179 8
502
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 179 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 180 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 181 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
181
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 182 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 183 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
183
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 184 0
0
-1
66
0
1
0
0
185
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 186 0
0
-1
65
0
1
0
0
187
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 188 0
0
-1
65
0
1
0
0
189
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 190 9
502
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
1
13 ~ ~ 179 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 191 0
503
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 192 10
503
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
1
13 ~ ~ 190 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 193 1
505
92
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il1
7169
1
13 ~ ~ 194 2
506
93
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il2
7169
1
13 ~ ~ 195 3
507
94
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il3
7169
1
13 ~ ~ 196 4
508
95
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il
7169
1
13 ~ ~ 197 5
509
96
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 193 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 194 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 195 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 196 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
1
ln0
7169
1
13 ~ ~ 198 6
511
97
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln1
7169
1
13 ~ ~ 199 7
512
98
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln2
7169
1
13 ~ ~ 200 8
513
99
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln3
7169
1
13 ~ ~ 201 9
514
100
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln
7169
1
13 ~ ~ 202 10
515
101
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 198 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 199 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 200 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 201 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 203 67
517
152
1
13 ~ ~ 192 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 204 11
519
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 205 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 205 0
519
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 206 68
519
153
1
13 ~ ~ 204 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1179 0
1402
2
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1180 116
1402
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1181 68
1402
159
0
1
13 ~ ~ 1180 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
0
0
V 000071 60 33023 1556616363796 ./src/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
     …“8ß rtl.ß
 idt71v3556(…”dß VITAL_LEVEL0.ß rtl8(ß TRUE …’kß partIDß STRING≠   "idt71v3156" …◊pß A0_ipdß
 std_ulogic¨U …ÿpß A1_ipdß
 std_ulogic¨U …Ÿpß A2_ipdß
 std_ulogic¨U …⁄pß A3_ipdß
 std_ulogic¨U …€pß A4_ipdß
 std_ulogic¨U …‹pß A5_ipdß
 std_ulogic¨U …›pß A6_ipdß
 std_ulogic¨U …ﬁpß A7_ipdß
 std_ulogic¨U …ﬂpß A8_ipdß
 std_ulogic¨U …‡pß A9_ipdß
 std_ulogic¨U …·pß A10_ipdß
 std_ulogic¨U …‚pß A11_ipdß
 std_ulogic¨U …„pß A12_ipdß
 std_ulogic¨U …‰pß A13_ipdß
 std_ulogic¨U …Âpß A14_ipdß
 std_ulogic¨U …Êpß A15_ipdß
 std_ulogic¨U …Ápß A16_ipdß
 std_ulogic¨U …Ëpß DQA0_ipdß
 std_ulogic¨U …Èpß DQA1_ipdß
 std_ulogic¨U …Ípß DQA2_ipdß
 std_ulogic¨U …Îpß DQA3_ipdß
 std_ulogic¨U …Ïpß DQA4_ipdß
 std_ulogic¨U …Ìpß DQA5_ipdß
 std_ulogic¨U …Ópß DQA6_ipdß
 std_ulogic¨U …Ôpß DQA7_ipdß
 std_ulogic¨U …pß DQA8_ipdß
 std_ulogic¨U …Òpß DQB0_ipdß
 std_ulogic¨U …Úpß DQB1_ipdß
 std_ulogic¨U …Ûpß DQB2_ipdß
 std_ulogic¨U …Ùpß DQB3_ipdß
 std_ulogic¨U …ıpß DQB4_ipdß
 std_ulogic¨U …ˆpß DQB5_ipdß
 std_ulogic¨U …˜pß DQB6_ipdß
 std_ulogic¨U …¯pß DQB7_ipdß
 std_ulogic¨U …˘pß DQB8_ipdß
 std_ulogic¨U …˙pß DQC0_ipdß
 std_ulogic¨U …˚pß DQC1_ipdß
 std_ulogic¨U …¸pß DQC2_ipdß
 std_ulogic¨U …˝pß DQC3_ipdß
 std_ulogic¨U …˛pß DQC4_ipdß
 std_ulogic¨U  ˇ   pß DQC5_ipdß
 std_ulogic¨U …pß DQC6_ipdß
 std_ulogic¨U …pß DQC7_ipdß
 std_ulogic¨U …pß DQC8_ipdß
 std_ulogic¨U …pß DQD0_ipdß
 std_ulogic¨U …pß DQD1_ipdß
 std_ulogic¨U …pß DQD2_ipdß
 std_ulogic¨U …pß DQD3_ipdß
 std_ulogic¨U …pß DQD4_ipdß
 std_ulogic¨U …	pß DQD5_ipdß
 std_ulogic¨U …
pß DQD6_ipdß
 std_ulogic¨U …pß DQD7_ipdß
 std_ulogic¨U …pß DQD8_ipdß
 std_ulogic¨U …pß ADV_ipdß
 std_ulogic¨U …pß R_ipdß
 std_ulogic¨U …pß CLKENNeg_ipdß
 std_ulogic¨U …pß
 BWDNeg_ipdß
 std_ulogic¨U …pß
 BWCNeg_ipdß
 std_ulogic¨U …pß
 BWBNeg_ipdß
 std_ulogic¨U …pß
 BWANeg_ipdß
 std_ulogic¨U …pß
 CE1Neg_ipdß
 std_ulogic¨U …pß
 CE2Neg_ipdß
 std_ulogic¨U …pß CE2_ipdß
 std_ulogic¨U …pß CLK_ipdß
 std_ulogic¨U …pß
 LBONeg_ipdß
 std_ulogic¨1 …pß	 OENeg_ipdß
 std_ulogic¨U …)…!ß	 WireDelay9…")…$ß w_1ß VitalWireDelayß A0_ipdß A0ß tipd_A0 …%ß w_2ß VitalWireDelayß A1_ipdß A1ß tipd_A1 …&ß w_3ß VitalWireDelayß A2_ipdß A2ß tipd_A2 …'ß w_4ß VitalWireDelayß A3_ipdß A3ß tipd_A3 …(ß w_5ß VitalWireDelayß A4_ipdß A4ß tipd_A4 …)ß w_6ß VitalWireDelayß A5_ipdß A5ß tipd_A5 …*ß w_7ß VitalWireDelayß A6_ipdß A6ß tipd_A6 …+ß w_8ß VitalWireDelayß A7_ipdß A7ß tipd_A7 …,ß w_9ß VitalWireDelayß A8_ipdß A8ß tipd_A8 …-ß w_10ß VitalWireDelayß A9_ipdß A9ß tipd_A9 ….ß w_11ß VitalWireDelayß A10_ipdß A10ß tipd_A10 …/ß w_12ß VitalWireDelayß A11_ipdß A11ß tipd_A11 …0ß w_13ß VitalWireDelayß A12_ipdß A12ß tipd_A12 …1ß w_14ß VitalWireDelayß A13_ipdß A13ß tipd_A13 …2ß w_15ß VitalWireDelayß A14_ipdß A14ß tipd_A14 …3ß w_16ß VitalWireDelayß A15_ipdß A15ß tipd_A15 …4ß w_17ß VitalWireDelayß A16_ipdß A16ß tipd_A16 …5ß w_21ß VitalWireDelayß DQA0_ipdß DQA0ß	 tipd_DQA0 …6ß w_22ß VitalWireDelayß DQA1_ipdß DQA1ß	 tipd_DQA1 …7ß w_23ß VitalWireDelayß DQA2_ipdß DQA2ß	 tipd_DQA2 …8ß w_24ß VitalWireDelayß DQA3_ipdß DQA3ß	 tipd_DQA3 …9ß w_25ß VitalWireDelayß DQA4_ipdß DQA4ß	 tipd_DQA4 …:ß w_26ß VitalWireDelayß DQA5_ipdß DQA5ß	 tipd_DQA5 …;ß w_27ß VitalWireDelayß DQA6_ipdß DQA6ß	 tipd_DQA6 …<ß w_28ß VitalWireDelayß DQA7_ipdß DQA7ß	 tipd_DQA7 …=ß w_29ß VitalWireDelayß DQA8_ipdß DQA8ß	 tipd_DQA8 …>ß w_31ß VitalWireDelayß DQB0_ipdß DQB0ß	 tipd_DQB0 …?ß w_32ß VitalWireDelayß DQB1_ipdß DQB1ß	 tipd_DQB1 …@ß w_33ß VitalWireDelayß DQB2_ipdß DQB2ß	 tipd_DQB2 …Aß w_34ß VitalWireDelayß DQB3_ipdß DQB3ß	 tipd_DQB3 …Bß w_35ß VitalWireDelayß DQB4_ipdß DQB4ß	 tipd_DQB4 …Cß w_36ß VitalWireDelayß DQB5_ipdß DQB5ß	 tipd_DQB5 …Dß w_37ß VitalWireDelayß DQB6_ipdß DQB6ß	 tipd_DQB6 …Eß w_38ß VitalWireDelayß DQB7_ipdß DQB7ß	 tipd_DQB7 …Fß w_39ß VitalWireDelayß DQB8_ipdß DQB8ß	 tipd_DQB8 …Gß w_41ß VitalWireDelayß DQC0_ipdß DQC0ß	 tipd_DQC0 …Hß w_42ß VitalWireDelayß DQC1_ipdß DQC1ß	 tipd_DQC1 …Iß w_43ß VitalWireDelayß DQC2_ipdß DQC2ß	 tipd_DQC2 …Jß w_44ß VitalWireDelayß DQC3_ipdß DQC3ß	 tipd_DQC3 …Kß w_45ß VitalWireDelayß DQC4_ipdß DQC4ß	 tipd_DQC4 …Lß w_46ß VitalWireDelayß DQC5_ipdß DQC5ß	 tipd_DQC5 …Mß w_47ß VitalWireDelayß DQC6_ipdß DQC6ß	 tipd_DQC6 …Nß w_48ß VitalWireDelayß DQC7_ipdß DQC7ß	 tipd_DQC7 …Oß w_49ß VitalWireDelayß DQC8_ipdß DQC8ß	 tipd_DQC8 …Pß w_51ß VitalWireDelayß DQD0_ipdß DQD0ß	 tipd_DQD0 …Qß w_52ß VitalWireDelayß DQD1_ipdß DQD1ß	 tipd_DQD1 …Rß w_53ß VitalWireDelayß DQD2_ipdß DQD2ß	 tipd_DQD2 …Sß w_54ß VitalWireDelayß DQD3_ipdß DQD3ß	 tipd_DQD3 …Tß w_55ß VitalWireDelayß DQD4_ipdß DQD4ß	 tipd_DQD4 …Uß w_56ß VitalWireDelayß DQD5_ipdß DQD5ß	 tipd_DQD5 …Vß w_57ß VitalWireDelayß DQD6_ipdß DQD6ß	 tipd_DQD6 …Wß w_58ß VitalWireDelayß DQD7_ipdß DQD7ß	 tipd_DQD7 …Xß w_59ß VitalWireDelayß DQD8_ipdß DQD8ß	 tipd_DQD8 …Yß w_61ß VitalWireDelayß ADV_ipdß ADVß tipd_ADV …Zß w_62ß VitalWireDelayß R_ipdß Rß tipd_R …[ß w_63ß VitalWireDelayß CLKENNeg_ipdß CLKENNegß tipd_CLKENNeg …\ß w_64ß VitalWireDelayß
 BWDNeg_ipdß BWDNegß tipd_BWDNeg …]ß w_65ß VitalWireDelayß
 BWCNeg_ipdß BWCNegß tipd_BWCNeg …^ß w_66ß VitalWireDelayß
 BWBNeg_ipdß BWBNegß tipd_BWBNeg …_ß w_67ß VitalWireDelayß
 BWANeg_ipdß BWANegß tipd_BWANeg …`ß w_68ß VitalWireDelayß
 CE1Neg_ipdß CE1Negß tipd_CE1Neg …aß w_69ß VitalWireDelayß
 CE2Neg_ipdß CE2Negß tipd_CE2Neg …bß w_70ß VitalWireDelayß CE2_ipdß CE2ß tipd_CE2 …cß w_71ß VitalWireDelayß CLK_ipdß CLKß tipd_CLK …dß w_72ß VitalWireDelayß
 LBONeg_ipdß LBONegß tipd_LBONeg …eß w_73ß VitalWireDelayß	 OENeg_ipdß OENegß
 tipd_OENeg …g*9 …lß Behavior9…n,…oß BWDNInuß
 std_ulogic¨U …pß BWCNInuß
 std_ulogic¨U …qß BWBNInuß
 std_ulogic¨U …rß BWANInuß
 std_ulogic¨U …sß DatDInuß std_logic_vectorØ   bØ     …tß DatCInuß std_logic_vectorØ   bØ     …uß DatBInuß std_logic_vectorØ   bØ     …vß DatAInuß std_logic_vectorØ   bØ     …wß DataOutvß std_logic_vectorØ#   bØ    …x0¨Z …yß CLKInuß
 std_ulogic¨U …zß CKENInuß
 std_ulogic¨U …{ß	 AddressInuß std_logic_vectorØ   bØ     …|ß OENegInuß
 std_ulogic¨U …}ß RInuß
 std_ulogic¨U …~ß ADVInuß
 std_ulogic¨U …ß CE2Inuß
 std_ulogic¨U …Äß LBONegInuß
 std_ulogic¨1 …Åß CE1NegInuß
 std_ulogic¨U …Çß CE2NegInuß
 std_ulogic¨U…É …Ñ,6…Öß BWDNInß
 BWDNeg_ipd…Üß BWCNInß
 BWCNeg_ipd…áß BWBNInß
 BWBNeg_ipd…àß BWANInß
 BWANeg_ipd…âß CLKInß CLK_ipd…äß CKENInß CLKENNeg_ipd…ãß OENegInß	 OENeg_ipd…åß RInß R_ipd…çß ADVInß ADV_ipd…éß CE2Inß CE2_ipd…èß LBONegInß
 LBONeg_ipd…êß CE1NegInß
 CE1Neg_ipd…ëß CE2NegInß
 CE2Neg_ipd…íß DataOutØ    ß DQA0…ìß DataOutØ   ß DQA1…îß DataOutØ   ß DQA2…ïß DataOutØ   ß DQA3…ñß DataOutØ   ß DQA4…óß DataOutØ   ß DQA5…òß DataOutØ   ß DQA6…ôß DataOutØ   ß DQA7…öß DataOutØ   ß DQA8…õß DataOutØ	   ß DQB0…úß DataOutØ
   ß DQB1…ùß DataOutØ   ß DQB2…ûß DataOutØ   ß DQB3…üß DataOutØ   ß DQB4…†ß DataOutØ   ß DQB5…°ß DataOutØ   ß DQB6…¢ß DataOutØ   ß DQB7…£ß DataOutØ   ß DQB8…§ß DataOutØ   ß DQC0…•ß DataOutØ   ß DQC1…¶ß DataOutØ   ß DQC2…ßß DataOutØ   ß DQC3…®ß DataOutØ   ß DQC4…©ß DataOutØ   ß DQC5…™ß DataOutØ   ß DQC6…´ß DataOutØ   ß DQC7…¨ß DataOutØ   ß DQC8…≠ß DataOutØ   ß DQD0…Æß DataOutØ   ß DQD1…Øß DataOutØ   ß DQD2…∞ß DataOutØ   ß DQD3…±ß DataOutØ   ß DQD4…≤ß DataOutØ    ß DQD5…≥ß DataOutØ!   ß DQD6…¥ß DataOutØ"   ß DQD7…µß DataOutØ#   ß DQD8…∂ß DatAInØ    ß DQA0_ipd…∑ß DatAInØ   ß DQA1_ipd…∏ß DatAInØ   ß DQA2_ipd…πß DatAInØ   ß DQA3_ipd…∫ß DatAInØ   ß DQA4_ipd…ªß DatAInØ   ß DQA5_ipd…ºß DatAInØ   ß DQA6_ipd…Ωß DatAInØ   ß DQA7_ipd…æß DatAInØ   ß DQA8_ipd…øß DatBInØ    ß DQB0_ipd…¿ß DatBInØ   ß DQB1_ipd…¡ß DatBInØ   ß DQB2_ipd…¬ß DatBInØ   ß DQB3_ipd…√ß DatBInØ   ß DQB4_ipd…ƒß DatBInØ   ß DQB5_ipd…≈ß DatBInØ   ß DQB6_ipd…∆ß DatBInØ   ß DQB7_ipd…«ß DatBInØ   ß DQB8_ipd…»ß DatCInØ    ß DQC0_ipd……ß DatCInØ   ß DQC1_ipd… ß DatCInØ   ß DQC2_ipd…Àß DatCInØ   ß DQC3_ipd…Ãß DatCInØ   ß DQC4_ipd…Õß DatCInØ   ß DQC5_ipd…Œß DatCInØ   ß DQC6_ipd…œß DatCInØ   ß DQC7_ipd…–ß DatCInØ   ß DQC8_ipd…—ß DatDInØ    ß DQD0_ipd…“ß DatDInØ   ß DQD1_ipd…”ß DatDInØ   ß DQD2_ipd…‘ß DatDInØ   ß DQD3_ipd…’ß DatDInØ   ß DQD4_ipd…÷ß DatDInØ   ß DQD5_ipd…◊ß DatDInØ   ß DQD6_ipd…ÿß DatDInØ   ß DQD7_ipd…Ÿß DatDInØ   ß DQD8_ipd…⁄ß	 AddressInØ    ß A0_ipd…€ß	 AddressInØ   ß A1_ipd…‹ß	 AddressInØ   ß A2_ipd…›ß	 AddressInØ   ß A3_ipd…ﬁß	 AddressInØ   ß A4_ipd…ﬂß	 AddressInØ   ß A5_ipd…‡ß	 AddressInØ   ß A6_ipd…·ß	 AddressInØ   ß A7_ipd…‚ß	 AddressInØ   ß A8_ipd…„ß	 AddressInØ	   ß A9_ipd…‰ß	 AddressInØ
   ß A10_ipd…Âß	 AddressInØ   ß A11_ipd…Êß	 AddressInØ   ß A12_ipd…Áß	 AddressInØ   ß A13_ipd…Ëß	 AddressInØ   ß A14_ipd…Èß	 AddressInØ   ß A15_ipd…Íß	 AddressInØ   ß A16_ipd…Î …Ólß	 mem_state(ß desel…Ôß begin_rd…ß begin_wr…Òß burst_rd…Úß burst_wr…Û …ıpß stateß	 mem_state …˜lß sequence(gØ    aØ   .ß INTEGER`Ø   aØ    …¯lß seqtab(gØ    aØ   .ß sequence …˙kß il0ß sequenceØ    Ø   Ø   Ø    …˚kß il1ß sequenceØ    Ø   Ø   Ø    …¸kß il2ß sequenceØ    Ø   Ø   Ø    …˝kß il3ß sequenceØ    Ø   Ø   Ø    …˛kß ilß seqtabß il0ß il1ß il2ß il3  ˇ  kß ln0ß sequenceØ    Ø   Ø   Ø    …kß ln1ß sequenceØ    Ø   Ø   Ø    …kß ln2ß sequenceØ    Ø   Ø   Ø    …kß ln3ß sequenceØ    Ø   Ø   Ø    …kß lnß seqtabß ln0ß ln1ß ln2ß ln3 …pß	 Burst_Seqß seqtab …pß D_zdß std_logic_vectorØ#   bØ     …
)…ß Burst_Setup;…)…Bß LBONegIn¨1J…ß	 Burst_Seqß il …L…ß	 Burst_Seqß ln …*B …D …*;ß Burst_Setup …ß Behavior;ß BWDNInß BWCNInß BWBNInß BWANInß DatDInß DatCIn…ß DatBInß DatAInß CLKInß CKENInß	 AddressInß RIn…ß OENegInß ADVInß CE2Inß CE1NegInß CE2NegIn…!lß command_type(ß ds…"ß burst…#ß read…$ß write…% …(sß Tviol_BWDN_CLKß X01¨0 …)sß TD_BWDN_CLKß VitalTimingDataType …+sß Tviol_BWCN_CLKß X01¨0 …,sß TD_BWCN_CLKß VitalTimingDataType ….sß Tviol_BWBN_CLKß X01¨0 …/sß TD_BWBN_CLKß VitalTimingDataType …1sß Tviol_BWAN_CLKß X01¨0 …2sß TD_BWAN_CLKß VitalTimingDataType …4sß Tviol_CKENIn_CLKß X01¨0 …5sß TD_CKENIn_CLKß VitalTimingDataType …7sß Tviol_ADVIn_CLKß X01¨0 …8sß TD_ADVIn_CLKß VitalTimingDataType …:sß Tviol_CE1NegIn_CLKß X01¨0 …;sß TD_CE1NegIn_CLKß VitalTimingDataType …=sß Tviol_CE2NegIn_CLKß X01¨0 …>sß TD_CE2NegIn_CLKß VitalTimingDataType …@sß Tviol_CE2In_CLKß X01¨0 …Asß TD_CE2In_CLKß VitalTimingDataType …Csß Tviol_RIn_CLKß X01¨0 …Dsß
 TD_RIn_CLKß VitalTimingDataType …Fsß Tviol_DatDIn_CLKß X01¨0 …Gsß TD_DatDIn_CLKß VitalTimingDataType …Isß Tviol_DatCIn_CLKß X01¨0 …Jsß TD_DatCIn_CLKß VitalTimingDataType …Lsß Tviol_DatBIn_CLKß X01¨0 …Msß TD_DatBIn_CLKß VitalTimingDataType …Osß Tviol_DatAIn_CLKß X01¨0 …Psß TD_DatAIn_CLKß VitalTimingDataType …Rsß Tviol_AddressIn_CLKß X01¨0 …Ssß TD_AddressIn_CLKß VitalTimingDataType …Usß	 Pviol_CLKß X01¨0 …Vsß PD_CLKß VitalPeriodDataTypeß VitalPeriodDataInit …Ylß MemStore(gØ    aØ÷¸  .ß INTEGER…Z`Ø   aØˇ   …\sß MemDataAß MemStore …]sß MemDataBß MemStore …^sß MemDataCß MemStore …_sß MemDataDß MemStore …asß MemAddrß NATURAL`Ø    aØ÷¸   …bsß MemAddr1ß NATURAL`Ø    aØ÷¸   …csß	 startaddrß NATURAL`Ø    aØ÷¸   …esß	 Burst_Cntß NATURAL`Ø    aØ   Ø     …fsß memstartß NATURAL`Ø    aØ   Ø     …gsß offsetß INTEGER`Ø   aØ   Ø     …isß commandß command_type …ksß BWD1ß UX01 …lsß BWC1ß UX01 …msß BWB1ß UX01 …nsß BWA1ß UX01 …psß BWD2ß UX01 …qsß BWC2ß UX01 …rsß BWB2ß UX01 …ssß BWA2ß UX01 …usß wr1ß booleanß false …vsß wr2ß booleanß false …wsß wr3ß booleanß false …zsß	 Violationß X01¨0 …|sß OBuf1ß std_logic_vectorØ#   bØ    …}0¨Z …~sß OBuf2ß std_logic_vectorØ#   bØ    …0¨Z …Å)…ÜBß TimingChecksOnJ…àß VitalSetupHoldCheck…âß
 TestSignalß BWDNIn…äß TestSignalName≠   "BWD"…ãß	 RefSignalß CLKIn…åß RefSignalName≠   "CLK"…çß	 SetupHighß tsetup_BWANeg_CLK…éß SetupLowß tsetup_BWANeg_CLK…èß HoldHighß thold_BWANeg_CLK…êß HoldLowß thold_BWANeg_CLK…ëß CheckEnabledß CKENIn¨0…íß RefTransition¨/…ìß	 HeaderMsgß InstancePath!ß partID…îß
 TimingDataß TD_BWDN_CLK…ïß XOnß XOn…ñß MsgOnß MsgOn…óß	 Violationß Tviol_BWDN_CLK …ôß VitalSetupHoldCheck…öß
 TestSignalß BWCNIn…õß TestSignalName≠   "BWC"…úß	 RefSignalß CLKIn…ùß RefSignalName≠   "CLK"…ûß	 SetupHighß tsetup_BWANeg_CLK…üß SetupLowß tsetup_BWANeg_CLK…†ß HoldHighß thold_BWANeg_CLK…°ß HoldLowß thold_BWANeg_CLK…¢ß CheckEnabledß CKENIn¨0…£ß RefTransition¨/…§ß	 HeaderMsgß InstancePath!ß partID…•ß
 TimingDataß TD_BWCN_CLK…¶ß XOnß XOn…ßß MsgOnß MsgOn…®ß	 Violationß Tviol_BWCN_CLK …™ß VitalSetupHoldCheck…´ß
 TestSignalß BWBNIn…¨ß TestSignalName≠   "BWB"…≠ß	 RefSignalß CLKIn…Æß RefSignalName≠   "CLK"…Øß	 SetupHighß tsetup_BWANeg_CLK…∞ß SetupLowß tsetup_BWANeg_CLK…±ß HoldHighß thold_BWANeg_CLK…≤ß HoldLowß thold_BWANeg_CLK…≥ß CheckEnabledß CKENIn¨0…¥ß RefTransition¨/…µß	 HeaderMsgß InstancePath!ß partID…∂ß
 TimingDataß TD_BWBN_CLK…∑ß XOnß XOn…∏ß MsgOnß MsgOn…πß	 Violationß Tviol_BWBN_CLK …ªß VitalSetupHoldCheck…ºß
 TestSignalß BWANIn…Ωß TestSignalName≠   "BWA"…æß	 RefSignalß CLKIn…øß RefSignalName≠   "CLK"…¿ß	 SetupHighß tsetup_BWANeg_CLK…¡ß SetupLowß tsetup_BWANeg_CLK…¬ß HoldHighß thold_BWANeg_CLK…√ß HoldLowß thold_BWANeg_CLK…ƒß CheckEnabledß CKENIn¨0…≈ß RefTransition¨/…∆ß	 HeaderMsgß InstancePath!ß partID…«ß
 TimingDataß TD_BWAN_CLK…»ß XOnß XOn……ß MsgOnß MsgOn… ß	 Violationß Tviol_BWAN_CLK …Ãß VitalSetupHoldCheck…Õß
 TestSignalß CKENIn…Œß TestSignalName≠
   "CLKENNeg"…œß	 RefSignalß CLKIn…–ß RefSignalName≠   "CLK"…—ß	 SetupHighß tsetup_CLKENNeg_CLK…“ß SetupLowß tsetup_CLKENNeg_CLK…”ß HoldHighß thold_CLKENNeg_CLK…‘ß HoldLowß thold_CLKENNeg_CLK…’ß CheckEnabledß TRUE…÷ß RefTransition¨/…◊ß	 HeaderMsgß InstancePath!ß partID…ÿß
 TimingDataß TD_CKENIn_CLK…Ÿß XOnß XOn…⁄ß MsgOnß MsgOn…€ß	 Violationß Tviol_CKENIn_CLK …›ß VitalSetupHoldCheck…ﬁß
 TestSignalß ADVIn…ﬂß TestSignalName≠   "ADV"…‡ß	 RefSignalß CLKIn…·ß RefSignalName≠   "CLK"…‚ß	 SetupHighß tsetup_ADV_CLK…„ß SetupLowß tsetup_ADV_CLK…‰ß HoldHighß thold_ADV_CLK…Âß HoldLowß thold_ADV_CLK…Êß CheckEnabledß CKENIn¨0…Áß RefTransition¨/…Ëß	 HeaderMsgß InstancePath!ß partID…Èß
 TimingDataß TD_ADVIn_CLK…Íß XOnß XOn…Îß MsgOnß MsgOn…Ïß	 Violationß Tviol_ADVIn_CLK …Óß VitalSetupHoldCheck…Ôß
 TestSignalß CE1NegIn…ß TestSignalName≠   "CE1Neg"…Òß	 RefSignalß CLKIn…Úß RefSignalName≠   "CLK"…Ûß	 SetupHighß tsetup_CE2_CLK…Ùß SetupLowß tsetup_CE2_CLK…ıß HoldHighß thold_CE2_CLK…ˆß HoldLowß thold_CE2_CLK…˜ß CheckEnabledß CKENIn¨0…¯ß RefTransition¨/…˘ß	 HeaderMsgß InstancePath!ß partID…˙ß
 TimingDataß TD_CE1NegIn_CLK…˚ß XOnß XOn…¸ß MsgOnß MsgOn…˝ß	 Violationß Tviol_CE1NegIn_CLK  ˛  ß VitalSetupHoldCheck…ß
 TestSignalß CE2NegIn…ß TestSignalName≠   "CE2Neg"…ß	 RefSignalß CLKIn…ß RefSignalName≠   "CLK"…ß	 SetupHighß tsetup_CE2_CLK…ß SetupLowß tsetup_CE2_CLK…ß HoldHighß thold_CE2_CLK…ß HoldLowß thold_CE2_CLK…	ß CheckEnabledß CKENIn¨0…
ß RefTransition¨/…ß	 HeaderMsgß InstancePath!ß partID…ß
 TimingDataß TD_CE2NegIn_CLK…ß XOnß XOn…ß MsgOnß MsgOn…ß	 Violationß Tviol_CE2NegIn_CLK …ß VitalSetupHoldCheck…ß
 TestSignalß CE2In…ß TestSignalName≠   "CE2"…ß	 RefSignalß CLKIn…ß RefSignalName≠   "CLK"…ß	 SetupHighß tsetup_CE2_CLK…ß SetupLowß tsetup_CE2_CLK…ß HoldHighß thold_CE2_CLK…ß HoldLowß thold_CE2_CLK…ß CheckEnabledß CKENIn¨0…ß RefTransition¨/…ß	 HeaderMsgß InstancePath!ß partID…ß
 TimingDataß TD_CE2In_CLK…ß XOnß XOn…ß MsgOnß MsgOn… ß	 Violationß Tviol_CE2In_CLK …"ß VitalSetupHoldCheck…#ß
 TestSignalß RIn…$ß TestSignalName≠   "R"…%ß	 RefSignalß CLKIn…&ß RefSignalName≠   "CLK"…'ß	 SetupHighß tsetup_R_CLK…(ß SetupLowß tsetup_R_CLK…)ß HoldHighß thold_R_CLK…*ß HoldLowß thold_R_CLK…+ß CheckEnabledß CKENIn¨0…,ß RefTransition¨/…-ß	 HeaderMsgß InstancePath!ß partID….ß
 TimingDataß
 TD_RIn_CLK…/ß XOnß XOn…0ß MsgOnß MsgOn…1ß	 Violationß Tviol_RIn_CLK …3ß VitalSetupHoldCheck…4ß
 TestSignalß	 AddressIn…5ß TestSignalName≠	   "Address"…6ß	 RefSignalß CLKIn…7ß RefSignalName≠   "CLK"…8ß	 SetupHighß tsetup_A0_CLK…9ß SetupLowß tsetup_A0_CLK…:ß HoldHighß thold_A0_CLK…;ß HoldLowß thold_A0_CLK…<ß CheckEnabledß CKENIn¨0…=ß RefTransition¨/…>ß	 HeaderMsgß InstancePath!ß partID…?ß
 TimingDataß TD_AddressIn_CLK…@ß XOnß XOn…Aß MsgOnß MsgOn…Bß	 Violationß Tviol_AddressIn_CLK …Dß VitalSetupHoldCheck…Eß
 TestSignalß DatDIn…Fß TestSignalName≠   "DatD"…Gß	 RefSignalß CLKIn…Hß RefSignalName≠   "CLK"…Iß	 SetupHighß tsetup_DQA0_CLK…Jß SetupLowß tsetup_DQA0_CLK…Kß HoldHighß thold_DQA0_CLK…Lß HoldLowß thold_DQA0_CLK…Mß CheckEnabledß CKENIn¨0…Nß RefTransition¨/…Oß	 HeaderMsgß InstancePath!ß partID…Pß
 TimingDataß TD_DatDIn_CLK…Qß XOnß XOn…Rß MsgOnß MsgOn…Sß	 Violationß Tviol_DatDIn_CLK …Uß VitalSetupHoldCheck…Vß
 TestSignalß DatCIn…Wß TestSignalName≠   "DatC"…Xß	 RefSignalß CLKIn…Yß RefSignalName≠   "CLK"…Zß	 SetupHighß tsetup_DQA0_CLK…[ß SetupLowß tsetup_DQA0_CLK…\ß HoldHighß thold_DQA0_CLK…]ß HoldLowß thold_DQA0_CLK…^ß CheckEnabledß CKENIn¨0…_ß RefTransition¨/…`ß	 HeaderMsgß InstancePath!ß partID…aß
 TimingDataß TD_DatCIn_CLK…bß XOnß XOn…cß MsgOnß MsgOn…dß	 Violationß Tviol_DatCIn_CLK …fß VitalSetupHoldCheck…gß
 TestSignalß DatBIn…hß TestSignalName≠   "DatB"…iß	 RefSignalß CLKIn…jß RefSignalName≠   "CLK"…kß	 SetupHighß tsetup_DQA0_CLK…lß SetupLowß tsetup_DQA0_CLK…mß HoldHighß thold_DQA0_CLK…nß HoldLowß thold_DQA0_CLK…oß CheckEnabledß CKENIn¨0…pß RefTransition¨/…qß	 HeaderMsgß InstancePath!ß partID…rß
 TimingDataß TD_DatBIn_CLK…sß XOnß XOn…tß MsgOnß MsgOn…uß	 Violationß Tviol_DatBIn_CLK …wß VitalSetupHoldCheck…xß
 TestSignalß DatAIn…yß TestSignalName≠   "DatA"…zß	 RefSignalß CLKIn…{ß RefSignalName≠   "CLK"…|ß	 SetupHighß tsetup_DQA0_CLK…}ß SetupLowß tsetup_DQA0_CLK…~ß HoldHighß thold_DQA0_CLK…ß HoldLowß thold_DQA0_CLK…Äß CheckEnabledß CKENIn¨0…Åß RefTransition¨/…Çß	 HeaderMsgß InstancePath!ß partID…Éß
 TimingDataß TD_DatAIn_CLK…Ñß XOnß XOn…Öß MsgOnß MsgOn…Üß	 Violationß Tviol_DatAIn_CLK …àß VitalPeriodPulseCheck…âß
 TestSignalß CLKIn…äß TestSignalName≠   "CLK"…ãß Periodß tperiod_CLK_posedge…åß PulseWidthLowß tpw_CLK_negedge…çß PulseWidthHighß tpw_CLK_posedge…éß
 PeriodDataß PD_CLK…èß XOnß XOn…êß MsgOnß MsgOn…ëß	 Violationß	 Pviol_CLK…íß	 HeaderMsgß InstancePath!ß partID…ìß CheckEnabledß CKENIn¨0 …ïß	 Violationß	 Pviol_CLKXß Tviol_DatAIn_CLKXß Tviol_DatBIn_CLK…ñXß Tviol_DatCIn_CLKXß Tviol_DatDIn_CLKX…óß Tviol_AddressIn_CLKXß Tviol_RIn_CLKX…òß Tviol_CE2In_CLKXß Tviol_CE2NegIn_CLKX…ôß Tviol_CE1NegIn_CLKXß Tviol_ADVIn_CLKX…öß Tviol_CKENIn_CLKXß Tviol_BWAN_CLKX…õß Tviol_BWBN_CLKXß Tviol_BWCN_CLKX…úß Tviol_BWDN_CLK …üGß	 Violation¨0…†Hß InstancePath!ß partID!≠   ": simulation may be"!…°≠&   " inaccurate due to timing violations"…¢Iß SeverityMode …§*B …™Bß rising_edgeß CLKInWß CKENIn¨0J…´G_ß Is_Xß BWDNIn…¨Hß InstancePath!ß partID!≠   ": Unusable value for BWDN"…≠Iß SeverityMode …ÆG_ß Is_Xß BWCNIn…ØHß InstancePath!ß partID!≠   ": Unusable value for BWCN"…∞Iß SeverityMode …±G_ß Is_Xß BWBNIn…≤Hß InstancePath!ß partID!≠   ": Unusable value for BWBN"…≥Iß SeverityMode …¥G_ß Is_Xß BWANIn…µHß InstancePath!ß partID!≠   ": Unusable value for BWAN"…∂Iß SeverityMode …∑G_ß Is_Xß RIn…∏Hß InstancePath!ß partID!≠   ": Unusable value for R"…πIß SeverityMode …∫G_ß Is_Xß ADVIn…ªHß InstancePath!ß partID!≠   ": Unusable value for ADV"…ºIß SeverityMode …ΩG_ß Is_Xß CE2In…æHß InstancePath!ß partID!≠   ": Unusable value for CE2"…øIß SeverityMode …¿G_ß Is_Xß CE1NegIn…¡Hß InstancePath!ß partID!≠   ": Unusable value for CE1Neg"…¬Iß SeverityMode …√G_ß Is_Xß CE2NegIn…ƒHß InstancePath!ß partID!≠   ": Unusable value for CE2Neg"…≈Iß SeverityMode …»Bß ADVIn¨0Wß CE1NegIn¨1Xß CE2NegIn¨1X……ß CE2In¨0J… ß commandß ds …ÀKß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1W…Ãß ADVIn¨0J…ÕBß RIn¨1J…Œß commandß read …œL…–ß commandß write …—*B …“Kß ADVIn¨1Wß CE1NegIn¨0Wß CE2NegIn¨0W…”ß CE2In¨1J…‘ß commandß burst …’L…÷Gß false…◊Hß InstancePath!ß partID!≠   ": Could not decode "…ÿ!≠
   "command."…ŸIß SeverityMode …⁄*B …‹ß wr3ß wr2 …›ß wr2ß wr1 …ﬁß wr1ß false …‡Bß wr3J…·Bß BWA2¨0J…‚Bß	 Violation¨XJ…„ß MemDataAß MemAddr1Ø    …‰L…Âß MemDataAß MemAddr1ß to_natß DatAIn …Ê*B …Á*B …ËBß BWB2¨0J…ÈBß	 Violation¨XJ…Íß MemDataBß MemAddr1Ø    …ÎL…Ïß MemDataBß MemAddr1ß to_natß DatBIn …Ì*B …Ó*B …ÔBß BWC2¨0J…Bß	 Violation¨XJ…Òß MemDataCß MemAddr1Ø    …ÚL…Ûß MemDataCß MemAddr1ß to_natß DatCIn …Ù*B …ı*B …ˆBß BWD2¨0J…˜Bß	 Violation¨XJ…¯ß MemDataDß MemAddr1Ø    …˘L…˙ß MemDataDß MemAddr1ß to_natß DatDIn …˚*B …¸*B …˝*B  ˝  ß MemAddr1ß MemAddr …ß OBuf2ß OBuf1 …Nß state(…Pß desel…Nß command(…Pß ds…ß OBuf10¨Z …	Pß read…
ß stateß begin_rd …ß MemAddrß to_natß	 AddressIn …ß	 startaddrß MemAddr …ß memstartß to_natß	 AddressInØ   bØ     …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X … L…!ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …"*B …#Bß MemDataDß MemAddrØ   J…$ß OBuf1Ø#   bØ   0¨U …%Kß MemDataDß MemAddrØ   J…&ß OBuf1Ø#   bØ   0¨X …'L…(ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …)*B …*Pß write…+ß stateß begin_wr …,ß MemAddrß to_natß	 AddressIn …-ß	 startaddrß MemAddr ….ß memstartß to_natß	 AddressInØ   bØ     …/ß OBuf10¨Z …0ß BWA1ß BWANIn …1ß BWB1ß BWBNIn …2ß BWC1ß BWCNIn …3ß BWD1ß BWDNIn …4ß wr1ß TRUE …5Pß burst…6ß OBuf10¨Z …7*N …9Pß begin_rd…:ß	 Burst_CntØ     …;Nß command(…<Pß ds…=ß stateß desel …>ß OBuf10¨Z …?Pß read…@ß stateß begin_rd …Aß MemAddrß to_natß	 AddressIn …Bß	 startaddrß MemAddr …Cß memstartß to_natß	 AddressInØ   bØ     …DBß MemDataAß MemAddrØ   J…Eß OBuf1Ø   bØ    0¨U …FKß MemDataAß MemAddrØ   J…Gß OBuf1Ø   bØ    0¨X …HL…Iß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …J*B …KBß MemDataBß MemAddrØ   J…Lß OBuf1Ø   bØ	   0¨U …MKß MemDataBß MemAddrØ   J…Nß OBuf1Ø   bØ	   0¨X …OL…Pß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Q*B …RBß MemDataCß MemAddrØ   J…Sß OBuf1Ø   bØ   0¨U …TKß MemDataCß MemAddrØ   J…Uß OBuf1Ø   bØ   0¨X …VL…Wß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …X*B …YBß MemDataDß MemAddrØ   J…Zß OBuf1Ø#   bØ   0¨U …[Kß MemDataDß MemAddrØ   J…\ß OBuf1Ø#   bØ   0¨X …]L…^ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …_*B …`Pß write…aß stateß begin_wr …bß MemAddrß to_natß	 AddressIn …cß	 startaddrß MemAddr …dß memstartß to_natß	 AddressInØ   bØ     …eß OBuf10¨Z …fß BWA1ß BWANIn …gß BWB1ß BWBNIn …hß BWC1ß BWCNIn …iß BWD1ß BWDNIn …jß wr1ß TRUE …kPß burst…lß stateß burst_rd …mß	 Burst_Cntß	 Burst_CntØ    …nBß	 Burst_CntØ   J…oß	 Burst_CntØ     …p*B …qß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …rß MemAddrß	 startaddrß offset …sBß MemDataAß MemAddrØ   J…tß OBuf1Ø   bØ    0¨U …uKß MemDataAß MemAddrØ   J…vß OBuf1Ø   bØ    0¨X …wL…xß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …y*B …zBß MemDataBß MemAddrØ   J…{ß OBuf1Ø   bØ	   0¨U …|Kß MemDataBß MemAddrØ   J…}ß OBuf1Ø   bØ	   0¨X …~L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Ä*B …ÅBß MemDataCß MemAddrØ   J…Çß OBuf1Ø   bØ   0¨U …ÉKß MemDataCß MemAddrØ   J…Ñß OBuf1Ø   bØ   0¨X …ÖL…Üß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …á*B …àBß MemDataDß MemAddrØ   J…âß OBuf1Ø#   bØ   0¨U …äKß MemDataDß MemAddrØ   J…ãß OBuf1Ø#   bØ   0¨X …åL…çß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …é*B …è*N …ëPß begin_wr…íß BWA2ß BWA1 …ìß BWB2ß BWB1 …îß BWC2ß BWC1 …ïß BWD2ß BWD1 …ñß	 Burst_CntØ     …óNß command(…òPß ds…ôß stateß desel …öß OBuf10¨Z …õPß read…úß stateß begin_rd …ùß MemAddrß to_natß	 AddressIn …ûß	 startaddrß MemAddr …üß memstartß to_natß	 AddressInØ   bØ     …†Bß MemDataAß MemAddrØ   J…°ß OBuf1Ø   bØ    0¨U …¢Kß MemDataAß MemAddrØ   J…£ß OBuf1Ø   bØ    0¨X …§L…•ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …¶*B …ßBß MemDataBß MemAddrØ   J…®ß OBuf1Ø   bØ	   0¨U …©Kß MemDataBß MemAddrØ   J…™ß OBuf1Ø   bØ	   0¨X …´L…¨ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …≠*B …ÆBß MemDataCß MemAddrØ   J…Øß OBuf1Ø   bØ   0¨U …∞Kß MemDataCß MemAddrØ   J…±ß OBuf1Ø   bØ   0¨X …≤L…≥ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …¥*B …µBß MemDataDß MemAddrØ   J…∂ß OBuf1Ø#   bØ   0¨U …∑Kß MemDataDß MemAddrØ   J…∏ß OBuf1Ø#   bØ   0¨X …πL…∫ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …ª*B …ºPß write…Ωß stateß begin_wr …æß MemAddrß to_natß	 AddressIn …øß	 startaddrß MemAddr …¿ß OBuf10¨Z …¡ß BWA1ß BWANIn …¬ß BWB1ß BWBNIn …√ß BWC1ß BWCNIn …ƒß BWD1ß BWDNIn …≈ß wr1ß TRUE …∆Pß burst…«ß stateß burst_wr …»ß	 Burst_Cntß	 Burst_CntØ    ……Bß	 Burst_CntØ   J… ß	 Burst_CntØ     …À*B …Ãß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …Õß MemAddrß	 startaddrß offset …Œß BWA1ß BWANIn …œß BWB1ß BWBNIn …–ß BWC1ß BWCNIn …—ß BWD1ß BWDNIn …“ß wr1ß TRUE …”*N …’Pß burst_rd…÷Nß command(…◊Pß ds…ÿß stateß desel …Ÿß OBuf10¨Z …⁄Pß read…€ß stateß begin_rd …‹ß MemAddrß to_natß	 AddressIn …›ß	 startaddrß MemAddr …ﬁß memstartß to_natß	 AddressInØ   bØ     …ﬂBß MemDataAß MemAddrØ   J…‡ß OBuf1Ø   bØ    0¨U …·Kß MemDataAß MemAddrØ   J…‚ß OBuf1Ø   bØ    0¨X …„L…‰ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …Â*B …ÊBß MemDataBß MemAddrØ   J…Áß OBuf1Ø   bØ	   0¨U …ËKß MemDataBß MemAddrØ   J…Èß OBuf1Ø   bØ	   0¨X …ÍL…Îß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Ï*B …ÌBß MemDataCß MemAddrØ   J…Óß OBuf1Ø   bØ   0¨U …ÔKß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X …ÒL…Úß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …Û*B …ÙBß MemDataDß MemAddrØ   J…ıß OBuf1Ø#   bØ   0¨U …ˆKß MemDataDß MemAddrØ   J…˜ß OBuf1Ø#   bØ   0¨X …¯L…˘ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …˙*B …˚Pß write…¸ß stateß begin_wr …˝ß MemAddrß to_natß	 AddressIn …˛ß	 startaddrß MemAddr  ¸  ß memstartß to_natß	 AddressInØ   bØ     …ß OBuf10¨Z …ß BWA1ß BWANIn …ß BWB1ß BWBNIn …ß BWC1ß BWCNIn …ß BWD1ß BWDNIn …ß wr1ß TRUE …Pß burst…ß	 Burst_Cntß	 Burst_CntØ    …	Bß	 Burst_CntØ   J…
ß	 Burst_CntØ     …*B …ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …ß MemAddrß	 startaddrß offset …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X … L…!ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …"*B …#Bß MemDataDß MemAddrØ   J…$ß OBuf1Ø#   bØ   0¨U …%Kß MemDataDß MemAddrØ   J…&ß OBuf1Ø#   bØ   0¨X …'L…(ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …)*B …**N …,Pß burst_wr…-Nß command(….Pß ds…/ß stateß desel …0ß OBuf10¨Z …1Pß read…2ß stateß begin_rd …3ß MemAddrß to_natß	 AddressIn …4ß	 startaddrß MemAddr …5ß memstartß to_natß	 AddressInØ   bØ     …6Bß MemDataAß MemAddrØ   J…7ß OBuf1Ø   bØ    0¨U …8Kß MemDataAß MemAddrØ   J…9ß OBuf1Ø   bØ    0¨X …:L…;ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …<*B …=Bß MemDataBß MemAddrØ   J…>ß OBuf1Ø   bØ	   0¨U …?Kß MemDataBß MemAddrØ   J…@ß OBuf1Ø   bØ	   0¨X …AL…Bß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …C*B …DBß MemDataCß MemAddrØ   J…Eß OBuf1Ø   bØ   0¨U …FKß MemDataCß MemAddrØ   J…Gß OBuf1Ø   bØ   0¨X …HL…Iß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …J*B …KBß MemDataDß MemAddrØ   J…Lß OBuf1Ø#   bØ   0¨U …MKß MemDataDß MemAddrØ   J…Nß OBuf1Ø#   bØ   0¨X …OL…Pß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Q*B …RPß write…Sß stateß begin_wr …Tß MemAddrß to_natß	 AddressIn …Uß	 startaddrß MemAddr …Vß memstartß to_natß	 AddressInØ   bØ     …Wß OBuf10¨Z …Xß BWA1ß BWANIn …Yß BWB1ß BWBNIn …Zß BWC1ß BWCNIn …[ß BWD1ß BWDNIn …\ß wr1ß TRUE …]Pß burst…^ß	 Burst_Cntß	 Burst_CntØ    …_Bß	 Burst_CntØ   J…`ß	 Burst_CntØ     …a*B …bß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …cß MemAddrß	 startaddrß offset …dß BWA1ß BWANIn …eß BWB1ß BWBNIn …fß BWC1ß BWCNIn …gß BWD1ß BWDNIn …hß wr1ß TRUE …i*N …k*N …mBß OENegIn¨0J…nß D_zd0¨Zß OBuf2}Ø   ß ns …o*B …q*B …sBß OENegIn¨1J…tß D_zd0¨Z …uL…vß D_zdß OBuf2 …w*B …y*; …~ß
 DataOutBlk/ß iuØ#   bØ    A…ß DataOut_Delay;ß D_zdß i…Äsß D_GlitchDataß VitalGlitchDataArrayTypeØ   bØ     …Å)…Çß VitalPathDelay01Z…Éß	 OutSignalß DataOutß i…Ñß OutSignalName≠   "Data"…Öß OutTempß D_zdß i…Üß Modeß VitalTransport…áß
 GlitchDataß D_GlitchDataß i…àß Paths…âØ   ß InputChangeTimeß CLKInß
 LAST_EVENT…äß	 PathDelayß tpd_CLK_DQA0…ãß PathConditionß OENegIn¨0…åØ   ß InputChangeTimeß OENegInß
 LAST_EVENT…çß	 PathDelayß tpd_OENeg_DQA0…éß PathConditionß TRUE…è…ê …í*; …ì*A …ï*9 …ó*ß rtl ™
V 000072 60 7 1556616363796 ./src/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000042 11 6216 1556616363706 idt71v3556
E idt71v3556 VHDL
L IEEE;STD;
U ieee.vital_timing;STD.STANDARD;ieee.std_logic_1164;
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G InstancePath STRING = DefaultInstancePath
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G MsgOn BOOLEAN = DefaultMsgOn
G XOn BOOLEAN = DefaultXon
G SeverityMode SEVERITY_LEVEL = WARNING
G TimingModel STRING = DefaultTimingModel
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
P ADV _in std_logic = 'U'
P R _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CLK _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
X idt71v3556
I 000042 11 4831 1556616363706 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1556616363706
160
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
tipd_A0 0 30 63 1 . 37
tipd_A1 1 30 165 1 . 38
tipd_A2 2 30 267 1 . 39
tipd_A3 3 30 369 1 . 40
tipd_A4 4 30 471 1 . 41
tipd_A5 5 30 573 1 . 42
tipd_A6 6 30 675 1 . 43
tipd_A7 7 30 777 1 . 44
tipd_A8 8 30 879 1 . 45
tipd_A9 9 30 981 1 . 46
tipd_A10 10 30 1083 1 . 47
tipd_A11 11 30 1188 1 . 48
tipd_A12 12 30 1293 1 . 49
tipd_A13 13 30 1398 1 . 50
tipd_A14 14 30 1503 1 . 51
tipd_A15 15 30 1608 1 . 52
tipd_A16 16 30 1713 1 . 53
tipd_DQA0 17 30 1818 1 . 54
tipd_DQA1 18 30 1923 1 . 55
tipd_DQA2 19 30 2028 1 . 56
tipd_DQA3 20 30 2133 1 . 57
tipd_DQA4 21 30 2238 1 . 58
tipd_DQA5 22 30 2343 1 . 59
tipd_DQA6 23 30 2448 1 . 60
tipd_DQA7 24 30 2553 1 . 61
tipd_DQA8 25 30 2658 1 . 62
tipd_DQB0 26 30 2763 1 . 63
tipd_DQB1 27 30 2868 1 . 64
tipd_DQB2 28 30 2973 1 . 65
tipd_DQB3 29 30 3078 1 . 66
tipd_DQB4 30 30 3183 1 . 67
tipd_DQB5 31 30 3288 1 . 68
tipd_DQB6 32 30 3393 1 . 69
tipd_DQB7 33 30 3498 1 . 70
tipd_DQB8 34 30 3603 1 . 71
tipd_DQC0 35 30 3708 1 . 72
tipd_DQC1 36 30 3813 1 . 73
tipd_DQC2 37 30 3918 1 . 74
tipd_DQC3 38 30 4023 1 . 75
tipd_DQC4 39 30 4128 1 . 76
tipd_DQC5 40 30 4233 1 . 77
tipd_DQC6 41 30 4338 1 . 78
tipd_DQC7 42 30 4443 1 . 79
tipd_DQC8 43 30 4548 1 . 80
tipd_DQD0 44 30 4653 1 . 81
tipd_DQD1 45 30 4758 1 . 82
tipd_DQD2 46 30 4863 1 . 83
tipd_DQD3 47 30 4968 1 . 84
tipd_DQD4 48 30 5073 1 . 85
tipd_DQD5 49 30 5178 1 . 86
tipd_DQD6 50 30 5283 1 . 87
tipd_DQD7 51 30 5388 1 . 88
tipd_DQD8 52 30 5493 1 . 89
tipd_ADV 53 30 5598 1 . 90
tipd_R 54 30 5703 1 . 91
tipd_CLKENNeg 55 30 5808 1 . 92
tipd_BWDNeg 56 30 5913 1 . 93
tipd_BWCNeg 57 30 6018 1 . 94
tipd_BWBNeg 58 30 6123 1 . 95
tipd_BWANeg 59 30 6228 1 . 96
tipd_CE1Neg 60 30 6333 1 . 97
tipd_CE2Neg 61 30 6438 1 . 98
tipd_CE2 62 30 6543 1 . 99
tipd_CLK 63 30 6648 1 . 100
tipd_LBONeg 64 30 6753 1 . 101
tipd_OENeg 65 30 6858 1 . 102
tpd_CLK_DQA0 66 30 6963 1 . 104
tpd_OENeg_DQA0 67 30 7060 1 . 105
tpw_CLK_posedge 68 30 7157 1 . 107
tpw_CLK_negedge 69 30 7275 1 . 108
tperiod_CLK_posedge 70 30 7393 1 . 110
tsetup_CLKENNeg_CLK 71 30 7511 1 . 112
tsetup_A0_CLK 72 30 7629 1 . 113
tsetup_DQA0_CLK 73 30 7747 1 . 114
tsetup_R_CLK 74 30 7865 1 . 115
tsetup_ADV_CLK 75 30 7983 1 . 116
tsetup_CE2_CLK 76 30 8101 1 . 117
tsetup_BWANeg_CLK 77 30 8219 1 . 118
thold_CLKENNeg_CLK 78 30 8337 1 . 120
thold_A0_CLK 79 30 8455 1 . 121
thold_DQA0_CLK 80 30 8573 1 . 122
thold_R_CLK 81 30 8691 1 . 123
thold_ADV_CLK 82 30 8809 1 . 124
thold_CE2_CLK 83 30 8927 1 . 125
thold_BWANeg_CLK 84 30 9045 1 . 126
~STRING~12 85 5 9162 1 . 128
InstancePath 86 30 9276 1 . 128
TimingChecksOn 87 30 9382 1 . 129
MsgOn 88 30 9475 1 . 130
XOn 89 30 9569 1 . 131
SeverityMode 90 30 9662 1 . 132
~STRING~121 91 5 9741 1 . 134
TimingModel 92 30 9855 1 . 134
A0 93 29 9961 1 . 137
A1 94 29 10070 1 . 138
A2 95 29 10179 1 . 139
A3 96 29 10288 1 . 140
A4 97 29 10397 1 . 141
A5 98 29 10506 1 . 142
A6 99 29 10615 1 . 143
A7 100 29 10724 1 . 144
A8 101 29 10834 1 . 145
A9 102 29 10944 1 . 146
A10 103 29 11054 1 . 147
A11 104 29 11166 1 . 148
A12 105 29 11278 1 . 149
A13 106 29 11390 1 . 150
A14 107 29 11502 1 . 151
A15 108 29 11614 1 . 152
A16 109 29 11726 1 . 153
DQA0 110 29 11838 1 . 154
DQA1 111 29 11950 1 . 155
DQA2 112 29 12062 1 . 156
DQA3 113 29 12174 1 . 157
DQA4 114 29 12286 1 . 158
DQA5 115 29 12398 1 . 159
DQA6 116 29 12510 1 . 160
DQA7 117 29 12622 1 . 161
DQA8 118 29 12734 1 . 162
DQB0 119 29 12846 1 . 163
DQB1 120 29 12958 1 . 164
DQB2 121 29 13070 1 . 165
DQB3 122 29 13182 1 . 166
DQB4 123 29 13294 1 . 167
DQB5 124 29 13406 1 . 168
DQB6 125 29 13518 1 . 169
DQB7 126 29 13630 1 . 170
DQB8 127 29 13742 1 . 171
DQC0 128 29 13854 1 . 172
DQC1 129 29 13966 1 . 173
DQC2 130 29 14078 1 . 174
DQC3 131 29 14190 1 . 175
DQC4 132 29 14302 1 . 176
DQC5 133 29 14414 1 . 177
DQC6 134 29 14526 1 . 178
DQC7 135 29 14638 1 . 179
DQC8 136 29 14750 1 . 180
DQD0 137 29 14862 1 . 181
DQD1 138 29 14974 1 . 182
DQD2 139 29 15086 1 . 183
DQD3 140 29 15198 1 . 184
DQD4 141 29 15310 1 . 185
DQD5 142 29 15422 1 . 186
DQD6 143 29 15534 1 . 187
DQD7 144 29 15646 1 . 188
DQD8 145 29 15758 1 . 189
ADV 146 29 15870 1 . 190
R 147 29 15982 1 . 191
CLKENNeg 148 29 16094 1 . 192
BWDNeg 149 29 16206 1 . 193
BWCNeg 150 29 16318 1 . 194
BWBNeg 151 29 16430 1 . 195
BWANeg 152 29 16542 1 . 196
CE1Neg 153 29 16654 1 . 197
CE2Neg 154 29 16766 1 . 198
CE2 155 29 16878 1 . 199
CLK 156 29 16990 1 . 200
LBONeg 157 29 17102 1 . 201
OENeg 158 29 17214 1 . 202
VITAL_LEVEL0 159 11 17326 1 . 204
#SPECIFICATION 
159
#END
I 000031 54 17450 0 idt71v3556
12
1
12
00000034
1
./src/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 4 4
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 5 5
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 6 6
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 7 7
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 8 8
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 9 9
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 10 10
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 11 11
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 12 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 13 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 14 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 66
66
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 67 67
67
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 68 68
68
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 69 69
69
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 70 70
70
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 71 71
71
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 72 72
72
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 73 73
73
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 74 74
74
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 75 75
75
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 76 76
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 77 77
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 78 78
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 79 79
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 80 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 81 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 82 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 83 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 84 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
5
513
5
12 ~ ~ 85 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 86 85
85
1
12 ~ ~ 85 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 87 86
86
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
30
1
30
12 ~ ~ 88 87
87
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 89 88
88
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
30
1
30
12 ~ ~ 90 89
89
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
5
513
5
12 ~ ~ 91 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 92 90
90
1
12 ~ ~ 91 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
I 000044 52 6458          1556616363938 rtl
50______
58
RTL
4
14
std
.
.
1
1
18
top
1
18
13 ~ ~ 0 0
47
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 1 0
50
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
51
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 3 0
52
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 4 0
53
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 5 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 6 0
60
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 7 0
63
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 8 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 15 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 16 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 17 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
17
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 16 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 17 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 24 0
63
2
67
0
1
13 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 25 1
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 26 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 27 0
64
3
67
0
1
13 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
65
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 30 0
65
4
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 31 0
66
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 32 0
67
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 33 3
68
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 34 0
68
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 35 0
68
7
67
0
1
13 ~ ~ 33 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 36 4
72
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 37 0
72
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 38 0
72
8
68
0
1
13 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 39 5
73
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 40 0
73
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 41 0
73
9
69
0
1
13 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 42 0
74
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 43 0
75
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 44 6
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 45 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 46 0
76
12
68
0
1
13 ~ ~ 44 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
clkm
1
3
13 ~ ~ 47 0
80
13
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 49 0
84
0
1
TOP_T
1
114
1
top
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000058 60 1165 1556616363935 ./src/main.vhd*main|21+RTL
Ver. 1.01
     …*8ß RTL.ß main(…/iß top…1+…2ß FLOWTHROUGHß integerØ     …3ß ASIZEß integerØ    …4ß DSIZEß integerØ    …5ß BWSIZEß integerØ   …6 …8,…:ß clkuß	 std_logic …<ß RESET_Nuß	 std_logic …?ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …@ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …Aß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Bß RD_WR_Nuß	 std_logic …Cß ADDR_ADV_LD_Nuß	 std_logic …Dß DMuß std_logic_vectorß BWSIZEØ   bØ     …Hß SAvß std_logic_vectorß ASIZEØ   bØ     …Iß DQwß std_logic_vectorß DSIZEØ   bØ     …Jß RW_Nvß	 std_logic …Kß ADV_LD_Nvß	 std_logic …Lß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …M …N*i …Ppß clkmß	 std_logic …R)…Sß clkmß clk …Tß TOP_Tß top…U+6…Vß FLOWTHROUGHß FLOWTHROUGH…Wß ASIZEß ASIZE…Xß DSIZEß DSIZE…Yß BWSIZEß BWSIZE…Z…[,6…\ß clkß clkm…]ß RESET_Nß RESET_N…`ß ADDRß ADDR…aß DATA_INß DATA_IN…bß DATA_OUTß DATA_OUT…cß RD_WR_Nß RD_WR_N…dß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…eß DMß DM…iß SAß SA…jß DQß DQ…kß RW_Nß RW_N…lß ADV_LD_Nß ADV_LD_N…mß BW_Nß BW_N…n …o* ™
V 000060 60 7 1556616363935 ./src/main.vhd*main|21+RTL__opt
2V 000062 60 574 1556616363994 ./src/pipe_delay.vhd*pipe_delay
Ver. 1.01
     …)&ß ieee …*'ß ieee	ß std_logic_1164	1 ….2ß
 pipe_delay(…0+…1ß FLOWTHROUGHß integerØ     …2ß DSIZEß integerØ$    …3ß BWSIZEß integerØ   …4 …6,…7ß clkuß	 std_logic …:ß resetuß	 std_logic …<ß lb_rw_nuß	 std_logic …=ß
 delay_rw_nvß std_logic_vectorß DSIZEØ   bØ     …?ß
 lb_data_inuß std_logic_vectorß DSIZEØ   bØ     …@ß delay_data_invß std_logic_vectorß DSIZEØ   bØ     …Bß lb_data_outvß std_logic_vectorß DSIZEØ   bØ     …Cß ram_data_outuß std_logic_vectorß DSIZEØ   bØ    …D …H*ß
 pipe_delay ™
V 000065 60 7 1556616363994 ./src/pipe_delay.vhd*pipe_delay__opt
2I 000044 52 2168          1556616364036 RTL
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 3284 1556616364032 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
     …L8ß RTL.ß
 pipe_delay(…Opß	 rw_n_pipeß std_logic_vectorØ   bØ     …Qlß my_array(gØ   bØ    .ß std_logic_vectorß DSIZEØ   bØ     …Spß data_in_pipeß my_array …V)…Xß delay_data_inß data_in_pipeØ   ß FLOWTHROUGH …[;ß	 rw_n_pipeØ    ß	 rw_n_pipeØ   ß	 rw_n_pipeØ   …\)…^ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …_ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …`ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …aß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …bß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …cß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …dß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …eß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …fß
 delay_rw_nß DSIZEØ	   ß	 rw_n_pipeØ   ß FLOWTHROUGH …gß
 delay_rw_nß DSIZEØ
   ß	 rw_n_pipeØ   ß FLOWTHROUGH …hß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …iß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …jß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …kß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …lß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …mß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …nß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …oß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …pß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …qß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …rß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …sß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …tß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …uß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …vß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …wß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …xß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …yß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …zß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …{ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …|ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …}ß
 delay_rw_nß DSIZEØ    ß	 rw_n_pipeØ   ß FLOWTHROUGH …~ß
 delay_rw_nß DSIZEØ!   ß	 rw_n_pipeØ   ß FLOWTHROUGH …ß
 delay_rw_nß DSIZEØ"   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Äß
 delay_rw_nß DSIZEØ#   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Åß
 delay_rw_nß DSIZEØ$   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Ö*; …â;ß clkß reset…ä)…ãBß reset¨1J…åß	 rw_n_pipe0¨0 …çß data_in_pipeØ    0¨0 …éß data_in_pipeØ   0¨0 …èKß rising_edgeß clkJ…êBß clk¨1J…ëß	 rw_n_pipeØ    ß lb_rw_n …íß	 rw_n_pipeØ   bØ   ß	 rw_n_pipeØ   bØ     …îß data_in_pipeØ    ß
 lb_data_in …ïß data_in_pipeØ   ß data_in_pipeØ     …ñ*B …ó*B …ò*; …õ;ß clkß reset…ú)…ùBß reset¨1J…ûß lb_data_out0¨0 …üKß rising_edgeß clkJ…†Bß	 rw_n_pipeØ   ß FLOWTHROUGH¨1J…°ß lb_data_outß ram_data_out …¢*B …£*B …§*; …©*ß RTL ™
V 000072 60 7 1556616364032 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2V 000041 11 447 1556616363995 pipe_delay
E pipe_delay VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_rw_n _in std_logic
P delay_rw_n _out std_logic_vector[DSIZE-1:0]
P lb_data_in _in std_logic_vector[DSIZE-1:0]
P delay_data_in _out std_logic_vector[DSIZE-1:0]
P lb_data_out _out std_logic_vector[DSIZE-1:0]
P ram_data_out _in std_logic_vector[DSIZE-1:0]
X pipe_delay
V 000042 11 1092 1556616363995 pipe_delay
#VLB_VERSION 59
#INFO
pipe_delay
E 1556616363995
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 61 1 . 49
DSIZE 1 30 137 1 . 50
BWSIZE 2 30 214 1 . 51
clk 3 29 290 1 . 55
reset 4 29 380 1 . 58
lb_rw_n 5 29 470 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 6 5 559 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 7 5 839 1 . 61
"-" 11 10 1093 0 . 0
~ANONYMOUS 12 24 1162 0 . 0
~ANONYMOUS 13 24 1215 0 . 0
delay_rw_n 23 29 1270 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 24 5 1344 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~121 25 5 1626 1 . 63
lb_data_in 26 29 1881 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~124 27 5 1956 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~123 28 5 2238 1 . 64
delay_data_in 29 29 2493 1 . 64
~std_logic_vector{{DSIZE-1}~downto~0}~126 30 5 2568 1 . 66
~NATURAL~range~{DSIZE-1}~downto~0~125 31 5 2850 1 . 66
lb_data_out 32 29 3105 1 . 66
~std_logic_vector{{DSIZE-1}~downto~0}~128 33 5 3180 1 . 67
~NATURAL~range~{DSIZE-1}~downto~0~127 34 5 3462 1 . 67
ram_data_out 35 29 3717 1 . 67
#SPECIFICATION 
#END
V 000030 54 3790 0 pipe_delay
12
1
12
00000046
1
./src/pipe_delay.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 3
3
68
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 4
4
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 5
5
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 30 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 31 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 31 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 32 6
6
68
0
1
12 ~ ~ 30 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 33 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 34 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 35 7
7
67
0
1
12 ~ ~ 33 4
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 820 1556616364126 ./src/pipe_stage.vhd*pipe_stage
Ver. 1.01
     …*&ß ieee …+'ß ieee	ß std_logic_1164	1 ….2ß
 pipe_stage(…0+…1ß DSIZEß integerØ    …2ß ASIZEß integerØ$    …3ß BWSIZEß integerØ   …4 …6,…7ß clkuß	 std_logic …:ß resetuß	 std_logic …<ß addruß std_logic_vectorß ASIZEØ   bØ     …=ß data_inuß std_logic_vectorß DSIZEØ   bØ     …>ß data_outuß std_logic_vectorß DSIZEØ   bØ     …?ß rd_wr_nuß	 std_logic …@ß addr_adv_ld_nuß	 std_logic …Aß dmuß std_logic_vectorß BWSIZEØ   bØ     …Cß addr_regvß std_logic_vectorß ASIZEØ   bØ     …Dß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …Eß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …Fß rd_wr_n_regvß	 std_logic …Gß addr_adv_ld_n_regvß	 std_logic …Hß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …I …J*ß
 pipe_stage ™
V 000065 60 7 1556616364126 ./src/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1556616364167 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 425 1556616364164 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
     …N8ß RTL.ß
 pipe_stage(…P)…T;ß clkß reset…U)…VBß reset¨1J…Wß addr_reg0¨0 …Xß data_in_reg0¨0 …Yß data_out_reg0¨0 …Zß rd_wr_n_reg¨0 …[ß addr_adv_ld_n_reg¨0 …\ß dm_reg0¨0 …]*B …^Bß clk¨1J…_ß addr_regß addr …`ß data_in_regß data_in …aß data_out_regß data_out …bß rd_wr_n_regß rd_wr_n …cß addr_adv_ld_n_regß addr_adv_ld_n …dß dm_regß dm …e*B …g*; …j*ß RTL ™
V 000072 60 7 1556616364164 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1556616364127 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 17
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P rd_wr_n _in std_logic
P addr_adv_ld_n _in std_logic
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P rd_wr_n_reg _out std_logic
P addr_adv_ld_n_reg _out std_logic
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1600 1556616364127 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1556616364127
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 49
ASIZE 1 30 138 1 . 50
BWSIZE 2 30 215 1 . 51
clk 3 29 291 1 . 55
reset 4 29 381 1 . 58
~std_logic_vector{{ASIZE-1}~downto~0}~12 5 5 470 1 . 60
~NATURAL~range~{ASIZE-1}~downto~0~12 6 5 750 1 . 60
"-" 10 10 1004 0 . 0
~ANONYMOUS 11 24 1073 0 . 0
~ANONYMOUS 12 24 1126 0 . 0
addr 22 29 1181 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 23 5 1255 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 24 5 1537 1 . 61
data_in 25 29 1792 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 26 5 1867 1 . 62
~NATURAL~range~{DSIZE-1}~downto~0~121 27 5 2149 1 . 62
data_out 28 29 2404 1 . 62
rd_wr_n 29 29 2480 1 . 63
addr_adv_ld_n 30 29 2571 1 . 64
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2661 1 . 65
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2943 1 . 65
dm 33 29 3198 1 . 65
~std_logic_vector{{ASIZE-1}~downto~0}~124 34 5 3273 1 . 67
~NATURAL~range~{ASIZE-1}~downto~0~123 35 5 3555 1 . 67
addr_reg 36 29 3810 1 . 67
~std_logic_vector{{DSIZE-1}~downto~0}~126 37 5 3885 1 . 68
~NATURAL~range~{DSIZE-1}~downto~0~125 38 5 4167 1 . 68
data_in_reg 39 29 4422 1 . 68
~std_logic_vector{{DSIZE-1}~downto~0}~128 40 5 4497 1 . 69
~NATURAL~range~{DSIZE-1}~downto~0~127 41 5 4779 1 . 69
data_out_reg 42 29 5034 1 . 69
rd_wr_n_reg 43 29 5112 1 . 70
addr_adv_ld_n_reg 44 29 5205 1 . 71
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5297 1 . 72
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5579 1 . 72
dm_reg 47 29 5834 1 . 72
#SPECIFICATION 
#END
I 000030 54 5909 0 pipe_stage
12
1
12
00000046
1
./src/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 10 0
0
54
0
2
0
0
12
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 22 2
2
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 3
3
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 4
4
67
0
1
12 ~ ~ 26 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 29 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 34 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 8
8
68
0
1
12 ~ ~ 34 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 9
9
68
0
1
12 ~ ~ 37 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 10
10
68
0
1
12 ~ ~ 40 6
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 43 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
I 000044 52 8625          1556616364287 syn
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1556616364284 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
     …58ß SYN.ß pll1(…7pß	 sub_wire0ß STD_LOGIC_VECTORØ   bØ     …8pß	 sub_wire1ß	 STD_LOGIC …9pß	 sub_wire2ß	 STD_LOGIC …:pß sub_wire3_bvß
 BIT_VECTORØ    bØ     …;pß	 sub_wire3ß STD_LOGIC_VECTORØ    bØ     …<pß	 sub_wire4ß STD_LOGIC_VECTORØ   bØ     …=pß sub_wire5_bvß
 BIT_VECTORØ    bØ     …>pß	 sub_wire5ß STD_LOGIC_VECTORØ    bØ     …?pß	 sub_wire6ß	 STD_LOGIC …@pß	 sub_wire7ß STD_LOGIC_VECTORØ   bØ     …Apß	 sub_wire8ß STD_LOGIC_VECTORØ   bØ     …Eiß altpll…F+…Gß bandwidth_typeß STRING …Hß clk0_duty_cycleß NATURAL …Iß lpm_typeß STRING …Jß clk0_multiply_byß NATURAL …Kß lock_lowß NATURAL …Lß invalid_lock_multiplierß NATURAL …Mß inclk0_input_frequencyß NATURAL …Nß gate_lock_signalß STRING …Oß clk0_divide_byß NATURAL …Pß pll_typeß STRING …Qß valid_lock_multiplierß NATURAL …Rß clk0_time_delayß STRING …Sß spread_frequencyß NATURAL …Tß intended_device_familyß STRING …Uß operation_modeß STRING …Vß	 lock_highß NATURAL …Wß compensate_clockß STRING …Xß clk0_phase_shiftß STRING…Y …Z,…[ß clkenauß STD_LOGIC_VECTORØ   bØ     …\ß inclkuß STD_LOGIC_VECTORØ   bØ     …]ß	 extclkenauß STD_LOGIC_VECTORØ   bØ     …^ß lockedvß	 STD_LOGIC …_ß clkvß STD_LOGIC_VECTORØ   bØ    …` …a*i …c)…dß sub_wire3_bvØ    bØ    ≠   "0" …eß	 sub_wire3ß To_stdlogicvectorß sub_wire3_bv …fß sub_wire5_bvØ    bØ    ≠   "0" …gß	 sub_wire5_ß To_stdlogicvectorß sub_wire5_bv …hß	 sub_wire1ß	 sub_wire0Ø     …iß c0ß	 sub_wire1 …jß lockedß	 sub_wire2 …kß	 sub_wire4ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire5Ø    bØ     …lß	 sub_wire6ß inclk0 …mß	 sub_wire7ß	 sub_wire3Ø    bØ    !ß	 sub_wire6 …nß	 sub_wire8ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ     …pß altpll_componentß altpll…q+6…rß bandwidth_type≠   "AUTO"…sß clk0_duty_cycleØ2   …tß lpm_type≠   "altpll"…uß clk0_multiply_byØ   …vß lock_lowØ   …wß invalid_lock_multiplierØ   …xß inclk0_input_frequencyØ_v  …yß gate_lock_signal≠   "NO"…zß clk0_divide_byØ   …{ß pll_type≠
   "ENHANCED"…|ß valid_lock_multiplierØ   …}ß clk0_time_delay≠   "0"…~ß spread_frequencyØ    …ß intended_device_family≠	   "Stratix"…Äß operation_mode≠   "NORMAL"…Åß	 lock_highØ   …Çß compensate_clock≠   "CLK0"…Éß clk0_phase_shift≠   "300"…Ñ…Ö,6…Üß clkenaß	 sub_wire4…áß inclkß	 sub_wire7…àß	 extclkenaß	 sub_wire8…âß clkß	 sub_wire0…äß lockedß	 sub_wire2…ã …è*ß SYN ™
V 000060 60 7 1556616364284 ./src/PLL1.vhd*pll1|21+SYN__opt
2V 000048 60 873 1556616364318 ./src/top.vhd*top
Ver. 1.01
     …&ß IEEE 'ß IEEE	ß std_logic_1164	1 …'ß IEEE	ß VITAL_timing	1 …'ß IEEE	ß VITAL_primitives	1 …&ß work …'ß work	ß	 gen_utils	1 …'ß work	ß conversions	1 …	2ß top(…+…ß FLOWTHROUGHß integerØ     …ß ASIZEß integerØ    …ß DSIZEß integerØ$    …ß BWSIZEß integerØ   … …,…ß clkuß	 std_logic …ß RESET_Nuß	 std_logic …ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …ß RD_WR_Nuß	 std_logic …ß ADDR_ADV_LD_Nuß	 std_logic …ß DMuß std_logic_vectorß BWSIZEØ   bØ     …"ß SAvß std_logic_vectorß ASIZEØ   bØ     …#ß DQwß std_logic_vectorß DSIZEØ   bØ     …$ß RW_Nvß	 std_logic …%ß ADV_LD_Nvß	 std_logic …&ß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …' …(*ß top ™
V 000051 60 7 1556616364318 ./src/top.vhd*top__opt
2I 000044 52 23113         1556616364373 rtl
189_____
58
RTL
4
20
std
.
.
1
1
18
PLL1
1
18
13 ~ ~ 0 0
51
0
1
29
inclk0
16385
29
13 ~ ~ 1 0
54
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c0
16385
29
13 ~ ~ 2 0
56
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 3 0
57
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 4 0
61
1
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 5 0
64
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 6 0
65
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 7 0
66
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 8 0
67
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 9 0
72
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 10 0
73
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 11 0
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 12 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 19 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 20 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 21 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
21
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 20 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 21 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 28 0
76
2
67
0
1
13 ~ ~ 11 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 29 1
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 30 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 31 0
77
3
67
0
1
13 ~ ~ 29 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 32 2
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 33 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 34 0
78
4
68
0
1
13 ~ ~ 32 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 35 0
79
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 36 0
80
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 37 3
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 38 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 39 0
81
7
67
0
1
13 ~ ~ 37 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 40 4
85
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 41 0
85
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 42 0
85
8
68
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
86
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
86
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 45 0
86
9
69
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 46 0
87
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 47 0
88
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 48 6
89
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 49 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 49 0
89
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 50 0
89
12
68
0
1
13 ~ ~ 48 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
18
idt71v3556
1
18
13 ~ ~ 51 0
93
2
1
30
tipd_A0
16385
30
13 ~ ~ 52 0
95
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 53 0
96
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 54 0
97
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 55 0
98
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 56 0
99
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 57 0
100
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 58 0
101
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 59 0
102
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 60 0
103
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 61 0
104
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 62 0
105
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 63 0
106
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 64 0
107
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 65 0
108
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 66 0
109
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 67 0
110
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A16
16385
30
13 ~ ~ 68 0
111
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 69 0
112
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 70 0
113
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 71 0
114
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 72 0
115
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 73 0
116
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 74 0
117
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 75 0
118
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 76 0
119
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA8
16385
30
13 ~ ~ 77 0
120
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 78 0
121
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 79 0
122
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 80 0
123
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 81 0
124
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 82 0
125
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 83 0
126
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 84 0
127
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 85 0
128
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB8
16385
30
13 ~ ~ 86 0
129
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 87 0
130
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 88 0
131
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 89 0
132
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 90 0
133
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 91 0
134
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 92 0
135
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 93 0
136
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 94 0
137
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC8
16385
30
13 ~ ~ 95 0
138
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 96 0
139
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 97 0
140
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 98 0
141
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 99 0
142
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 100 0
143
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 101 0
144
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 102 0
145
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 103 0
146
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD8
16385
30
13 ~ ~ 104 0
147
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
29
A0
16385
29
13 ~ ~ 105 0
167
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 106 0
168
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 107 0
169
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 108 0
170
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 109 0
171
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 110 0
172
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 111 0
173
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 112 0
174
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 113 0
175
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 114 0
176
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 115 0
177
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 116 0
178
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 117 0
179
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 118 0
180
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 119 0
181
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 120 0
182
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A16
16385
29
13 ~ ~ 121 0
183
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 122 0
184
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 123 0
185
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 124 0
186
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 125 0
187
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 126 0
188
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 127 0
189
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 128 0
190
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 129 0
191
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA8
16385
29
13 ~ ~ 130 0
192
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 131 0
193
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 132 0
194
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 133 0
195
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 134 0
196
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 135 0
197
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 136 0
198
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 137 0
199
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 138 0
200
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB8
16385
29
13 ~ ~ 139 0
201
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 140 0
202
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 141 0
203
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 142 0
204
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 143 0
205
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 144 0
206
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 145 0
207
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 146 0
208
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 147 0
209
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC8
16385
29
13 ~ ~ 148 0
210
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 149 0
211
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 150 0
212
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 151 0
213
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 152 0
214
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 153 0
215
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 154 0
216
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 155 0
217
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 156 0
218
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD8
16385
29
13 ~ ~ 157 0
219
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 158 0
220
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 159 0
221
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 160 0
222
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 161 0
223
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 162 0
224
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 163 0
225
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 164 0
226
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 165 0
227
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 166 0
228
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 167 0
229
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
clk
16385
29
13 ~ ~ 168 0
230
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 169 0
231
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 170 0
232
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
53
66
1
3
PLL_clk
1
3
13 ~ ~ 171 0
237
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 172 1
237
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1318
513
5
13 ~ ~ 173 7
238
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 174 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1317
521
5
13 ~ ~ 174 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 175 2
238
15
1
13 ~ ~ 173 7
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 37 8
0
0
0
1
3
clkzbt
1
3
13 ~ ~ 176 3
239
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
adv_ld_n_m
1
3
13 ~ ~ 177 4
240
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 178 5
241
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1320
513
5
13 ~ ~ 179 8
242
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 180 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1319
521
5
13 ~ ~ 180 0
242
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 181 6
242
19
1
13 ~ ~ 179 8
0
15 ieee std_logic_1164 5 3
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 186 0
248
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 187 0
254
1
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 4 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 188 0
281
2
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 51 0
0
0
0
0
1
0
0
V 000056 60 7772 1556616364370 ./src/top.vhd*top|21+RTL
Ver. 1.01
     ….8ß RTL.ß top(…3iß PLL1…5,…6ß inclk0uß	 std_logic …8ß c0vß	 std_logic …9ß lockedvß	 std_logic…: …;*i …=iß zbt_ctrl_top…?+…@ß FLOWTHROUGHß integerØ     …Aß ASIZEß integerØ    …Bß DSIZEß integerØ$    …Cß BWSIZEß integerØ   …D …F,…Hß clkuß	 std_logic …Iß RESET_Nuß	 std_logic …Lß ADDRuß std_logic_vectorß ASIZEØ   bØ     …Mß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …Nß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Oß RD_WR_Nuß	 std_logic …Pß ADDR_ADV_LD_Nuß	 std_logic …Qß DMuß std_logic_vectorß BWSIZEØ   bØ     …Uß SAvß std_logic_vectorß ASIZEØ   bØ     …Vß DQwß std_logic_vectorß DSIZEØ   bØ     …Wß RW_Nvß	 std_logic …Xß ADV_LD_Nvß	 std_logic …Yß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …Z …[*i …]iß
 idt71v3556…^+…_ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …aß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …bß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …cß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …dß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …eß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …fß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …gß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …hß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …iß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …jß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …kß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …lß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …mß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …nß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …oß tipd_A16ß VitalDelayType01ß VitalZeroDelay01 …pß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …qß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …rß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …sß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …tß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …uß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …vß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …wß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …xß	 tipd_DQA8ß VitalDelayType01ß VitalZeroDelay01 …yß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …zß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …{ß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …|ß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …}ß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …~ß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …ß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …Äß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …Åß	 tipd_DQB8ß VitalDelayType01ß VitalZeroDelay01 …Çß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Éß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …Ñß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …Öß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …Üß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …áß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …àß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …âß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …äß	 tipd_DQC8ß VitalDelayType01ß VitalZeroDelay01 …ãß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …åß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …çß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …éß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …èß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …êß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …ëß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …íß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …ìß	 tipd_DQD8ß VitalDelayType01ß VitalZeroDelay01…î …ï,…ßß A0uß	 std_logic¨U …®ß A1uß	 std_logic¨U …©ß A2uß	 std_logic¨U …™ß A3uß	 std_logic¨U …´ß A4uß	 std_logic¨U …¨ß A5uß	 std_logic¨U …≠ß A6uß	 std_logic¨U …Æß A7uß	 std_logic¨U …Øß A8uß	 std_logic¨U …∞ß A9uß	 std_logic¨U …±ß A10uß	 std_logic¨U …≤ß A11uß	 std_logic¨U …≥ß A12uß	 std_logic¨U …¥ß A13uß	 std_logic¨U …µß A14uß	 std_logic¨U …∂ß A15uß	 std_logic¨U …∑ß A16uß	 std_logic¨U …∏ß DQA0wß	 std_logic¨U …πß DQA1wß	 std_logic¨U …∫ß DQA2wß	 std_logic¨U …ªß DQA3wß	 std_logic¨U …ºß DQA4wß	 std_logic¨U …Ωß DQA5wß	 std_logic¨U …æß DQA6wß	 std_logic¨U …øß DQA7wß	 std_logic¨U …¿ß DQA8wß	 std_logic¨U …¡ß DQB0wß	 std_logic¨U …¬ß DQB1wß	 std_logic¨U …√ß DQB2wß	 std_logic¨U …ƒß DQB3wß	 std_logic¨U …≈ß DQB4wß	 std_logic¨U …∆ß DQB5wß	 std_logic¨U …«ß DQB6wß	 std_logic¨U …»ß DQB7wß	 std_logic¨U ……ß DQB8wß	 std_logic¨U … ß DQC0wß	 std_logic¨U …Àß DQC1wß	 std_logic¨U …Ãß DQC2wß	 std_logic¨U …Õß DQC3wß	 std_logic¨U …Œß DQC4wß	 std_logic¨U …œß DQC5wß	 std_logic¨U …–ß DQC6wß	 std_logic¨U …—ß DQC7wß	 std_logic¨U …“ß DQC8wß	 std_logic¨U …”ß DQD0wß	 std_logic¨U …‘ß DQD1wß	 std_logic¨U …’ß DQD2wß	 std_logic¨U …÷ß DQD3wß	 std_logic¨U …◊ß DQD4wß	 std_logic¨U …ÿß DQD5wß	 std_logic¨U …Ÿß DQD6wß	 std_logic¨U …⁄ß DQD7wß	 std_logic¨U …€ß DQD8wß	 std_logic¨U …‹ß ADVuß	 std_logic¨U …›ß Ruß	 std_logic¨U …ﬁß CLKENNeguß	 std_logic¨U …ﬂß BWDNeguß	 std_logic¨U …‡ß BWCNeguß	 std_logic¨U …·ß BWBNeguß	 std_logic¨U …‚ß BWANeguß	 std_logic¨U …„ß CE1Neguß	 std_logic¨U …‰ß CE2Neguß	 std_logic¨U …Âß CE2uß	 std_logic¨U …Êß clkuß	 std_logic¨U …Áß LBONeguß	 std_logic¨1 …Ëß OENeguß	 std_logic¨U…Í …Î*i …Ìpß PLL_clkß lockedß	 std_logic …Ópß satß std_logic_vectorß ASIZEØ   bØ    ß SA …Ôpß clkzbtß	 std_logic …pß
 adv_ld_n_mß	 std_logic …Òpß rw_n_mß	 std_logic …Úpß bw_n_mß std_logic_vectorß BWSIZEØ   bØ     …Û)…Ùß BW_Nß bw_n_m …ıß RW_Nß rw_n_m …ˆß ADV_LD_Nß
 adv_ld_n_m …˜ß satß ADDR …¯ß	 PLL1_instß PLL1,6…˘ß inclk0ß clk…˙ß lockedß locked…˚ß c0ß PLL_clk…¸ …˛ß zbt_ctrl_top_inst1ß zbt_ctrl_top ˇ   +6…ß FLOWTHROUGHß FLOWTHROUGH…ß ASIZEß ASIZE…ß DSIZEß DSIZE…ß BWSIZEß BWSIZE……,6…ß clkß PLL_clk…ß RESET_Nß RESET_N…ß ADDRß ADDR…ß DATA_INß DATA_IN…ß DATA_OUTß DATA_OUT…ß RD_WR_Nß RD_WR_N…ß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…ß DMß DM…ß SAß SA…ß DQß DQ…ß RW_Nß RW_N…ß ADV_LD_Nß ADV_LD_N…ß BW_Nß BW_N… …ß idt71v3556pß
 idt71v3556…,6…'ß A0ß satØ    …(ß A1ß satØ   …)ß A2ß satØ   …*ß A3ß satØ   …+ß A4ß satØ   …,ß A5ß satØ   …-ß A6ß satØ   ….ß A7ß satØ   …/ß A8ß satØ   …0ß A9ß satØ	   …1ß A10ß satØ
   …2ß A11ß satØ   …3ß A12ß satØ   …4ß A13ß satØ   …5ß A14ß satØ   …6ß A15ß satØ   …7ß A16ß satØ   …8ß DQA0ß DQØ    …9ß DQA1ß DQØ   …:ß DQA2ß DQØ   …;ß DQA3ß DQØ   …<ß DQA4ß DQØ   …=ß DQA5ß DQØ   …>ß DQA6ß DQØ   …?ß DQA7ß DQØ   …@ß DQA8ß DQØ   …Aß DQB0ß DQØ	   …Bß DQB1ß DQØ
   …Cß DQB2ß DQØ   …Dß DQB3ß DQØ   …Eß DQB4ß DQØ   …Fß DQB5ß DQØ   …Gß DQB6ß DQØ   …Hß DQB7ß DQØ   …Iß DQB8ß DQØ   …Jß DQC0ß DQØ   …Kß DQC1ß DQØ   …Lß DQC2ß DQØ   …Mß DQC3ß DQØ   …Nß DQC4ß DQØ   …Oß DQC5ß DQØ   …Pß DQC6ß DQØ   …Qß DQC7ß DQØ   …Rß DQC8ß DQØ   …Sß DQD0ß DQØ   …Tß DQD1ß DQØ   …Uß DQD2ß DQØ   …Vß DQD3ß DQØ   …Wß DQD4ß DQØ   …Xß DQD5ß DQØ    …Yß DQD6ß DQØ!   …Zß DQD7ß DQØ"   …[ß DQD8ß DQØ#   …\ß ADVß
 adv_ld_n_m…]ß Rß rw_n_m…_ß BWDNegß bw_n_mØ   …`ß BWCNegß bw_n_mØ   …aß BWBNegß bw_n_mØ   …bß BWANegß bw_n_mØ    …fß clkß clk…m …o* ™
V 000058 60 7 1556616364370 ./src/top.vhd*top|21+RTL__opt
2I 000034 11 582 1556616364319 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X top
I 000035 11 1533 1556616364319 top
#VLB_VERSION 59
#INFO
top
E 1556616364319
46
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 54 1 . 12
ASIZE 1 30 130 1 . 13
DSIZE 2 30 207 1 . 14
BWSIZE 3 30 284 1 . 15
clk 4 29 360 1 . 20
RESET_N 5 29 450 1 . 22
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 539 1 . 25
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 819 1 . 25
"-" 14 10 1073 0 . 0
~ANONYMOUS 15 24 1142 0 . 0
~ANONYMOUS 16 24 1195 0 . 0
ADDR 23 29 1250 1 . 25
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1324 1 . 26
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1606 1 . 26
DATA_IN 26 29 1861 1 . 26
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1936 1 . 27
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2218 1 . 27
DATA_OUT 29 29 2473 1 . 27
RD_WR_N 30 29 2549 1 . 28
ADDR_ADV_LD_N 31 29 2640 1 . 29
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2730 1 . 30
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3012 1 . 30
DM 34 29 3267 1 . 30
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3342 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3624 1 . 34
SA 37 29 3879 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3954 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4236 1 . 35
DQ 40 29 4491 1 . 35
RW_N 41 29 4567 1 . 36
ADV_LD_N 42 29 4660 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4752 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5034 1 . 38
BW_N 45 29 5289 1 . 38
#SPECIFICATION 
#END
I 000023 54 5364 0 top
12
1
12
00000009
1
./src/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 14 0
0
54
0
2
0
0
16
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 16 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 766 1556616364427 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
     …*&ß ieee …+'ß ieee	ß std_logic_1164	1 ….2ß zbt_ctrl_top(…0+…1ß FLOWTHROUGHß integerØ     …2ß ASIZEß integerØ    …3ß DSIZEß integerØ$    …4ß BWSIZEß integerØ   …5 …7,…9ß clkuß	 std_logic …;ß RESET_Nuß	 std_logic …>ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …?ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …@ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Aß RD_WR_Nuß	 std_logic …Bß ADDR_ADV_LD_Nuß	 std_logic …Cß DMuß std_logic_vectorß BWSIZEØ   bØ     …Gß SAvß std_logic_vectorß ASIZEØ   bØ     …Hß DQwß std_logic_vectorß DSIZEØ   bØ     …Iß RW_Nvß	 std_logic …Jß ADV_LD_Nvß	 std_logic …Kß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …L …M*ß zbt_ctrl_top ™
V 000069 60 7 1556616364427 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21585         1556616364487 rtl
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1556616364484 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
     …S8ß RTL.ß zbt_ctrl_top(…biß
 pipe_stage…d+…eß DSIZEß integerØ$    …fß ASIZEß integerØ    …gß BWSIZEß integerØ   …h …j,…kß clkuß	 std_logic …nß resetuß	 std_logic …pß addruß std_logic_vectorß ASIZEØ   bØ     …qß data_inuß std_logic_vectorß DSIZEØ   bØ     …rß data_outuß std_logic_vectorß DSIZEØ   bØ     …sß rd_wr_nuß	 std_logic …tß addr_adv_ld_nuß	 std_logic …uß dmuß std_logic_vectorß BWSIZEØ   bØ     …wß addr_regvß std_logic_vectorß ASIZEØ   bØ     …xß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …yß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …zß rd_wr_n_regvß	 std_logic …{ß addr_adv_ld_n_regvß	 std_logic …|ß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …} …~*i …Åiß addr_ctrl_out…É+…Ñß ASIZEß integerØ    …Öß BWSIZEß integerØ   …Ü …à,…âß clkuß	 std_logic …åß resetuß	 std_logic …éß lb_addruß std_logic_vectorß ASIZEØ   bØ     …èß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …êß lb_rw_nuß	 std_logic …ëß ram_rw_nvß	 std_logic …íß lb_adv_ld_nuß	 std_logic …ìß ram_adv_ld_nvß	 std_logic …îß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …ïß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …ñ …ó*i …öiß
 pipe_delay…ú+…ùß FLOWTHROUGHß integerØ     …ûß DSIZEß integerØ    …üß BWSIZEß integerØ   …† …¢,…£ß clkuß	 std_logic …¶ß resetuß	 std_logic …®ß lb_rw_nuß	 std_logic …©ß
 delay_rw_nvß std_logic_vectorß DSIZEØ   bØ     …´ß
 lb_data_inuß std_logic_vectorß DSIZEØ   bØ     …¨ß delay_data_invß std_logic_vectorß DSIZEØ   bØ     …Æß lb_data_outvß std_logic_vectorß DSIZEØ   bØ     …Øß ram_data_outuß std_logic_vectorß DSIZEØ   bØ    …∞ …±*i …¥iß
 data_inout…∂+…∑ß DSIZEß integerØ    …∏ß BWSIZEß integerØ   …π …ª,…ºß clkuß	 std_logic …øß resetuß	 std_logic …¡ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …¬ß data_inuß std_logic_vectorß DSIZEØ   bØ     …√ß dqwß std_logic_vectorß DSIZEØ   bØ     …ƒß	 read_datavß std_logic_vectorß DSIZEØ   bØ    …≈ …∆*i …Àpß reset_tß	 std_logic …Ãpß clktß	 std_logic …Õpß
 delay_rw_nß std_logic_vectorß DSIZEØ   bØ     …Œpß delay_data_inß	 read_dataß std_logic_vectorß DSIZEØ   bØ     …–pß data_in_regß lb_data_outß std_logic_vectorß DSIZEØ   bØ     …—pß addr_regß std_logic_vectorß ASIZEØ   bØ     …“pß dm_regß std_logic_vectorß BWSIZEØ   bØ     …”pß rd_wr_n_regß addr_adv_ld_n_regß	 std_logic …÷)…Ÿß reset_t_ß RESET_N …⁄ß clktß clk …Ïß pipe_stage1ß
 pipe_stage…Ì+6…Óß ASIZEß ASIZE…Ôß DSIZEß DSIZE…ß BWSIZEß BWSIZE…Ò…Ú,6…Ûß clkß clkt…ˆß resetß reset_t…¯ß addrß addr…˘ß data_inß data_in…˙ß data_outß lb_data_out…˚ß rd_wr_nß rd_wr_n…¸ß addr_adv_ld_nß addr_adv_ld_n…˝ß dmß dm ˇ   ß addr_regß addr_reg…ß data_in_regß data_in_reg…ß data_out_regß data_out…ß rd_wr_n_regß rd_wr_n_reg…ß addr_adv_ld_n_regß addr_adv_ld_n_reg…ß dm_regß dm_reg… …
ß addr_ctrl_out1ß addr_ctrl_out…+6…ß ASIZEß ASIZE…ß BWSIZEß BWSIZE……,6…ß clkß clkt…ß resetß reset_t…ß lb_addrß addr_reg…ß ram_addrß SA…ß lb_rw_nß rd_wr_n_reg…ß ram_rw_nß RW_N…ß lb_adv_ld_nß addr_adv_ld_n_reg…ß ram_adv_ld_nß ADV_LD_N…ß lb_bwß dm_reg…ß ram_bw_nß BW_N… …!ß pipe_delay1ß
 pipe_delay…"+6…#ß FLOWTHROUGHß FLOWTHROUGH…$ß DSIZEß DSIZE…%ß BWSIZEß BWSIZE…&…',6…(ß clkß clkt…+ß resetß reset_t…-ß lb_rw_nß rd_wr_n_reg….ß
 delay_rw_nß
 delay_rw_n…0ß
 lb_data_inß data_in_reg…1ß delay_data_inß delay_data_in…3ß lb_data_outß lb_data_out…4ß ram_data_outß	 read_data…5 …9ß data_inout1ß
 data_inout…:+6…;ß DSIZEß DSIZE…<ß BWSIZEß BWSIZE…=…>,6…?ß clkß clkt…Bß resetß reset_t…Dß ctrl_in_rw_nß
 delay_rw_n…Eß data_inß delay_data_in…Fß dqß dq…Gß	 read_dataß	 read_data…H …M*ß RTL ™
V 000076 60 7 1556616364484 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1556616364428 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1451 1556616364428 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1556616364428
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 63 1 . 49
ASIZE 1 30 139 1 . 50
DSIZE 2 30 216 1 . 51
BWSIZE 3 30 293 1 . 52
clk 4 29 369 1 . 57
RESET_N 5 29 459 1 . 59
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 548 1 . 62
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 828 1 . 62
"-" 11 10 1082 0 . 0
~ANONYMOUS 12 24 1151 0 . 0
~ANONYMOUS 13 24 1204 0 . 0
ADDR 23 29 1259 1 . 62
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1333 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1615 1 . 63
DATA_IN 26 29 1870 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1945 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2227 1 . 64
DATA_OUT 29 29 2482 1 . 64
RD_WR_N 30 29 2558 1 . 65
ADDR_ADV_LD_N 31 29 2649 1 . 66
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2739 1 . 67
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3021 1 . 67
DM 34 29 3276 1 . 67
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3351 1 . 71
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3633 1 . 71
SA 37 29 3888 1 . 71
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3963 1 . 72
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4245 1 . 72
DQ 40 29 4500 1 . 72
RW_N 41 29 4576 1 . 73
ADV_LD_N 42 29 4669 1 . 74
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4761 1 . 75
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5043 1 . 75
BW_N 45 29 5298 1 . 75
#SPECIFICATION 
#END
I 000032 54 5373 0 zbt_ctrl_top
12
1
12
00000046
1
./src/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000072 60 562 1556616364517 ./compile/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß addr_ctrl_out(…+…ß ASIZEß INTEGERØ    …ß BWSIZEß INTEGERØ   … …,…ß clkuß	 std_logic …ß lb_adv_ld_nuß	 std_logic … ß lb_rw_nuß	 std_logic …!ß resetuß	 std_logic …"ß lb_addruß std_logic_vectorß ASIZEØ   bØ     …#ß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …$ß ram_adv_ld_nvß	 std_logic …%ß ram_rw_nvß	 std_logic …&ß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …'ß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …( …)*ß addr_ctrl_out ™
V 000075 60 7 1556616364517 ./compile/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1556616364559 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
47
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
47
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000079 60 401 1556616364556 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
     …+8ß RTL.ß addr_ctrl_out(…/pß lb_bw_nß std_logic_vectorß BWSIZEØ   bØ     …1)…5;ß clkß reset…6)…7Bß reset¨1J…8ß ram_addr0¨0 …9ß ram_rw_n¨0 …:ß ram_adv_ld_n¨0 …;ß ram_bw_n0¨0 …<Kß rising_edgeß clkJ…=ß ram_addrß lb_addr …>ß ram_rw_nß lb_rw_n …?ß ram_adv_ld_nß lb_adv_ld_n …@ß ram_bw_nß lb_bw_n …A*B …B*; …Eß lb_bw_n_ß lb_bw …G*ß RTL ™
V 000082 60 7 1556616364556 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1556616364518 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P lb_adv_ld_n _in std_logic
P lb_rw_n _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_adv_ld_n _out std_logic
P ram_rw_n _out std_logic
P ram_addr _out std_logic_vector[ASIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 993 1556616364518 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1556616364518
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 68 1 . 26
BWSIZE 1 30 145 1 . 27
clk 2 29 221 1 . 30
lb_adv_ld_n 3 29 311 1 . 31
lb_rw_n 4 29 401 1 . 32
reset 5 29 491 1 . 33
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 580 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 860 1 . 34
"-" 11 10 1114 0 . 0
~ANONYMOUS 12 24 1183 0 . 0
~ANONYMOUS 13 24 1236 0 . 0
lb_addr 23 29 1291 1 . 34
~std_logic_vector{{BWSIZE-1}~downto~0}~12 24 5 1365 1 . 35
~NATURAL~range~{BWSIZE-1}~downto~0~12 25 5 1647 1 . 35
lb_bw 26 29 1902 1 . 35
ram_adv_ld_n 27 29 1978 1 . 36
ram_rw_n 28 29 2069 1 . 37
~std_logic_vector{{ASIZE-1}~downto~0}~122 29 5 2159 1 . 38
~NATURAL~range~{ASIZE-1}~downto~0~121 30 5 2441 1 . 38
ram_addr 31 29 2696 1 . 38
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2771 1 . 39
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3053 1 . 39
ram_bw_n 34 29 3308 1 . 39
#SPECIFICATION 
#END
I 000033 54 3381 0 addr_ctrl_out
12
1
12
00000024
1
./compile/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 4
4
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 27 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
68
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 438 1556616364631 ./compile/data_inout.vhd*data_inout
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß
 data_inout(…+…ß BWSIZEß INTEGERØ    …ß DSIZEß INTEGERØ$   … …,…ß clkuß	 std_logic …ß resetuß	 std_logic … ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …!ß data_inuß std_logic_vectorß DSIZEØ   bØ     …"ß	 read_datavß std_logic_vectorß DSIZEØ   bØ     …#ß dqwß std_logic_vectorß DSIZEØ   bØ    …$ …%*ß
 data_inout ™
V 000069 60 7 1556616364631 ./compile/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1556616364680 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
43
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
43
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
44
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000074 60 2598 1556616364674 ./compile/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
     …'8ß RTL.ß
 data_inout(…+pß	 tri_r_n_wß std_logic_vectorß DSIZEØ   bØ     …,pß
 write_dataß std_logic_vectorß DSIZEØ   bØ     ….)…2;ß clkß reset…3)…4Bß reset¨1J…5ß	 tri_r_n_w0¨0 …6ß
 write_data0¨0 …7*B …8Bß clk¨1J…9ß	 tri_r_n_w_ß ctrl_in_rw_n …:ß
 write_dataß data_in …;*B …<*; …?ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …@ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Bß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Cß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Dß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Eß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Fß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Gß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Hß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Iß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Jß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Kß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Lß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Mß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Nß dqØ!   ß
 write_dataØ!   Pß	 tri_r_n_wØ!   ¨1L¨Z …Oß dqØ"   ß
 write_dataØ"   Pß	 tri_r_n_wØ"   ¨1L¨Z …Pß dqØ#   ß
 write_dataØ#   Pß	 tri_r_n_wØ#   ¨1L¨Z …Qß	 read_dataß dq …Rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Sß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Tß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Uß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Vß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Wß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Xß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Yß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Zß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …[ß dqØ	   ß
 write_dataØ	   Pß	 tri_r_n_wØ	   ¨1L¨Z …\ß dqØ
   ß
 write_dataØ
   Pß	 tri_r_n_wØ
   ¨1L¨Z …]ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …^ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …_ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …`ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …bß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …cß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …e*ß RTL ™
V 000076 60 7 1556616364674 ./compile/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1556616364632 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1556616364632 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1556616364632
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
BWSIZE 0 30 65 1 . 26
DSIZE 1 30 141 1 . 27
clk 2 29 218 1 . 30
reset 3 29 308 1 . 31
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 397 1 . 32
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 676 1 . 32
"-" 9 10 929 0 . 0
~ANONYMOUS 10 24 997 0 . 0
~ANONYMOUS 11 24 1050 0 . 0
ctrl_in_rw_n 21 29 1105 1 . 32
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1179 1 . 33
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1460 1 . 33
data_in 24 29 1714 1 . 33
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1789 1 . 34
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2070 1 . 34
read_data 27 29 2324 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2399 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2680 1 . 35
dq 30 29 2934 1 . 35
#SPECIFICATION 
#END
I 000030 54 3007 0 data_inout
12
1
12
00000024
1
./compile/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
68
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
69
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000067 60 6949 1556616364761 ./compile/idt71v3556.vhd*idt71v3556
Ver. 1.01
     …&ß zaz …'ß zaz	ß	 gen_utils	1 …'ß zaz	ß conversions	1 …&ß ieee …'ß ieee	ß std_logic_1164	1 …'ß ieee	ß vital_timing	1 …'ß ieee	ß vital_primitives	1 …'ß zaz	ß conversions	1 …2ß
 idt71v3556(…+… ß InstancePathß STRINGß DefaultInstancePath …!ß MsgOnß BOOLEANß DefaultMsgOn …"ß SeverityModeß SEVERITY_LEVELß WARNING …#ß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …$ß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …%ß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …&ß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …'ß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …(ß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …)ß thold_R_CLKß VitalDelayTypeß	 UnitDelay …*ß TimingChecksOnß BOOLEANß DefaultTimingChecks …+ß TimingModelß STRINGß DefaultTimingModel …,ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …-ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 ….ß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …/ß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …0ß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …1ß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …2ß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …3ß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …4ß tipd_A16ß VitalDelayType01ß VitalZeroDelay01 …5ß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …6ß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …7ß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …8ß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …9ß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …:ß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …;ß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …<ß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …=ß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …>ß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …?ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …@ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …Aß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …Bß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …Cß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …Dß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …Eß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …Fß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …Gß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …Hß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …Iß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …Jß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …Kß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …Lß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …Mß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …Nß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …Oß	 tipd_DQA8ß VitalDelayType01ß VitalZeroDelay01 …Pß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …Qß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …Rß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …Sß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …Tß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …Uß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …Vß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …Wß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …Xß	 tipd_DQB8ß VitalDelayType01ß VitalZeroDelay01 …Yß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Zß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …[ß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …\ß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …]ß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …^ß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …_ß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …`ß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …aß	 tipd_DQC8ß VitalDelayType01ß VitalZeroDelay01 …bß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …cß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …dß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …eß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …fß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …gß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …hß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …iß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …jß	 tipd_DQD8ß VitalDelayType01ß VitalZeroDelay01 …kß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …lß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …mß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …nß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …oß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …pß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …qß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …rß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …sß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …tß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …uß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …vß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …wß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …xß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …yß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay …zß XOnß BOOLEANß
 DefaultXon…{ …|,…}ß A0uß	 std_logic¨U …~ß A1uß	 std_logic¨U …ß A10uß	 std_logic¨U …Äß A11uß	 std_logic¨U …Åß A12uß	 std_logic¨U …Çß A13uß	 std_logic¨U …Éß A14uß	 std_logic¨U …Ñß A15uß	 std_logic¨U …Öß A16uß	 std_logic¨U …Üß A2uß	 std_logic¨U …áß A3uß	 std_logic¨U …àß A4uß	 std_logic¨U …âß A5uß	 std_logic¨U …äß A6uß	 std_logic¨U …ãß A7uß	 std_logic¨U …åß A8uß	 std_logic¨U …çß A9uß	 std_logic¨U …éß ADVuß	 std_logic¨U …èß BWANeguß	 std_logic¨U …êß BWBNeguß	 std_logic¨U …ëß BWCNeguß	 std_logic¨U …íß BWDNeguß	 std_logic¨U …ìß CE1Neguß	 std_logic¨U …îß CE2uß	 std_logic¨U …ïß CE2Neguß	 std_logic¨U …ñß CLKuß	 std_logic¨U …óß CLKENNeguß	 std_logic¨U …òß LBONeguß	 std_logic¨1 …ôß OENeguß	 std_logic¨U …öß Ruß	 std_logic¨U …õß DQA0wß	 std_logic¨U …úß DQA1wß	 std_logic¨U …ùß DQA2wß	 std_logic¨U …ûß DQA3wß	 std_logic¨U …üß DQA4wß	 std_logic¨U …†ß DQA5wß	 std_logic¨U …°ß DQA6wß	 std_logic¨U …¢ß DQA7wß	 std_logic¨U …£ß DQA8wß	 std_logic¨U …§ß DQB0wß	 std_logic¨U …•ß DQB1wß	 std_logic¨U …¶ß DQB2wß	 std_logic¨U …ßß DQB3wß	 std_logic¨U …®ß DQB4wß	 std_logic¨U …©ß DQB5wß	 std_logic¨U …™ß DQB6wß	 std_logic¨U …´ß DQB7wß	 std_logic¨U …¨ß DQB8wß	 std_logic¨U …≠ß DQC0wß	 std_logic¨U …Æß DQC1wß	 std_logic¨U …Øß DQC2wß	 std_logic¨U …∞ß DQC3wß	 std_logic¨U …±ß DQC4wß	 std_logic¨U …≤ß DQC5wß	 std_logic¨U …≥ß DQC6wß	 std_logic¨U …¥ß DQC7wß	 std_logic¨U …µß DQC8wß	 std_logic¨U …∂ß DQD0wß	 std_logic¨U …∑ß DQD1wß	 std_logic¨U …∏ß DQD2wß	 std_logic¨U …πß DQD3wß	 std_logic¨U …∫ß DQD4wß	 std_logic¨U …ªß DQD5wß	 std_logic¨U …ºß DQD6wß	 std_logic¨U …Ωß DQD7wß	 std_logic¨U …æß DQD8wß	 std_logic¨U…ø …¡dß VITAL_LEVEL0.ß
 idt71v35562(ß TRUE …√*ß
 idt71v3556 ™
V 000069 60 7 1556616364761 ./compile/idt71v3556.vhd*idt71v3556__opt
2I 000044 52 17562         1556616364830 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
269
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
270
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
271
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
276
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
277
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
278
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
279
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
280
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
281
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
281
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
281
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
282
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
282
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
283
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
283
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
284
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
284
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
285
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
285
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
286
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
287
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
288
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
288
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
288
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
289
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
290
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
291
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
292
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
293
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
294
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
295
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
398
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
399
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
400
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
400
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
400
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
401
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
402
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
403
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
404
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
405
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
406
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
407
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
408
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
409
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
410
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
411
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
412
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
413
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
413
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
413
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
927
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~15~downto~0~13
513
5
13 ~ ~ 1112 116
927
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
927
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
935
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1556616364821 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
     …≈8ß rtl.ß
 idt71v3556(…»dß VITAL_LEVEL0.ß rtl8(ß TRUE ……kß partIDß STRING≠   "idt71v3156" …Œpß A0_ipdß
 std_ulogic¨U …œpß A1_ipdß
 std_ulogic¨U …–pß A2_ipdß
 std_ulogic¨U …—pß A3_ipdß
 std_ulogic¨U …“pß A4_ipdß
 std_ulogic¨U …”pß A5_ipdß
 std_ulogic¨U …‘pß A6_ipdß
 std_ulogic¨U …’pß A7_ipdß
 std_ulogic¨U …÷pß A8_ipdß
 std_ulogic¨U …◊pß A9_ipdß
 std_ulogic¨U …ÿpß A10_ipdß
 std_ulogic¨U …Ÿpß A11_ipdß
 std_ulogic¨U …⁄pß A12_ipdß
 std_ulogic¨U …€pß A13_ipdß
 std_ulogic¨U …‹pß A14_ipdß
 std_ulogic¨U …›pß A15_ipdß
 std_ulogic¨U …ﬁpß A16_ipdß
 std_ulogic¨U …ﬂpß DQA0_ipdß
 std_ulogic¨U …‡pß DQA1_ipdß
 std_ulogic¨U …·pß DQA2_ipdß
 std_ulogic¨U …‚pß DQA3_ipdß
 std_ulogic¨U …„pß DQA4_ipdß
 std_ulogic¨U …‰pß DQA5_ipdß
 std_ulogic¨U …Âpß DQA6_ipdß
 std_ulogic¨U …Êpß DQA7_ipdß
 std_ulogic¨U …Ápß DQA8_ipdß
 std_ulogic¨U …Ëpß DQB0_ipdß
 std_ulogic¨U …Èpß DQB1_ipdß
 std_ulogic¨U …Ípß DQB2_ipdß
 std_ulogic¨U …Îpß DQB3_ipdß
 std_ulogic¨U …Ïpß DQB4_ipdß
 std_ulogic¨U …Ìpß DQB5_ipdß
 std_ulogic¨U …Ópß DQB6_ipdß
 std_ulogic¨U …Ôpß DQB7_ipdß
 std_ulogic¨U …pß DQB8_ipdß
 std_ulogic¨U …Òpß DQC0_ipdß
 std_ulogic¨U …Úpß DQC1_ipdß
 std_ulogic¨U …Ûpß DQC2_ipdß
 std_ulogic¨U …Ùpß DQC3_ipdß
 std_ulogic¨U …ıpß DQC4_ipdß
 std_ulogic¨U …ˆpß DQC5_ipdß
 std_ulogic¨U …˜pß DQC6_ipdß
 std_ulogic¨U …¯pß DQC7_ipdß
 std_ulogic¨U …˘pß DQC8_ipdß
 std_ulogic¨U …˙pß DQD0_ipdß
 std_ulogic¨U …˚pß DQD1_ipdß
 std_ulogic¨U …¸pß DQD2_ipdß
 std_ulogic¨U …˝pß DQD3_ipdß
 std_ulogic¨U …˛pß DQD4_ipdß
 std_ulogic¨U  ˇ   pß DQD5_ipdß
 std_ulogic¨U …pß DQD6_ipdß
 std_ulogic¨U …pß DQD7_ipdß
 std_ulogic¨U …pß DQD8_ipdß
 std_ulogic¨U …pß ADV_ipdß
 std_ulogic¨U …pß R_ipdß
 std_ulogic¨U …pß CLKENNeg_ipdß
 std_ulogic¨U …pß
 BWDNeg_ipdß
 std_ulogic¨U …pß
 BWCNeg_ipdß
 std_ulogic¨U …	pß
 BWBNeg_ipdß
 std_ulogic¨U …
pß
 BWANeg_ipdß
 std_ulogic¨U …pß
 CE1Neg_ipdß
 std_ulogic¨U …pß
 CE2Neg_ipdß
 std_ulogic¨U …pß CE2_ipdß
 std_ulogic¨U …pß CLK_ipdß
 std_ulogic¨U …pß
 LBONeg_ipdß
 std_ulogic¨1 …pß	 OENeg_ipdß
 std_ulogic¨U …)…ß Behavior9(…,ß BWDNInuß
 std_ulogic¨U …ß BWCNInuß
 std_ulogic¨U …ß BWBNInuß
 std_ulogic¨U …ß BWANInuß
 std_ulogic¨U …ß DatDInuß std_logic_vectorØ   bØ     …ß DatCInuß std_logic_vectorØ   bØ     …ß DatBInuß std_logic_vectorØ   bØ     …ß DatAInuß std_logic_vectorØ   bØ     …ß DataOutvß std_logic_vectorØ#   bØ    0¨Z …ß CLKInuß
 std_ulogic¨U … ß CKENInuß
 std_ulogic¨U …!ß	 AddressInuß std_logic_vectorØ   bØ     …"ß OENegInuß
 std_ulogic¨U …#ß RInuß
 std_ulogic¨U …$ß ADVInuß
 std_ulogic¨U …%ß CE2Inuß
 std_ulogic¨U …&ß LBONegInuß
 std_ulogic¨1 …'ß CE1NegInuß
 std_ulogic¨U …(ß CE2NegInuß
 std_ulogic¨U …),6ß BWDNInß
 BWDNeg_ipd…*ß BWCNInß
 BWCNeg_ipd…+ß BWBNInß
 BWBNeg_ipd…,ß BWANInß
 BWANeg_ipd…-ß CLKInß CLK_ipd….ß CKENInß CLKENNeg_ipd…/ß OENegInß	 OENeg_ipd…0ß RInß R_ipd…1ß ADVInß ADV_ipd…2ß CE2Inß CE2_ipd…3ß LBONegInß
 LBONeg_ipd…4ß CE1NegInß
 CE1Neg_ipd…5ß CE2NegInß
 CE2Neg_ipd…6ß DataOutØ    ß DQA0…7ß DataOutØ   ß DQA1…8ß DataOutØ   ß DQA2…9ß DataOutØ   ß DQA3…:ß DataOutØ   ß DQA4…;ß DataOutØ   ß DQA5…<ß DataOutØ   ß DQA6…=ß DataOutØ   ß DQA7…>ß DataOutØ   ß DQA8…?ß DataOutØ	   ß DQB0…@ß DataOutØ
   ß DQB1…Aß DataOutØ   ß DQB2…Bß DataOutØ   ß DQB3…Cß DataOutØ   ß DQB4…Dß DataOutØ   ß DQB5…Eß DataOutØ   ß DQB6…Fß DataOutØ   ß DQB7…Gß DataOutØ   ß DQB8…Hß DataOutØ   ß DQC0…Iß DataOutØ   ß DQC1…Jß DataOutØ   ß DQC2…Kß DataOutØ   ß DQC3…Lß DataOutØ   ß DQC4…Mß DataOutØ   ß DQC5…Nß DataOutØ   ß DQC6…Oß DataOutØ   ß DQC7…Pß DataOutØ   ß DQC8…Qß DataOutØ   ß DQD0…Rß DataOutØ   ß DQD1…Sß DataOutØ   ß DQD2…Tß DataOutØ   ß DQD3…Uß DataOutØ   ß DQD4…Vß DataOutØ    ß DQD5…Wß DataOutØ!   ß DQD6…Xß DataOutØ"   ß DQD7…Yß DataOutØ#   ß DQD8…Zß DatAInØ    ß DQA0_ipd…[ß DatAInØ   ß DQA1_ipd…\ß DatAInØ   ß DQA2_ipd…]ß DatAInØ   ß DQA3_ipd…^ß DatAInØ   ß DQA4_ipd…_ß DatAInØ   ß DQA5_ipd…`ß DatAInØ   ß DQA6_ipd…aß DatAInØ   ß DQA7_ipd…bß DatAInØ   ß DQA8_ipd…cß DatBInØ    ß DQB0_ipd…dß DatBInØ   ß DQB1_ipd…eß DatBInØ   ß DQB2_ipd…fß DatBInØ   ß DQB3_ipd…gß DatBInØ   ß DQB4_ipd…hß DatBInØ   ß DQB5_ipd…iß DatBInØ   ß DQB6_ipd…jß DatBInØ   ß DQB7_ipd…kß DatBInØ   ß DQB8_ipd…lß DatCInØ    ß DQC0_ipd…mß DatCInØ   ß DQC1_ipd…nß DatCInØ   ß DQC2_ipd…oß DatCInØ   ß DQC3_ipd…pß DatCInØ   ß DQC4_ipd…qß DatCInØ   ß DQC5_ipd…rß DatCInØ   ß DQC6_ipd…sß DatCInØ   ß DQC7_ipd…tß DatCInØ   ß DQC8_ipd…uß DatDInØ    ß DQD0_ipd…vß DatDInØ   ß DQD1_ipd…wß DatDInØ   ß DQD2_ipd…xß DatDInØ   ß DQD3_ipd…yß DatDInØ   ß DQD4_ipd…zß DatDInØ   ß DQD5_ipd…{ß DatDInØ   ß DQD6_ipd…|ß DatDInØ   ß DQD7_ipd…}ß DatDInØ   ß DQD8_ipd…~ß	 AddressInØ    ß A0_ipd…ß	 AddressInØ   ß A1_ipd…Äß	 AddressInØ   ß A2_ipd…Åß	 AddressInØ   ß A3_ipd…Çß	 AddressInØ   ß A4_ipd…Éß	 AddressInØ   ß A5_ipd…Ñß	 AddressInØ   ß A6_ipd…Öß	 AddressInØ   ß A7_ipd…Üß	 AddressInØ   ß A8_ipd…áß	 AddressInØ	   ß A9_ipd…àß	 AddressInØ
   ß A10_ipd…âß	 AddressInØ   ß A11_ipd…äß	 AddressInØ   ß A12_ipd…ãß	 AddressInØ   ß A13_ipd…åß	 AddressInØ   ß A14_ipd…çß	 AddressInØ   ß A15_ipd…éß	 AddressInØ   ß A16_ipd …èlß	 mem_state(ß deselß begin_rdß begin_wrß burst_rdß burst_wr …êpß stateß	 mem_state …ëlß sequence(gØ    aØ   .ß INTEGER`Ø   aØ    …ílß seqtab(gØ    aØ   .ß sequence …ìkß il0ß sequenceØ    Ø   Ø   Ø    …îkß il1ß sequenceØ    Ø   Ø   Ø    …ïkß il2ß sequenceØ    Ø   Ø   Ø    …ñkß il3ß sequenceØ    Ø   Ø   Ø    …ókß ilß seqtabß il0ß il1ß il2ß il3 …òkß ln0ß sequenceØ    Ø   Ø   Ø    …ôkß ln1ß sequenceØ    Ø   Ø   Ø    …ökß ln2ß sequenceØ    Ø   Ø   Ø    …õkß ln3ß sequenceØ    Ø   Ø   Ø    …úkß lnß seqtabß ln0ß ln1ß ln2ß ln3 …ùpß	 Burst_Seqß seqtab …ûpß D_zdß std_logic_vectorØ#   bØ     …ü)…†ß Burst_Setup;…°)…¢Bß LBONegIn¨1J…£ß	 Burst_Seqß il …§L…•ß	 Burst_Seqß ln …¶*B …ßD …®*; …©ß Behavior;ß BWDNInß BWCNInß BWBNInß BWANInß DatDInß DatCInß DatBInß DatAInß CLKInß CKENInß	 AddressInß RInß OENegInß ADVInß CE2Inß CE1NegInß CE2NegIn…™lß command_type(ß dsß burstß readß write …´sß Tviol_BWDN_CLKß X01¨0 …¨sß TD_BWDN_CLKß VitalTimingDataType …≠sß Tviol_BWCN_CLKß X01¨0 …Æsß TD_BWCN_CLKß VitalTimingDataType …Øsß Tviol_BWBN_CLKß X01¨0 …∞sß TD_BWBN_CLKß VitalTimingDataType …±sß Tviol_BWAN_CLKß X01¨0 …≤sß TD_BWAN_CLKß VitalTimingDataType …≥sß Tviol_CKENIn_CLKß X01¨0 …¥sß TD_CKENIn_CLKß VitalTimingDataType …µsß Tviol_ADVIn_CLKß X01¨0 …∂sß TD_ADVIn_CLKß VitalTimingDataType …∑sß Tviol_CE1NegIn_CLKß X01¨0 …∏sß TD_CE1NegIn_CLKß VitalTimingDataType …πsß Tviol_CE2NegIn_CLKß X01¨0 …∫sß TD_CE2NegIn_CLKß VitalTimingDataType …ªsß Tviol_CE2In_CLKß X01¨0 …ºsß TD_CE2In_CLKß VitalTimingDataType …Ωsß Tviol_RIn_CLKß X01¨0 …æsß
 TD_RIn_CLKß VitalTimingDataType …øsß Tviol_DatDIn_CLKß X01¨0 …¿sß TD_DatDIn_CLKß VitalTimingDataType …¡sß Tviol_DatCIn_CLKß X01¨0 …¬sß TD_DatCIn_CLKß VitalTimingDataType …√sß Tviol_DatBIn_CLKß X01¨0 …ƒsß TD_DatBIn_CLKß VitalTimingDataType …≈sß Tviol_DatAIn_CLKß X01¨0 …∆sß TD_DatAIn_CLKß VitalTimingDataType …«sß Tviol_AddressIn_CLKß X01¨0 …»sß TD_AddressIn_CLKß VitalTimingDataType ……sß	 Pviol_CLKß X01¨0 … sß PD_CLKß VitalPeriodDataTypeß VitalPeriodDataInit …Àlß MemStore(gØ    aØ÷¸  .ß INTEGER`Ø   aØˇ   …Ãsß MemDataAß MemStore …Õsß MemDataBß MemStore …Œsß MemDataCß MemStore …œsß MemDataDß MemStore …–sß MemAddrß NATURAL`Ø    aØ÷¸   …—sß MemAddr1ß NATURAL`Ø    aØ÷¸   …“sß	 startaddrß NATURAL`Ø    aØ÷¸   …”sß	 Burst_Cntß NATURAL`Ø    aØ   Ø     …‘sß memstartß NATURAL`Ø    aØ   Ø     …’sß offsetß INTEGER`Ø   aØ   Ø     …÷sß commandß command_type …◊sß BWD1ß UX01 …ÿsß BWC1ß UX01 …Ÿsß BWB1ß UX01 …⁄sß BWA1ß UX01 …€sß BWD2ß UX01 …‹sß BWC2ß UX01 …›sß BWB2ß UX01 …ﬁsß BWA2ß UX01 …ﬂsß wr1ß BOOLEANß false …‡sß wr2ß BOOLEANß false …·sß wr3ß BOOLEANß false …‚sß	 Violationß X01¨0 …„sß OBuf1ß std_logic_vectorØ#   bØ    0¨Z …‰sß OBuf2ß std_logic_vectorØ#   bØ    0¨Z …Â)…ÊBß TimingChecksOnJ…Áß VitalSetupHoldCheckß
 TestSignalß BWDNInß TestSignalName≠   "BWD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWDN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWDN_CLK …Ëß VitalSetupHoldCheckß
 TestSignalß BWCNInß TestSignalName≠   "BWC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWCN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWCN_CLK …Èß VitalSetupHoldCheckß
 TestSignalß BWBNInß TestSignalName≠   "BWB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWBN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWBN_CLK …Íß VitalSetupHoldCheckß
 TestSignalß BWANInß TestSignalName≠   "BWA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWAN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWAN_CLK …Îß VitalSetupHoldCheckß
 TestSignalß CKENInß TestSignalName≠
   "CLKENNeg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CLKENNeg_CLKß SetupLowß tsetup_CLKENNeg_CLKß HoldHighß thold_CLKENNeg_CLKß HoldLowß thold_CLKENNeg_CLKß CheckEnabledß TRUEß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CKENIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CKENIn_CLK …Ïß VitalSetupHoldCheckß
 TestSignalß ADVInß TestSignalName≠   "ADV"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_ADV_CLKß SetupLowß tsetup_ADV_CLKß HoldHighß thold_ADV_CLKß HoldLowß thold_ADV_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_ADVIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_ADVIn_CLK …Ìß VitalSetupHoldCheckß
 TestSignalß CE1NegInß TestSignalName≠   "CE1Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE1NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE1NegIn_CLK …Óß VitalSetupHoldCheckß
 TestSignalß CE2NegInß TestSignalName≠   "CE2Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2NegIn_CLK …Ôß VitalSetupHoldCheckß
 TestSignalß CE2Inß TestSignalName≠   "CE2"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2In_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2In_CLK …ß VitalSetupHoldCheckß
 TestSignalß RInß TestSignalName≠   "R"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_R_CLKß SetupLowß tsetup_R_CLKß HoldHighß thold_R_CLKß HoldLowß thold_R_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß
 TD_RIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_RIn_CLK …Òß VitalSetupHoldCheckß
 TestSignalß	 AddressInß TestSignalName≠	   "Address"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_A0_CLKß SetupLowß tsetup_A0_CLKß HoldHighß thold_A0_CLKß HoldLowß thold_A0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_AddressIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_AddressIn_CLK …Úß VitalSetupHoldCheckß
 TestSignalß DatDInß TestSignalName≠   "DatD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatDIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatDIn_CLK …Ûß VitalSetupHoldCheckß
 TestSignalß DatCInß TestSignalName≠   "DatC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatCIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatCIn_CLK …Ùß VitalSetupHoldCheckß
 TestSignalß DatBInß TestSignalName≠   "DatB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatBIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatBIn_CLK …ıß VitalSetupHoldCheckß
 TestSignalß DatAInß TestSignalName≠   "DatA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatAIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatAIn_CLK …ˆß VitalPeriodPulseCheckß
 TestSignalß CLKInß TestSignalName≠   "CLK"ß Periodß tperiod_CLK_posedgeß PulseWidthLowß tpw_CLK_negedgeß PulseWidthHighß tpw_CLK_posedgeß
 PeriodDataß PD_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß	 Pviol_CLKß	 HeaderMsgß InstancePath!ß partIDß CheckEnabledß CKENIn¨0 …˜ß	 Violationß	 Pviol_CLKXß Tviol_DatAIn_CLKXß Tviol_DatBIn_CLKXß Tviol_DatCIn_CLKXß Tviol_DatDIn_CLKXß Tviol_AddressIn_CLKXß Tviol_RIn_CLKXß Tviol_CE2In_CLKXß Tviol_CE2NegIn_CLKXß Tviol_CE1NegIn_CLKXß Tviol_ADVIn_CLKXß Tviol_CKENIn_CLKXß Tviol_BWAN_CLKXß Tviol_BWBN_CLKXß Tviol_BWCN_CLKXß Tviol_BWDN_CLK …¯Gß	 Violation¨0Hß InstancePath!ß partID!≠   ": simulation may be"!≠&   " inaccurate due to timing violations"Iß SeverityMode …˘*B …˙Bß rising_edgeß CLKInWß CKENIn¨0J…˚G_ß Is_Xß BWDNInHß InstancePath!ß partID!≠   ": Unusable value for BWDN"Iß SeverityMode …¸G_ß Is_Xß BWCNInHß InstancePath!ß partID!≠   ": Unusable value for BWCN"Iß SeverityMode …˝G_ß Is_Xß BWBNInHß InstancePath!ß partID!≠   ": Unusable value for BWBN"Iß SeverityMode …˛G_ß Is_Xß BWANInHß InstancePath!ß partID!≠   ": Unusable value for BWAN"Iß SeverityMode  ˛  G_ß Is_Xß RInHß InstancePath!ß partID!≠   ": Unusable value for R"Iß SeverityMode …G_ß Is_Xß ADVInHß InstancePath!ß partID!≠   ": Unusable value for ADV"Iß SeverityMode …G_ß Is_Xß CE2InHß InstancePath!ß partID!≠   ": Unusable value for CE2"Iß SeverityMode …G_ß Is_Xß CE1NegInHß InstancePath!ß partID!≠   ": Unusable value for CE1Neg"Iß SeverityMode …G_ß Is_Xß CE2NegInHß InstancePath!ß partID!≠   ": Unusable value for CE2Neg"Iß SeverityMode …Bß ADVIn¨0Wß CE1NegIn¨1Xß CE2NegIn¨1Xß CE2In¨0J…ß commandß ds …Kß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1Wß ADVIn¨0J…Bß RIn¨1J…	ß commandß read …
L…ß commandß write …*B …Kß ADVIn¨1Wß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1J…ß commandß burst …L…Gß falseHß InstancePath!ß partID!≠   ": Could not decode "!≠
   "command."Iß SeverityMode …*B …ß wr3ß wr2 …ß wr2ß wr1 …ß wr1ß false …Bß wr3J…Bß BWA2¨0J…Bß	 Violation¨XJ…ß MemDataAß MemAddr1Ø    …L…ß MemDataAß MemAddr1ß to_natß DatAIn …*B …*B …Bß BWB2¨0J…Bß	 Violation¨XJ…ß MemDataBß MemAddr1Ø    … L…!ß MemDataBß MemAddr1ß to_natß DatBIn …"*B …#*B …$Bß BWC2¨0J…%Bß	 Violation¨XJ…&ß MemDataCß MemAddr1Ø    …'L…(ß MemDataCß MemAddr1ß to_natß DatCIn …)*B …**B …+Bß BWD2¨0J…,Bß	 Violation¨XJ…-ß MemDataDß MemAddr1Ø    ….L…/ß MemDataDß MemAddr1ß to_natß DatDIn …0*B …1*B …2*B …3ß MemAddr1ß MemAddr …4ß OBuf2ß OBuf1 …5Nß state(…6Pß desel…7Nß command(…8Pß ds…9ß OBuf10¨Z …:Pß read…;ß stateß begin_rd …<ß MemAddrß to_natß	 AddressIn …=ß	 startaddrß MemAddr …>ß memstartß to_natß	 AddressInØ   bØ     …?Bß MemDataAß MemAddrØ   J…@ß OBuf1Ø   bØ    0¨U …AKß MemDataAß MemAddrØ   J…Bß OBuf1Ø   bØ    0¨X …CL…Dß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …E*B …FBß MemDataBß MemAddrØ   J…Gß OBuf1Ø   bØ	   0¨U …HKß MemDataBß MemAddrØ   J…Iß OBuf1Ø   bØ	   0¨X …JL…Kß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …L*B …MBß MemDataCß MemAddrØ   J…Nß OBuf1Ø   bØ   0¨U …OKß MemDataCß MemAddrØ   J…Pß OBuf1Ø   bØ   0¨X …QL…Rß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …S*B …TBß MemDataDß MemAddrØ   J…Uß OBuf1Ø#   bØ   0¨U …VKß MemDataDß MemAddrØ   J…Wß OBuf1Ø#   bØ   0¨X …XL…Yß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Z*B …[Pß write…\ß stateß begin_wr …]ß MemAddrß to_natß	 AddressIn …^ß	 startaddrß MemAddr …_ß memstartß to_natß	 AddressInØ   bØ     …`ß OBuf10¨Z …aß BWA1ß BWANIn …bß BWB1ß BWBNIn …cß BWC1ß BWCNIn …dß BWD1ß BWDNIn …eß wr1ß TRUE …fPß burst…gß OBuf10¨Z …h*N …iPß begin_rd…jß	 Burst_CntØ     …kNß command(…lPß ds…mß stateß desel …nß OBuf10¨Z …oPß read…pß stateß begin_rd …qß MemAddrß to_natß	 AddressIn …rß	 startaddrß MemAddr …sß memstartß to_natß	 AddressInØ   bØ     …tBß MemDataAß MemAddrØ   J…uß OBuf1Ø   bØ    0¨U …vKß MemDataAß MemAddrØ   J…wß OBuf1Ø   bØ    0¨X …xL…yß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …z*B …{Bß MemDataBß MemAddrØ   J…|ß OBuf1Ø   bØ	   0¨U …}Kß MemDataBß MemAddrØ   J…~ß OBuf1Ø   bØ	   0¨X …L…Äß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Å*B …ÇBß MemDataCß MemAddrØ   J…Éß OBuf1Ø   bØ   0¨U …ÑKß MemDataCß MemAddrØ   J…Öß OBuf1Ø   bØ   0¨X …ÜL…áß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …à*B …âBß MemDataDß MemAddrØ   J…äß OBuf1Ø#   bØ   0¨U …ãKß MemDataDß MemAddrØ   J…åß OBuf1Ø#   bØ   0¨X …çL…éß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …è*B …êPß write…ëß stateß begin_wr …íß MemAddrß to_natß	 AddressIn …ìß	 startaddrß MemAddr …îß memstartß to_natß	 AddressInØ   bØ     …ïß OBuf10¨Z …ñß BWA1ß BWANIn …óß BWB1ß BWBNIn …òß BWC1ß BWCNIn …ôß BWD1ß BWDNIn …öß wr1ß TRUE …õPß burst…úß stateß burst_rd …ùß	 Burst_Cntß	 Burst_CntØ    …ûBß	 Burst_CntØ   J…üß	 Burst_CntØ     …†*B …°ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …¢ß MemAddrß	 startaddrß offset …£Bß MemDataAß MemAddrØ   J…§ß OBuf1Ø   bØ    0¨U …•Kß MemDataAß MemAddrØ   J…¶ß OBuf1Ø   bØ    0¨X …ßL…®ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …©*B …™Bß MemDataBß MemAddrØ   J…´ß OBuf1Ø   bØ	   0¨U …¨Kß MemDataBß MemAddrØ   J…≠ß OBuf1Ø   bØ	   0¨X …ÆL…Øß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …∞*B …±Bß MemDataCß MemAddrØ   J…≤ß OBuf1Ø   bØ   0¨U …≥Kß MemDataCß MemAddrØ   J…¥ß OBuf1Ø   bØ   0¨X …µL…∂ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …∑*B …∏Bß MemDataDß MemAddrØ   J…πß OBuf1Ø#   bØ   0¨U …∫Kß MemDataDß MemAddrØ   J…ªß OBuf1Ø#   bØ   0¨X …ºL…Ωß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …æ*B …ø*N …¿Pß begin_wr…¡ß BWA2ß BWA1 …¬ß BWB2ß BWB1 …√ß BWC2ß BWC1 …ƒß BWD2ß BWD1 …≈ß	 Burst_CntØ     …∆Nß command(…«Pß ds…»ß stateß desel ……ß OBuf10¨Z … Pß read…Àß stateß begin_rd …Ãß MemAddrß to_natß	 AddressIn …Õß	 startaddrß MemAddr …Œß memstartß to_natß	 AddressInØ   bØ     …œBß MemDataAß MemAddrØ   J…–ß OBuf1Ø   bØ    0¨U …—Kß MemDataAß MemAddrØ   J…“ß OBuf1Ø   bØ    0¨X …”L…‘ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …’*B …÷Bß MemDataBß MemAddrØ   J…◊ß OBuf1Ø   bØ	   0¨U …ÿKß MemDataBß MemAddrØ   J…Ÿß OBuf1Ø   bØ	   0¨X …⁄L…€ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …‹*B …›Bß MemDataCß MemAddrØ   J…ﬁß OBuf1Ø   bØ   0¨U …ﬂKß MemDataCß MemAddrØ   J…‡ß OBuf1Ø   bØ   0¨X …·L…‚ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …„*B …‰Bß MemDataDß MemAddrØ   J…Âß OBuf1Ø#   bØ   0¨U …ÊKß MemDataDß MemAddrØ   J…Áß OBuf1Ø#   bØ   0¨X …ËL…Èß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Í*B …ÎPß write…Ïß stateß begin_wr …Ìß MemAddrß to_natß	 AddressIn …Óß	 startaddrß MemAddr …Ôß OBuf10¨Z …ß BWA1ß BWANIn …Òß BWB1ß BWBNIn …Úß BWC1ß BWCNIn …Ûß BWD1ß BWDNIn …Ùß wr1ß TRUE …ıPß burst…ˆß stateß burst_wr …˜ß	 Burst_Cntß	 Burst_CntØ    …¯Bß	 Burst_CntØ   J…˘ß	 Burst_CntØ     …˙*B …˚ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …¸ß MemAddrß	 startaddrß offset …˝ß BWA1ß BWANIn …˛ß BWB1ß BWBNIn  ˝  ß BWC1ß BWCNIn …ß BWD1ß BWDNIn …ß wr1ß TRUE …*N …Pß burst_rd…Nß command(…Pß ds…ß stateß desel …ß OBuf10¨Z …	Pß read…
ß stateß begin_rd …ß MemAddrß to_natß	 AddressIn …ß	 startaddrß MemAddr …ß memstartß to_natß	 AddressInØ   bØ     …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X … L…!ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …"*B …#Bß MemDataDß MemAddrØ   J…$ß OBuf1Ø#   bØ   0¨U …%Kß MemDataDß MemAddrØ   J…&ß OBuf1Ø#   bØ   0¨X …'L…(ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …)*B …*Pß write…+ß stateß begin_wr …,ß MemAddrß to_natß	 AddressIn …-ß	 startaddrß MemAddr ….ß memstartß to_natß	 AddressInØ   bØ     …/ß OBuf10¨Z …0ß BWA1ß BWANIn …1ß BWB1ß BWBNIn …2ß BWC1ß BWCNIn …3ß BWD1ß BWDNIn …4ß wr1ß TRUE …5Pß burst…6ß	 Burst_Cntß	 Burst_CntØ    …7Bß	 Burst_CntØ   J…8ß	 Burst_CntØ     …9*B …:ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …;ß MemAddrß	 startaddrß offset …<Bß MemDataAß MemAddrØ   J…=ß OBuf1Ø   bØ    0¨U …>Kß MemDataAß MemAddrØ   J…?ß OBuf1Ø   bØ    0¨X …@L…Aß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …B*B …CBß MemDataBß MemAddrØ   J…Dß OBuf1Ø   bØ	   0¨U …EKß MemDataBß MemAddrØ   J…Fß OBuf1Ø   bØ	   0¨X …GL…Hß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …I*B …JBß MemDataCß MemAddrØ   J…Kß OBuf1Ø   bØ   0¨U …LKß MemDataCß MemAddrØ   J…Mß OBuf1Ø   bØ   0¨X …NL…Oß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …P*B …QBß MemDataDß MemAddrØ   J…Rß OBuf1Ø#   bØ   0¨U …SKß MemDataDß MemAddrØ   J…Tß OBuf1Ø#   bØ   0¨X …UL…Vß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …W*B …X*N …YPß burst_wr…ZNß command(…[Pß ds…\ß stateß desel …]ß OBuf10¨Z …^Pß read…_ß stateß begin_rd …`ß MemAddrß to_natß	 AddressIn …aß	 startaddrß MemAddr …bß memstartß to_natß	 AddressInØ   bØ     …cBß MemDataAß MemAddrØ   J…dß OBuf1Ø   bØ    0¨U …eKß MemDataAß MemAddrØ   J…fß OBuf1Ø   bØ    0¨X …gL…hß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …i*B …jBß MemDataBß MemAddrØ   J…kß OBuf1Ø   bØ	   0¨U …lKß MemDataBß MemAddrØ   J…mß OBuf1Ø   bØ	   0¨X …nL…oß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …p*B …qBß MemDataCß MemAddrØ   J…rß OBuf1Ø   bØ   0¨U …sKß MemDataCß MemAddrØ   J…tß OBuf1Ø   bØ   0¨X …uL…vß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …w*B …xBß MemDataDß MemAddrØ   J…yß OBuf1Ø#   bØ   0¨U …zKß MemDataDß MemAddrØ   J…{ß OBuf1Ø#   bØ   0¨X …|L…}ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …~*B …Pß write…Äß stateß begin_wr …Åß MemAddrß to_natß	 AddressIn …Çß	 startaddrß MemAddr …Éß memstartß to_natß	 AddressInØ   bØ     …Ñß OBuf10¨Z …Öß BWA1ß BWANIn …Üß BWB1ß BWBNIn …áß BWC1ß BWCNIn …àß BWD1ß BWDNIn …âß wr1ß TRUE …äPß burst…ãß	 Burst_Cntß	 Burst_CntØ    …åBß	 Burst_CntØ   J…çß	 Burst_CntØ     …é*B …èß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …êß MemAddrß	 startaddrß offset …ëß BWA1ß BWANIn …íß BWB1ß BWBNIn …ìß BWC1ß BWCNIn …îß BWD1ß BWDNIn …ïß wr1ß TRUE …ñ*N …ó*N …òBß OENegIn¨0J…ôß D_zd0¨Zß OBuf2}Ø   ß ns …ö*B …õ*B …úBß OENegIn¨1J…ùß D_zd0¨Z …ûL…üß D_zdß OBuf2 …†*B …°*; …¢ß
 DataOutBlk/ß iuØ   bØ    A…£ß DataOut_Delay;ß D_zdß i…§sß D_GlitchDataß VitalGlitchDataArrayTypeØ   bØ     …•)…¶ß VitalPathDelay01Zß	 OutSignalß DataOutß iß OutSignalName≠   "Data"ß OutTempß D_zdß iß Modeß VitalTransportß
 GlitchDataß D_GlitchDataß iß PathsØ   ß InputChangeTimeß CLKInß
 LAST_EVENTß	 PathDelayß tpd_CLK_DQA0ß PathConditionß OENegIn¨0Ø   ß InputChangeTimeß OENegInß
 LAST_EVENTß	 PathDelayß tpd_OENeg_DQA0ß PathConditionß TRUE …ß*; …®*Aß
 DataOutBlk …©*9ß Behavior …™ß	 WireDelay9(…´)…¨ß w_1ß VitalWireDelayß A0_ipdß A0ß tipd_A0 …≠ß w_2ß VitalWireDelayß A1_ipdß A1ß tipd_A1 …Æß w_3ß VitalWireDelayß A2_ipdß A2ß tipd_A2 …Øß w_4ß VitalWireDelayß A3_ipdß A3ß tipd_A3 …∞ß w_5ß VitalWireDelayß A4_ipdß A4ß tipd_A4 …±ß w_6ß VitalWireDelayß A5_ipdß A5ß tipd_A5 …≤ß w_7ß VitalWireDelayß A6_ipdß A6ß tipd_A6 …≥ß w_8ß VitalWireDelayß A7_ipdß A7ß tipd_A7 …¥ß w_9ß VitalWireDelayß A8_ipdß A8ß tipd_A8 …µß w_10ß VitalWireDelayß A9_ipdß A9ß tipd_A9 …∂ß w_11ß VitalWireDelayß A10_ipdß A10ß tipd_A10 …∑ß w_12ß VitalWireDelayß A11_ipdß A11ß tipd_A11 …∏ß w_13ß VitalWireDelayß A12_ipdß A12ß tipd_A12 …πß w_14ß VitalWireDelayß A13_ipdß A13ß tipd_A13 …∫ß w_15ß VitalWireDelayß A14_ipdß A14ß tipd_A14 …ªß w_16ß VitalWireDelayß A15_ipdß A15ß tipd_A15 …ºß w_17ß VitalWireDelayß A16_ipdß A16ß tipd_A16 …Ωß w_21ß VitalWireDelayß DQA0_ipdß DQA0ß	 tipd_DQA0 …æß w_22ß VitalWireDelayß DQA1_ipdß DQA1ß	 tipd_DQA1 …øß w_23ß VitalWireDelayß DQA2_ipdß DQA2ß	 tipd_DQA2 …¿ß w_24ß VitalWireDelayß DQA3_ipdß DQA3ß	 tipd_DQA3 …¡ß w_25ß VitalWireDelayß DQA4_ipdß DQA4ß	 tipd_DQA4 …¬ß w_26ß VitalWireDelayß DQA5_ipdß DQA5ß	 tipd_DQA5 …√ß w_27ß VitalWireDelayß DQA6_ipdß DQA6ß	 tipd_DQA6 …ƒß w_28ß VitalWireDelayß DQA7_ipdß DQA7ß	 tipd_DQA7 …≈ß w_29ß VitalWireDelayß DQA8_ipdß DQA8ß	 tipd_DQA8 …∆ß w_31ß VitalWireDelayß DQB0_ipdß DQB0ß	 tipd_DQB0 …«ß w_32ß VitalWireDelayß DQB1_ipdß DQB1ß	 tipd_DQB1 …»ß w_33ß VitalWireDelayß DQB2_ipdß DQB2ß	 tipd_DQB2 ……ß w_34ß VitalWireDelayß DQB3_ipdß DQB3ß	 tipd_DQB3 … ß w_35ß VitalWireDelayß DQB4_ipdß DQB4ß	 tipd_DQB4 …Àß w_36ß VitalWireDelayß DQB5_ipdß DQB5ß	 tipd_DQB5 …Ãß w_37ß VitalWireDelayß DQB6_ipdß DQB6ß	 tipd_DQB6 …Õß w_38ß VitalWireDelayß DQB7_ipdß DQB7ß	 tipd_DQB7 …Œß w_39ß VitalWireDelayß DQB8_ipdß DQB8ß	 tipd_DQB8 …œß w_41ß VitalWireDelayß DQC0_ipdß DQC0ß	 tipd_DQC0 …–ß w_42ß VitalWireDelayß DQC1_ipdß DQC1ß	 tipd_DQC1 …—ß w_43ß VitalWireDelayß DQC2_ipdß DQC2ß	 tipd_DQC2 …“ß w_44ß VitalWireDelayß DQC3_ipdß DQC3ß	 tipd_DQC3 …”ß w_45ß VitalWireDelayß DQC4_ipdß DQC4ß	 tipd_DQC4 …‘ß w_46ß VitalWireDelayß DQC5_ipdß DQC5ß	 tipd_DQC5 …’ß w_47ß VitalWireDelayß DQC6_ipdß DQC6ß	 tipd_DQC6 …÷ß w_48ß VitalWireDelayß DQC7_ipdß DQC7ß	 tipd_DQC7 …◊ß w_49ß VitalWireDelayß DQC8_ipdß DQC8ß	 tipd_DQC8 …ÿß w_51ß VitalWireDelayß DQD0_ipdß DQD0ß	 tipd_DQD0 …Ÿß w_52ß VitalWireDelayß DQD1_ipdß DQD1ß	 tipd_DQD1 …⁄ß w_53ß VitalWireDelayß DQD2_ipdß DQD2ß	 tipd_DQD2 …€ß w_54ß VitalWireDelayß DQD3_ipdß DQD3ß	 tipd_DQD3 …‹ß w_55ß VitalWireDelayß DQD4_ipdß DQD4ß	 tipd_DQD4 …›ß w_56ß VitalWireDelayß DQD5_ipdß DQD5ß	 tipd_DQD5 …ﬁß w_57ß VitalWireDelayß DQD6_ipdß DQD6ß	 tipd_DQD6 …ﬂß w_58ß VitalWireDelayß DQD7_ipdß DQD7ß	 tipd_DQD7 …‡ß w_59ß VitalWireDelayß DQD8_ipdß DQD8ß	 tipd_DQD8 …·ß w_61ß VitalWireDelayß ADV_ipdß ADVß tipd_ADV …‚ß w_62ß VitalWireDelayß R_ipdß Rß tipd_R …„ß w_63ß VitalWireDelayß CLKENNeg_ipdß CLKENNegß tipd_CLKENNeg …‰ß w_64ß VitalWireDelayß
 BWDNeg_ipdß BWDNegß tipd_BWDNeg …Âß w_65ß VitalWireDelayß
 BWCNeg_ipdß BWCNegß tipd_BWCNeg …Êß w_66ß VitalWireDelayß
 BWBNeg_ipdß BWBNegß tipd_BWBNeg …Áß w_67ß VitalWireDelayß
 BWANeg_ipdß BWANegß tipd_BWANeg …Ëß w_68ß VitalWireDelayß
 CE1Neg_ipdß CE1Negß tipd_CE1Neg …Èß w_69ß VitalWireDelayß
 CE2Neg_ipdß CE2Negß tipd_CE2Neg …Íß w_70ß VitalWireDelayß CE2_ipdß CE2ß tipd_CE2 …Îß w_71ß VitalWireDelayß CLK_ipdß CLKß tipd_CLK …Ïß w_72ß VitalWireDelayß
 LBONeg_ipdß LBONegß tipd_LBONeg …Ìß w_73ß VitalWireDelayß	 OENeg_ipdß OENegß
 tipd_OENeg …Ó*9ß	 WireDelay …*ß rtl ™
V 000076 60 7 1556616364821 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000042 11 6216 1556616364762 idt71v3556
E idt71v3556 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.vital_timing;ieee.std_logic_1164;
G InstancePath STRING = DefaultInstancePath
G MsgOn BOOLEAN = DefaultMsgOn
G SeverityMode SEVERITY_LEVEL = WARNING
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G TimingModel STRING = DefaultTimingModel
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G XOn BOOLEAN = DefaultXon
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P ADV _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CLK _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
P R _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
X idt71v3556
I 000042 11 4822 1556616364762 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1556616364762
160
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
~STRING~12 0 5 66 1 . 32
InstancePath 1 30 179 1 . 32
MsgOn 2 30 281 1 . 33
SeverityMode 3 30 372 1 . 34
thold_A0_CLK 4 30 449 1 . 35
thold_ADV_CLK 5 30 564 1 . 36
thold_BWANeg_CLK 6 30 679 1 . 37
thold_CE2_CLK 7 30 794 1 . 38
thold_CLKENNeg_CLK 8 30 909 1 . 39
thold_DQA0_CLK 9 30 1024 1 . 40
thold_R_CLK 10 30 1139 1 . 41
TimingChecksOn 11 30 1255 1 . 42
~STRING~121 12 5 1347 1 . 43
TimingModel 13 30 1461 1 . 43
tipd_A0 14 30 1567 1 . 44
tipd_A1 15 30 1672 1 . 45
tipd_A10 16 30 1777 1 . 46
tipd_A11 17 30 1882 1 . 47
tipd_A12 18 30 1987 1 . 48
tipd_A13 19 30 2092 1 . 49
tipd_A14 20 30 2197 1 . 50
tipd_A15 21 30 2302 1 . 51
tipd_A16 22 30 2407 1 . 52
tipd_A2 23 30 2512 1 . 53
tipd_A3 24 30 2617 1 . 54
tipd_A4 25 30 2722 1 . 55
tipd_A5 26 30 2827 1 . 56
tipd_A6 27 30 2932 1 . 57
tipd_A7 28 30 3037 1 . 58
tipd_A8 29 30 3142 1 . 59
tipd_A9 30 30 3247 1 . 60
tipd_ADV 31 30 3352 1 . 61
tipd_BWANeg 32 30 3457 1 . 62
tipd_BWBNeg 33 30 3562 1 . 63
tipd_BWCNeg 34 30 3667 1 . 64
tipd_BWDNeg 35 30 3772 1 . 65
tipd_CE1Neg 36 30 3877 1 . 66
tipd_CE2 37 30 3982 1 . 67
tipd_CE2Neg 38 30 4087 1 . 68
tipd_CLK 39 30 4192 1 . 69
tipd_CLKENNeg 40 30 4297 1 . 70
tipd_DQA0 41 30 4402 1 . 71
tipd_DQA1 42 30 4507 1 . 72
tipd_DQA2 43 30 4612 1 . 73
tipd_DQA3 44 30 4717 1 . 74
tipd_DQA4 45 30 4822 1 . 75
tipd_DQA5 46 30 4927 1 . 76
tipd_DQA6 47 30 5032 1 . 77
tipd_DQA7 48 30 5137 1 . 78
tipd_DQA8 49 30 5242 1 . 79
tipd_DQB0 50 30 5347 1 . 80
tipd_DQB1 51 30 5452 1 . 81
tipd_DQB2 52 30 5557 1 . 82
tipd_DQB3 53 30 5662 1 . 83
tipd_DQB4 54 30 5767 1 . 84
tipd_DQB5 55 30 5872 1 . 85
tipd_DQB6 56 30 5977 1 . 86
tipd_DQB7 57 30 6082 1 . 87
tipd_DQB8 58 30 6187 1 . 88
tipd_DQC0 59 30 6292 1 . 89
tipd_DQC1 60 30 6397 1 . 90
tipd_DQC2 61 30 6502 1 . 91
tipd_DQC3 62 30 6607 1 . 92
tipd_DQC4 63 30 6712 1 . 93
tipd_DQC5 64 30 6817 1 . 94
tipd_DQC6 65 30 6922 1 . 95
tipd_DQC7 66 30 7027 1 . 96
tipd_DQC8 67 30 7132 1 . 97
tipd_DQD0 68 30 7237 1 . 98
tipd_DQD1 69 30 7342 1 . 99
tipd_DQD2 70 30 7447 1 . 100
tipd_DQD3 71 30 7552 1 . 101
tipd_DQD4 72 30 7657 1 . 102
tipd_DQD5 73 30 7762 1 . 103
tipd_DQD6 74 30 7867 1 . 104
tipd_DQD7 75 30 7972 1 . 105
tipd_DQD8 76 30 8077 1 . 106
tipd_LBONeg 77 30 8182 1 . 107
tipd_OENeg 78 30 8287 1 . 108
tipd_R 79 30 8392 1 . 109
tpd_CLK_DQA0 80 30 8497 1 . 110
tpd_OENeg_DQA0 81 30 8594 1 . 111
tperiod_CLK_posedge 82 30 8691 1 . 112
tpw_CLK_negedge 83 30 8809 1 . 113
tpw_CLK_posedge 84 30 8927 1 . 114
tsetup_A0_CLK 85 30 9045 1 . 115
tsetup_ADV_CLK 86 30 9163 1 . 116
tsetup_BWANeg_CLK 87 30 9281 1 . 117
tsetup_CE2_CLK 88 30 9399 1 . 118
tsetup_CLKENNeg_CLK 89 30 9517 1 . 119
tsetup_DQA0_CLK 90 30 9635 1 . 120
tsetup_R_CLK 91 30 9753 1 . 121
XOn 92 30 9871 1 . 122
A0 93 29 9964 1 . 125
A1 94 29 10073 1 . 126
A10 95 29 10182 1 . 127
A11 96 29 10291 1 . 128
A12 97 29 10400 1 . 129
A13 98 29 10509 1 . 130
A14 99 29 10618 1 . 131
A15 100 29 10727 1 . 132
A16 101 29 10837 1 . 133
A2 102 29 10947 1 . 134
A3 103 29 11057 1 . 135
A4 104 29 11169 1 . 136
A5 105 29 11281 1 . 137
A6 106 29 11393 1 . 138
A7 107 29 11505 1 . 139
A8 108 29 11617 1 . 140
A9 109 29 11729 1 . 141
ADV 110 29 11841 1 . 142
BWANeg 111 29 11953 1 . 143
BWBNeg 112 29 12065 1 . 144
BWCNeg 113 29 12177 1 . 145
BWDNeg 114 29 12289 1 . 146
CE1Neg 115 29 12401 1 . 147
CE2 116 29 12513 1 . 148
CE2Neg 117 29 12625 1 . 149
CLK 118 29 12737 1 . 150
CLKENNeg 119 29 12849 1 . 151
LBONeg 120 29 12961 1 . 152
OENeg 121 29 13073 1 . 153
R 122 29 13185 1 . 154
DQA0 123 29 13297 1 . 155
DQA1 124 29 13409 1 . 156
DQA2 125 29 13521 1 . 157
DQA3 126 29 13633 1 . 158
DQA4 127 29 13745 1 . 159
DQA5 128 29 13857 1 . 160
DQA6 129 29 13969 1 . 161
DQA7 130 29 14081 1 . 162
DQA8 131 29 14193 1 . 163
DQB0 132 29 14305 1 . 164
DQB1 133 29 14417 1 . 165
DQB2 134 29 14529 1 . 166
DQB3 135 29 14641 1 . 167
DQB4 136 29 14753 1 . 168
DQB5 137 29 14865 1 . 169
DQB6 138 29 14977 1 . 170
DQB7 139 29 15089 1 . 171
DQB8 140 29 15201 1 . 172
DQC0 141 29 15313 1 . 173
DQC1 142 29 15425 1 . 174
DQC2 143 29 15537 1 . 175
DQC3 144 29 15649 1 . 176
DQC4 145 29 15761 1 . 177
DQC5 146 29 15873 1 . 178
DQC6 147 29 15985 1 . 179
DQC7 148 29 16097 1 . 180
DQC8 149 29 16209 1 . 181
DQD0 150 29 16321 1 . 182
DQD1 151 29 16433 1 . 183
DQD2 152 29 16545 1 . 184
DQD3 153 29 16657 1 . 185
DQD4 154 29 16769 1 . 186
DQD5 155 29 16881 1 . 187
DQD6 156 29 16993 1 . 188
DQD7 157 29 17105 1 . 189
DQD8 158 29 17217 1 . 190
VITAL_LEVEL0 159 11 17329 1 . 193
#SPECIFICATION 
159
#END
I 000031 54 17453 0 idt71v3556
12
1
12
00000030
1
./compile/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 1 0
0
1
12 ~ ~ 0 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 2 1
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 3 2
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
30
1
30
12 ~ ~ 4 3
3
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 5 4
4
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 6 5
5
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 7 6
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 8 7
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 9 8
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 10 9
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 11 10
10
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
5
513
5
12 ~ ~ 12 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 13 11
11
1
12 ~ ~ 12 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
30
1
30
12 ~ ~ 14 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 67 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 68 66
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 69 67
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 70 68
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 71 69
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 72 70
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 73 71
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 74 72
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 75 73
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 76 74
74
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 77 75
75
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 78 76
76
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 79 77
77
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 80 78
78
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 81 79
79
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 82 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 83 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 84 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 85 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 86 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 87 85
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 88 86
86
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 89 87
87
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 90 88
88
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 91 89
89
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 92 90
90
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
V 000066 60 820 1556616364905 ./compile/pipe_stage.vhd*pipe_stage
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß
 pipe_stage(…+…ß ASIZEß INTEGERØ$    …ß BWSIZEß INTEGERØ    …ß DSIZEß INTEGERØ   … …,…ß addr_adv_ld_nuß	 std_logic … ß clkuß	 std_logic …!ß rd_wr_nuß	 std_logic …"ß resetuß	 std_logic …#ß addruß std_logic_vectorß ASIZEØ   bØ     …$ß data_inuß std_logic_vectorß DSIZEØ   bØ     …%ß data_outuß std_logic_vectorß DSIZEØ   bØ     …&ß dmuß std_logic_vectorß BWSIZEØ   bØ     …'ß addr_adv_ld_n_regvß	 std_logic …(ß rd_wr_n_regvß	 std_logic …)ß addr_regvß std_logic_vectorß ASIZEØ   bØ     …*ß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …+ß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …,ß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …- ….*ß
 pipe_stage ™
V 000069 60 7 1556616364905 ./compile/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1556616364958 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000073 60 425 1556616364955 ./compile/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
     …08ß RTL.ß
 pipe_stage(…2)…6;ß clkß reset…7)…8Bß reset¨1J…9ß addr_reg0¨0 …:ß data_in_reg0¨0 …;ß data_out_reg0¨0 …<ß rd_wr_n_reg¨0 …=ß addr_adv_ld_n_reg¨0 …>ß dm_reg0¨0 …?*B …@Bß clk¨1J…Aß addr_regß addr …Bß data_in_regß data_in …Cß data_out_regß data_out …Dß rd_wr_n_regß rd_wr_n …Eß addr_adv_ld_n_regß addr_adv_ld_n …Fß dm_regß dm …G*B …H*; …J*ß RTL ™
V 000076 60 7 1556616364955 ./compile/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1556616364906 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 17
P addr_adv_ld_n _in std_logic
P clk _in std_logic
P rd_wr_n _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_adv_ld_n_reg _out std_logic
P rd_wr_n_reg _out std_logic
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1596 1556616364906 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1556616364906
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 65 1 . 26
BWSIZE 1 30 142 1 . 27
DSIZE 2 30 218 1 . 28
addr_adv_ld_n 3 29 295 1 . 31
clk 4 29 385 1 . 32
rd_wr_n 5 29 475 1 . 33
reset 6 29 565 1 . 34
~std_logic_vector{{ASIZE-1}~downto~0}~12 7 5 654 1 . 35
~NATURAL~range~{ASIZE-1}~downto~0~12 8 5 934 1 . 35
"-" 12 10 1188 0 . 0
~ANONYMOUS 13 24 1257 0 . 0
~ANONYMOUS 14 24 1310 0 . 0
addr 24 29 1365 1 . 35
~std_logic_vector{{DSIZE-1}~downto~0}~12 25 5 1439 1 . 36
~NATURAL~range~{DSIZE-1}~downto~0~12 26 5 1721 1 . 36
data_in 27 29 1976 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~122 28 5 2051 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~121 29 5 2333 1 . 37
data_out 30 29 2588 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2663 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2945 1 . 38
dm 33 29 3200 1 . 38
addr_adv_ld_n_reg 34 29 3276 1 . 39
rd_wr_n_reg 35 29 3367 1 . 40
~std_logic_vector{{ASIZE-1}~downto~0}~124 36 5 3457 1 . 41
~NATURAL~range~{ASIZE-1}~downto~0~123 37 5 3739 1 . 41
addr_reg 38 29 3994 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~126 39 5 4071 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~125 40 5 4353 1 . 42
data_in_reg 41 29 4608 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~128 42 5 4685 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~127 43 5 4967 1 . 43
data_out_reg 44 29 5222 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5299 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5581 1 . 44
dm_reg 47 29 5836 1 . 44
#SPECIFICATION 
#END
I 000030 54 5911 0 pipe_stage
12
1
12
00000024
1
./compile/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 12 0
0
54
0
2
0
0
14
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 24 4
4
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 5
5
67
0
1
12 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
12 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 34 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 36 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 37 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 38 10
10
68
0
1
12 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 39 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 40 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 41 11
11
68
0
1
12 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 42 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 43 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 43 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
12 ~ ~ 42 6
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
I 000044 52 56191         1556616365021 syn
517_____
58
SYN
0
14
std
.
.
1
1
18
altpll
1
18
13 ~ ~ 0 0
41
0
1
30
bandwidth
16385
30
13 ~ ~ 1 0
43
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13
-15871
5
13 ~ ~ 2 0
44
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 3 0
44
1
1
13 ~ ~ 2 0
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
30
c0_high
16385
30
13 ~ ~ 4 0
45
2
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_initial
16385
30
13 ~ ~ 5 0
46
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_low
16385
30
13 ~ ~ 6 0
47
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~131
-15871
5
13 ~ ~ 7 1
48
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c0_mode
16385
30
13 ~ ~ 8 0
48
5
1
13 ~ ~ 7 1
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c0_ph
16385
30
13 ~ ~ 9 0
49
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c0_test_source
16385
30
13 ~ ~ 10 0
50
7
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
c1_high
16385
30
13 ~ ~ 11 0
51
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_initial
16385
30
13 ~ ~ 12 0
52
9
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_low
16385
30
13 ~ ~ 13 0
53
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~132
-15871
5
13 ~ ~ 14 2
54
2
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_mode
16385
30
13 ~ ~ 15 0
54
11
1
13 ~ ~ 14 2
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c1_ph
16385
30
13 ~ ~ 16 0
55
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c1_test_source
16385
30
13 ~ ~ 17 0
56
13
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~133
-15871
5
13 ~ ~ 18 3
57
3
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_use_casc_in
16385
30
13 ~ ~ 19 0
57
14
1
13 ~ ~ 18 3
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c2_high
16385
30
13 ~ ~ 20 0
58
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_initial
16385
30
13 ~ ~ 21 0
59
16
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_low
16385
30
13 ~ ~ 22 0
60
17
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~134
-15871
5
13 ~ ~ 23 4
61
4
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_mode
16385
30
13 ~ ~ 24 0
61
18
1
13 ~ ~ 23 4
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c2_ph
16385
30
13 ~ ~ 25 0
62
19
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c2_test_source
16385
30
13 ~ ~ 26 0
63
20
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~135
-15871
5
13 ~ ~ 27 5
64
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_use_casc_in
16385
30
13 ~ ~ 28 0
64
21
1
13 ~ ~ 27 5
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c3_high
16385
30
13 ~ ~ 29 0
65
22
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_initial
16385
30
13 ~ ~ 30 0
66
23
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_low
16385
30
13 ~ ~ 31 0
67
24
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~136
-15871
5
13 ~ ~ 32 6
68
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_mode
16385
30
13 ~ ~ 33 0
68
25
1
13 ~ ~ 32 6
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c3_ph
16385
30
13 ~ ~ 34 0
69
26
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c3_test_source
16385
30
13 ~ ~ 35 0
70
27
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~137
-15871
5
13 ~ ~ 36 7
71
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_use_casc_in
16385
30
13 ~ ~ 37 0
71
28
1
13 ~ ~ 36 7
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c4_high
16385
30
13 ~ ~ 38 0
72
29
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_initial
16385
30
13 ~ ~ 39 0
73
30
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_low
16385
30
13 ~ ~ 40 0
74
31
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~138
-15871
5
13 ~ ~ 41 8
75
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_mode
16385
30
13 ~ ~ 42 0
75
32
1
13 ~ ~ 41 8
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c4_ph
16385
30
13 ~ ~ 43 0
76
33
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c4_test_source
16385
30
13 ~ ~ 44 0
77
34
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 45 9
78
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_use_casc_in
16385
30
13 ~ ~ 46 0
78
35
1
13 ~ ~ 45 9
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c5_high
16385
30
13 ~ ~ 47 0
79
36
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_initial
16385
30
13 ~ ~ 48 0
80
37
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_low
16385
30
13 ~ ~ 49 0
81
38
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1310
-15871
5
13 ~ ~ 50 10
82
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_mode
16385
30
13 ~ ~ 51 0
82
39
1
13 ~ ~ 50 10
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c5_ph
16385
30
13 ~ ~ 52 0
83
40
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c5_test_source
16385
30
13 ~ ~ 53 0
84
41
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1311
-15871
5
13 ~ ~ 54 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_use_casc_in
16385
30
13 ~ ~ 55 0
85
42
1
13 ~ ~ 54 11
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
charge_pump_current
16385
30
13 ~ ~ 56 0
86
43
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
2
0
0
0
0
0
1
5
~STRING~1312
-15871
5
13 ~ ~ 57 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_counter
16385
30
13 ~ ~ 58 0
87
44
1
13 ~ ~ 57 12
0
15 STD STANDARD 90 10
3
1
145
1
"g0"
0
0
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 59 0
88
45
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 60 0
89
46
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 61 0
90
47
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_output_frequency
16385
30
13 ~ ~ 62 0
91
48
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1313
-15871
5
13 ~ ~ 63 13
92
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 64 0
92
49
1
13 ~ ~ 63 13
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1314
-15871
5
13 ~ ~ 65 14
93
14
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 66 0
93
50
1
13 ~ ~ 65 14
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1315
-15871
5
13 ~ ~ 67 15
94
15
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_counter
16385
30
13 ~ ~ 68 0
94
51
1
13 ~ ~ 67 15
0
15 STD STANDARD 90 10
3
1
145
1
"g1"
0
0
0
1
30
clk1_divide_by
16385
30
13 ~ ~ 69 0
95
52
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_duty_cycle
16385
30
13 ~ ~ 70 0
96
53
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk1_multiply_by
16385
30
13 ~ ~ 71 0
97
54
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_output_frequency
16385
30
13 ~ ~ 72 0
98
55
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1316
-15871
5
13 ~ ~ 73 16
99
16
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_phase_shift
16385
30
13 ~ ~ 74 0
99
56
1
13 ~ ~ 73 16
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1317
-15871
5
13 ~ ~ 75 17
100
17
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_time_delay
16385
30
13 ~ ~ 76 0
100
57
1
13 ~ ~ 75 17
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1318
-15871
5
13 ~ ~ 77 18
101
18
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_counter
16385
30
13 ~ ~ 78 0
101
58
1
13 ~ ~ 77 18
0
15 STD STANDARD 90 10
3
1
145
1
"g2"
0
0
0
1
30
clk2_divide_by
16385
30
13 ~ ~ 79 0
102
59
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_duty_cycle
16385
30
13 ~ ~ 80 0
103
60
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk2_multiply_by
16385
30
13 ~ ~ 81 0
104
61
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_output_frequency
16385
30
13 ~ ~ 82 0
105
62
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1319
-15871
5
13 ~ ~ 83 19
106
19
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_phase_shift
16385
30
13 ~ ~ 84 0
106
63
1
13 ~ ~ 83 19
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1320
-15871
5
13 ~ ~ 85 20
107
20
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_time_delay
16385
30
13 ~ ~ 86 0
107
64
1
13 ~ ~ 85 20
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1321
-15871
5
13 ~ ~ 87 21
108
21
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_counter
16385
30
13 ~ ~ 88 0
108
65
1
13 ~ ~ 87 21
0
15 STD STANDARD 90 10
3
1
145
1
"g3"
0
0
0
1
30
clk3_divide_by
16385
30
13 ~ ~ 89 0
109
66
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk3_duty_cycle
16385
30
13 ~ ~ 90 0
110
67
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk3_multiply_by
16385
30
13 ~ ~ 91 0
111
68
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1322
-15871
5
13 ~ ~ 92 22
112
22
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_phase_shift
16385
30
13 ~ ~ 93 0
112
69
1
13 ~ ~ 92 22
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1323
-15871
5
13 ~ ~ 94 23
113
23
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_time_delay
16385
30
13 ~ ~ 95 0
113
70
1
13 ~ ~ 94 23
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1324
-15871
5
13 ~ ~ 96 24
114
24
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_counter
16385
30
13 ~ ~ 97 0
114
71
1
13 ~ ~ 96 24
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
30
clk4_divide_by
16385
30
13 ~ ~ 98 0
115
72
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk4_duty_cycle
16385
30
13 ~ ~ 99 0
116
73
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk4_multiply_by
16385
30
13 ~ ~ 100 0
117
74
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1325
-15871
5
13 ~ ~ 101 25
118
25
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_phase_shift
16385
30
13 ~ ~ 102 0
118
75
1
13 ~ ~ 101 25
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1326
-15871
5
13 ~ ~ 103 26
119
26
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_time_delay
16385
30
13 ~ ~ 104 0
119
76
1
13 ~ ~ 103 26
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1327
-15871
5
13 ~ ~ 105 27
120
27
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_counter
16385
30
13 ~ ~ 106 0
120
77
1
13 ~ ~ 105 27
0
15 STD STANDARD 90 10
3
1
145
1
"l1"
0
0
0
1
30
clk5_divide_by
16385
30
13 ~ ~ 107 0
121
78
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk5_duty_cycle
16385
30
13 ~ ~ 108 0
122
79
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk5_multiply_by
16385
30
13 ~ ~ 109 0
123
80
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1328
-15871
5
13 ~ ~ 110 28
124
28
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_phase_shift
16385
30
13 ~ ~ 111 0
124
81
1
13 ~ ~ 110 28
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1329
-15871
5
13 ~ ~ 112 29
125
29
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_time_delay
16385
30
13 ~ ~ 113 0
125
82
1
13 ~ ~ 112 29
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1330
-15871
5
13 ~ ~ 114 30
126
30
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 115 0
126
83
1
13 ~ ~ 114 30
0
15 STD STANDARD 90 10
3
1
145
1
"CLK0"
0
0
0
1
5
~STRING~1331
-15871
5
13 ~ ~ 116 31
127
31
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
down_spread
16385
30
13 ~ ~ 117 0
127
84
1
13 ~ ~ 116 31
0
15 STD STANDARD 90 10
3
1
145
1
"0.0"
0
0
0
1
30
e0_high
16385
30
13 ~ ~ 118 0
128
85
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_initial
16385
30
13 ~ ~ 119 0
129
86
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_low
16385
30
13 ~ ~ 120 0
130
87
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1332
-15871
5
13 ~ ~ 121 32
131
32
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e0_mode
16385
30
13 ~ ~ 122 0
131
88
1
13 ~ ~ 121 32
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e0_ph
16385
30
13 ~ ~ 123 0
132
89
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e0_time_delay
16385
30
13 ~ ~ 124 0
133
90
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_high
16385
30
13 ~ ~ 125 0
134
91
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_initial
16385
30
13 ~ ~ 126 0
135
92
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_low
16385
30
13 ~ ~ 127 0
136
93
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1333
-15871
5
13 ~ ~ 128 33
137
33
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e1_mode
16385
30
13 ~ ~ 129 0
137
94
1
13 ~ ~ 128 33
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e1_ph
16385
30
13 ~ ~ 130 0
138
95
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_time_delay
16385
30
13 ~ ~ 131 0
139
96
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_high
16385
30
13 ~ ~ 132 0
140
97
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_initial
16385
30
13 ~ ~ 133 0
141
98
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_low
16385
30
13 ~ ~ 134 0
142
99
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1334
-15871
5
13 ~ ~ 135 34
143
34
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e2_mode
16385
30
13 ~ ~ 136 0
143
100
1
13 ~ ~ 135 34
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e2_ph
16385
30
13 ~ ~ 137 0
144
101
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_time_delay
16385
30
13 ~ ~ 138 0
145
102
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_high
16385
30
13 ~ ~ 139 0
146
103
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_initial
16385
30
13 ~ ~ 140 0
147
104
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_low
16385
30
13 ~ ~ 141 0
148
105
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1335
-15871
5
13 ~ ~ 142 35
149
35
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e3_mode
16385
30
13 ~ ~ 143 0
149
106
1
13 ~ ~ 142 35
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e3_ph
16385
30
13 ~ ~ 144 0
150
107
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_time_delay
16385
30
13 ~ ~ 145 0
151
108
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1336
-15871
5
13 ~ ~ 146 36
152
36
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable0_counter
16385
30
13 ~ ~ 147 0
152
109
1
13 ~ ~ 146 36
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1337
-15871
5
13 ~ ~ 148 37
153
37
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable1_counter
16385
30
13 ~ ~ 149 0
153
110
1
13 ~ ~ 148 37
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1338
-15871
5
13 ~ ~ 150 38
154
38
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable_switch_over_counter
16385
30
13 ~ ~ 151 0
154
111
1
13 ~ ~ 150 38
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~1339
-15871
5
13 ~ ~ 152 39
155
39
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_counter
16385
30
13 ~ ~ 153 0
155
112
1
13 ~ ~ 152 39
0
15 STD STANDARD 90 10
3
1
145
1
"e0"
0
0
0
1
30
extclk0_divide_by
16385
30
13 ~ ~ 154 0
156
113
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk0_duty_cycle
16385
30
13 ~ ~ 155 0
157
114
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk0_multiply_by
16385
30
13 ~ ~ 156 0
158
115
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1340
-15871
5
13 ~ ~ 157 40
159
40
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_phase_shift
16385
30
13 ~ ~ 158 0
159
116
1
13 ~ ~ 157 40
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1341
-15871
5
13 ~ ~ 159 41
160
41
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_time_delay
16385
30
13 ~ ~ 160 0
160
117
1
13 ~ ~ 159 41
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1342
-15871
5
13 ~ ~ 161 42
161
42
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_counter
16385
30
13 ~ ~ 162 0
161
118
1
13 ~ ~ 161 42
0
15 STD STANDARD 90 10
3
1
145
1
"e1"
0
0
0
1
30
extclk1_divide_by
16385
30
13 ~ ~ 163 0
162
119
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk1_duty_cycle
16385
30
13 ~ ~ 164 0
163
120
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk1_multiply_by
16385
30
13 ~ ~ 165 0
164
121
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1343
-15871
5
13 ~ ~ 166 43
165
43
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_phase_shift
16385
30
13 ~ ~ 167 0
165
122
1
13 ~ ~ 166 43
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1344
-15871
5
13 ~ ~ 168 44
166
44
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_time_delay
16385
30
13 ~ ~ 169 0
166
123
1
13 ~ ~ 168 44
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1345
-15871
5
13 ~ ~ 170 45
167
45
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_counter
16385
30
13 ~ ~ 171 0
167
124
1
13 ~ ~ 170 45
0
15 STD STANDARD 90 10
3
1
145
1
"e2"
0
0
0
1
30
extclk2_divide_by
16385
30
13 ~ ~ 172 0
168
125
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk2_duty_cycle
16385
30
13 ~ ~ 173 0
169
126
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk2_multiply_by
16385
30
13 ~ ~ 174 0
170
127
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1346
-15871
5
13 ~ ~ 175 46
171
46
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_phase_shift
16385
30
13 ~ ~ 176 0
171
128
1
13 ~ ~ 175 46
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1347
-15871
5
13 ~ ~ 177 47
172
47
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_time_delay
16385
30
13 ~ ~ 178 0
172
129
1
13 ~ ~ 177 47
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1348
-15871
5
13 ~ ~ 179 48
173
48
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_counter
16385
30
13 ~ ~ 180 0
173
130
1
13 ~ ~ 179 48
0
15 STD STANDARD 90 10
3
1
145
1
"e3"
0
0
0
1
30
extclk3_divide_by
16385
30
13 ~ ~ 181 0
174
131
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk3_duty_cycle
16385
30
13 ~ ~ 182 0
175
132
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk3_multiply_by
16385
30
13 ~ ~ 183 0
176
133
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1349
-15871
5
13 ~ ~ 184 49
177
49
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_phase_shift
16385
30
13 ~ ~ 185 0
177
134
1
13 ~ ~ 184 49
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1350
-15871
5
13 ~ ~ 186 50
178
50
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_time_delay
16385
30
13 ~ ~ 187 0
178
135
1
13 ~ ~ 186 50
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1351
-15871
5
13 ~ ~ 188 51
179
51
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
feedback_source
16385
30
13 ~ ~ 189 0
179
136
1
13 ~ ~ 188 51
0
15 STD STANDARD 90 10
3
1
145
1
"EXTCLK0"
0
0
0
1
30
g0_high
16385
30
13 ~ ~ 190 0
180
137
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_initial
16385
30
13 ~ ~ 191 0
181
138
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_low
16385
30
13 ~ ~ 192 0
182
139
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1352
-15871
5
13 ~ ~ 193 52
183
52
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g0_mode
16385
30
13 ~ ~ 194 0
183
140
1
13 ~ ~ 193 52
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g0_ph
16385
30
13 ~ ~ 195 0
184
141
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g0_time_delay
16385
30
13 ~ ~ 196 0
185
142
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_high
16385
30
13 ~ ~ 197 0
186
143
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_initial
16385
30
13 ~ ~ 198 0
187
144
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_low
16385
30
13 ~ ~ 199 0
188
145
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1353
-15871
5
13 ~ ~ 200 53
189
53
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g1_mode
16385
30
13 ~ ~ 201 0
189
146
1
13 ~ ~ 200 53
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g1_ph
16385
30
13 ~ ~ 202 0
190
147
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_time_delay
16385
30
13 ~ ~ 203 0
191
148
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_high
16385
30
13 ~ ~ 204 0
192
149
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_initial
16385
30
13 ~ ~ 205 0
193
150
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_low
16385
30
13 ~ ~ 206 0
194
151
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1354
-15871
5
13 ~ ~ 207 54
195
54
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g2_mode
16385
30
13 ~ ~ 208 0
195
152
1
13 ~ ~ 207 54
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g2_ph
16385
30
13 ~ ~ 209 0
196
153
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_time_delay
16385
30
13 ~ ~ 210 0
197
154
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_high
16385
30
13 ~ ~ 211 0
198
155
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_initial
16385
30
13 ~ ~ 212 0
199
156
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_low
16385
30
13 ~ ~ 213 0
200
157
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1355
-15871
5
13 ~ ~ 214 55
201
55
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g3_mode
16385
30
13 ~ ~ 215 0
201
158
1
13 ~ ~ 214 55
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g3_ph
16385
30
13 ~ ~ 216 0
202
159
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_time_delay
16385
30
13 ~ ~ 217 0
203
160
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
gate_lock_counter
16385
30
13 ~ ~ 218 0
204
161
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1356
-15871
5
13 ~ ~ 219 56
205
56
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 220 0
205
162
1
13 ~ ~ 219 56
0
15 STD STANDARD 90 10
3
1
145
1
"NO"
0
0
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 221 0
206
163
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
2
0
1
30
inclk1_input_frequency
16385
30
13 ~ ~ 222 0
207
164
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1357
-15871
5
13 ~ ~ 223 57
208
57
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 224 0
208
165
1
13 ~ ~ 223 57
0
15 STD STANDARD 90 10
3
1
145
1
"Stratix"
0
0
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 225 0
209
166
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
l0_high
16385
30
13 ~ ~ 226 0
210
167
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_initial
16385
30
13 ~ ~ 227 0
211
168
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_low
16385
30
13 ~ ~ 228 0
212
169
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1358
-15871
5
13 ~ ~ 229 58
213
58
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l0_mode
16385
30
13 ~ ~ 230 0
213
170
1
13 ~ ~ 229 58
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l0_ph
16385
30
13 ~ ~ 231 0
214
171
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l0_time_delay
16385
30
13 ~ ~ 232 0
215
172
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_high
16385
30
13 ~ ~ 233 0
216
173
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_initial
16385
30
13 ~ ~ 234 0
217
174
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_low
16385
30
13 ~ ~ 235 0
218
175
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1359
-15871
5
13 ~ ~ 236 59
219
59
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l1_mode
16385
30
13 ~ ~ 237 0
219
176
1
13 ~ ~ 236 59
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l1_ph
16385
30
13 ~ ~ 238 0
220
177
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_time_delay
16385
30
13 ~ ~ 239 0
221
178
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
lock_high
16385
30
13 ~ ~ 240 0
222
179
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
lock_low
16385
30
13 ~ ~ 241 0
223
180
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
loop_filter_c
16385
30
13 ~ ~ 242 0
224
181
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1360
-15871
5
13 ~ ~ 243 60
225
60
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
loop_filter_r
16385
30
13 ~ ~ 244 0
225
182
1
13 ~ ~ 243 60
0
15 STD STANDARD 90 10
3
1
145
1
" 1.000000"
0
0
0
1
5
~STRING~1361
-15871
5
13 ~ ~ 245 61
226
61
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_hint
16385
30
13 ~ ~ 246 0
226
183
1
13 ~ ~ 245 61
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
5
~STRING~1362
-15871
5
13 ~ ~ 247 62
227
62
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 248 0
227
184
1
13 ~ ~ 247 62
0
15 STD STANDARD 90 10
3
1
145
1
"altpll"
0
0
0
1
30
m
16385
30
13 ~ ~ 249 0
228
185
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m2
16385
30
13 ~ ~ 250 0
229
186
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_initial
16385
30
13 ~ ~ 251 0
230
187
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_ph
16385
30
13 ~ ~ 252 0
231
188
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m_test_source
16385
30
13 ~ ~ 253 0
232
189
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
m_time_delay
16385
30
13 ~ ~ 254 0
233
190
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
n
16385
30
13 ~ ~ 255 0
234
191
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n2
16385
30
13 ~ ~ 256 0
235
192
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n_time_delay
16385
30
13 ~ ~ 257 0
236
193
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1363
-15871
5
13 ~ ~ 258 63
237
63
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 259 0
237
194
1
13 ~ ~ 258 63
0
15 STD STANDARD 90 10
3
1
145
1
"NORMAL"
0
0
0
1
30
pfd_max
16385
30
13 ~ ~ 260 0
238
195
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
pfd_min
16385
30
13 ~ ~ 261 0
239
196
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1364
-15871
5
13 ~ ~ 262 64
240
64
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 263 0
240
197
1
13 ~ ~ 262 64
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
5
~STRING~1365
-15871
5
13 ~ ~ 264 65
241
65
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_activeclock
16385
30
13 ~ ~ 265 0
241
198
1
13 ~ ~ 264 65
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1366
-15871
5
13 ~ ~ 266 66
242
66
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_areset
16385
30
13 ~ ~ 267 0
242
199
1
13 ~ ~ 266 66
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1367
-15871
5
13 ~ ~ 268 67
243
67
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk0
16385
30
13 ~ ~ 269 0
243
200
1
13 ~ ~ 268 67
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1368
-15871
5
13 ~ ~ 270 68
244
68
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk1
16385
30
13 ~ ~ 271 0
244
201
1
13 ~ ~ 270 68
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1369
-15871
5
13 ~ ~ 272 69
245
69
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk2
16385
30
13 ~ ~ 273 0
245
202
1
13 ~ ~ 272 69
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1370
-15871
5
13 ~ ~ 274 70
246
70
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk3
16385
30
13 ~ ~ 275 0
246
203
1
13 ~ ~ 274 70
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1371
-15871
5
13 ~ ~ 276 71
247
71
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk4
16385
30
13 ~ ~ 277 0
247
204
1
13 ~ ~ 276 71
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1372
-15871
5
13 ~ ~ 278 72
248
72
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk5
16385
30
13 ~ ~ 279 0
248
205
1
13 ~ ~ 278 72
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1373
-15871
5
13 ~ ~ 280 73
249
73
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad0
16385
30
13 ~ ~ 281 0
249
206
1
13 ~ ~ 280 73
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1374
-15871
5
13 ~ ~ 282 74
250
74
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad1
16385
30
13 ~ ~ 283 0
250
207
1
13 ~ ~ 282 74
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1375
-15871
5
13 ~ ~ 284 75
251
75
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena0
16385
30
13 ~ ~ 285 0
251
208
1
13 ~ ~ 284 75
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1376
-15871
5
13 ~ ~ 286 76
252
76
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena1
16385
30
13 ~ ~ 287 0
252
209
1
13 ~ ~ 286 76
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1377
-15871
5
13 ~ ~ 288 77
253
77
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena2
16385
30
13 ~ ~ 289 0
253
210
1
13 ~ ~ 288 77
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1378
-15871
5
13 ~ ~ 290 78
254
78
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena3
16385
30
13 ~ ~ 291 0
254
211
1
13 ~ ~ 290 78
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1379
-15871
5
13 ~ ~ 292 79
255
79
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena4
16385
30
13 ~ ~ 293 0
255
212
1
13 ~ ~ 292 79
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1380
-15871
5
13 ~ ~ 294 80
256
80
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena5
16385
30
13 ~ ~ 295 0
256
213
1
13 ~ ~ 294 80
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1381
-15871
5
13 ~ ~ 296 81
257
81
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkloss
16385
30
13 ~ ~ 297 0
257
214
1
13 ~ ~ 296 81
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1382
-15871
5
13 ~ ~ 298 82
258
82
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkswitch
16385
30
13 ~ ~ 299 0
258
215
1
13 ~ ~ 298 82
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1383
-15871
5
13 ~ ~ 300 83
259
83
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable0
16385
30
13 ~ ~ 301 0
259
216
1
13 ~ ~ 300 83
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1384
-15871
5
13 ~ ~ 302 84
260
84
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable1
16385
30
13 ~ ~ 303 0
260
217
1
13 ~ ~ 302 84
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1385
-15871
5
13 ~ ~ 304 85
261
85
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk0
16385
30
13 ~ ~ 305 0
261
218
1
13 ~ ~ 304 85
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1386
-15871
5
13 ~ ~ 306 86
262
86
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk1
16385
30
13 ~ ~ 307 0
262
219
1
13 ~ ~ 306 86
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1387
-15871
5
13 ~ ~ 308 87
263
87
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk2
16385
30
13 ~ ~ 309 0
263
220
1
13 ~ ~ 308 87
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1388
-15871
5
13 ~ ~ 310 88
264
88
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk3
16385
30
13 ~ ~ 311 0
264
221
1
13 ~ ~ 310 88
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1389
-15871
5
13 ~ ~ 312 89
265
89
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena0
16385
30
13 ~ ~ 313 0
265
222
1
13 ~ ~ 312 89
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1390
-15871
5
13 ~ ~ 314 90
266
90
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena1
16385
30
13 ~ ~ 315 0
266
223
1
13 ~ ~ 314 90
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1391
-15871
5
13 ~ ~ 316 91
267
91
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena2
16385
30
13 ~ ~ 317 0
267
224
1
13 ~ ~ 316 91
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1392
-15871
5
13 ~ ~ 318 92
268
92
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena3
16385
30
13 ~ ~ 319 0
268
225
1
13 ~ ~ 318 92
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1393
-15871
5
13 ~ ~ 320 93
269
93
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_fbin
16385
30
13 ~ ~ 321 0
269
226
1
13 ~ ~ 320 93
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1394
-15871
5
13 ~ ~ 322 94
270
94
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk0
16385
30
13 ~ ~ 323 0
270
227
1
13 ~ ~ 322 94
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1395
-15871
5
13 ~ ~ 324 95
271
95
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk1
16385
30
13 ~ ~ 325 0
271
228
1
13 ~ ~ 324 95
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1396
-15871
5
13 ~ ~ 326 96
272
96
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pfdena
16385
30
13 ~ ~ 327 0
272
229
1
13 ~ ~ 326 96
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1397
-15871
5
13 ~ ~ 328 97
273
97
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pllena
16385
30
13 ~ ~ 329 0
273
230
1
13 ~ ~ 328 97
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1398
-15871
5
13 ~ ~ 330 98
274
98
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanaclr
16385
30
13 ~ ~ 331 0
274
231
1
13 ~ ~ 330 98
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1399
-15871
5
13 ~ ~ 332 99
275
99
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanclk
16385
30
13 ~ ~ 333 0
275
232
1
13 ~ ~ 332 99
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13100
-15871
5
13 ~ ~ 334 100
276
100
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandata
16385
30
13 ~ ~ 335 0
276
233
1
13 ~ ~ 334 100
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13101
-15871
5
13 ~ ~ 336 101
277
101
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandataout
16385
30
13 ~ ~ 337 0
277
234
1
13 ~ ~ 336 101
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13102
-15871
5
13 ~ ~ 338 102
278
102
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandone
16385
30
13 ~ ~ 339 0
278
235
1
13 ~ ~ 338 102
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13103
-15871
5
13 ~ ~ 340 103
279
103
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanread
16385
30
13 ~ ~ 341 0
279
236
1
13 ~ ~ 340 103
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13104
-15871
5
13 ~ ~ 342 104
280
104
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanwrite
16385
30
13 ~ ~ 343 0
280
237
1
13 ~ ~ 342 104
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13105
-15871
5
13 ~ ~ 344 105
281
105
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout0
16385
30
13 ~ ~ 345 0
281
238
1
13 ~ ~ 344 105
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13106
-15871
5
13 ~ ~ 346 106
282
106
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout1
16385
30
13 ~ ~ 347 0
282
239
1
13 ~ ~ 346 106
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13107
-15871
5
13 ~ ~ 348 107
283
107
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
primary_clock
16385
30
13 ~ ~ 349 0
283
240
1
13 ~ ~ 348 107
0
15 STD STANDARD 90 10
3
1
145
1
"inclk0"
0
0
0
1
5
~STRING~13108
-15871
5
13 ~ ~ 350 108
284
108
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
qualify_conf_done
16385
30
13 ~ ~ 351 0
284
241
1
13 ~ ~ 350 108
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13109
-15871
5
13 ~ ~ 352 109
285
109
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
scan_chain
16385
30
13 ~ ~ 353 0
285
242
1
13 ~ ~ 352 109
0
15 STD STANDARD 90 10
3
1
145
1
"LONG"
0
0
0
1
5
~STRING~13110
-15871
5
13 ~ ~ 354 110
286
110
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout0_phase_shift
16385
30
13 ~ ~ 355 0
286
243
1
13 ~ ~ 354 110
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13111
-15871
5
13 ~ ~ 356 111
287
111
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout1_phase_shift
16385
30
13 ~ ~ 357 0
287
244
1
13 ~ ~ 356 111
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13112
-15871
5
13 ~ ~ 358 112
288
112
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
self_reset_on_gated_loss_lock
16385
30
13 ~ ~ 359 0
288
245
1
13 ~ ~ 358 112
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13113
-15871
5
13 ~ ~ 360 113
289
113
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
simulation_type
16385
30
13 ~ ~ 361 0
289
246
1
13 ~ ~ 360 113
0
15 STD STANDARD 90 10
3
1
145
1
"functional"
0
0
0
1
5
~STRING~13114
-15871
5
13 ~ ~ 362 114
290
114
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
skip_vco
16385
30
13 ~ ~ 363 0
290
247
1
13 ~ ~ 362 114
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
5
~STRING~13115
-15871
5
13 ~ ~ 364 115
291
115
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
source_is_pll
16385
30
13 ~ ~ 365 0
291
248
1
13 ~ ~ 364 115
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
spread_frequency
16385
30
13 ~ ~ 366 0
292
249
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
ss
16385
30
13 ~ ~ 367 0
293
250
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
switch_over_counter
16385
30
13 ~ ~ 368 0
294
251
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13116
-15871
5
13 ~ ~ 369 116
295
116
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_gated_lock
16385
30
13 ~ ~ 370 0
295
252
1
13 ~ ~ 369 116
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13117
-15871
5
13 ~ ~ 371 117
296
117
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_lossclk
16385
30
13 ~ ~ 372 0
296
253
1
13 ~ ~ 371 117
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13118
-15871
5
13 ~ ~ 373 118
297
118
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_type
16385
30
13 ~ ~ 374 0
297
254
1
13 ~ ~ 373 118
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 375 0
298
255
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
vco_center
16385
30
13 ~ ~ 376 0
299
256
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_divide_by
16385
30
13 ~ ~ 377 0
300
257
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_max
16385
30
13 ~ ~ 378 0
301
258
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_min
16385
30
13 ~ ~ 379 0
302
259
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_multiply_by
16385
30
13 ~ ~ 380 0
303
260
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_post_scale
16385
30
13 ~ ~ 381 0
304
261
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
29
areset
16385
29
13 ~ ~ 382 0
307
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{5~downto~0}~13
16897
5
13 ~ ~ 383 119
308
119
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 384 0
308
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 385 0
308
1
67
0
1
13 ~ ~ 383 119
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
0
1
29
clkswitch
16385
29
13 ~ ~ 386 0
309
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
comparator
16385
29
13 ~ ~ 387 0
310
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{3~downto~0}~13
16897
5
13 ~ ~ 388 120
311
120
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 389 0
311
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 390 0
311
4
67
0
1
13 ~ ~ 388 120
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
0
1
29
fbin
16385
29
13 ~ ~ 391 0
312
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
5
~std_logic_vector{1~downto~0}~13
16897
5
13 ~ ~ 392 121
313
121
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 393 0
313
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 394 0
313
6
67
0
1
13 ~ ~ 392 121
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
0
1
29
pfdena
16385
29
13 ~ ~ 395 0
314
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
pllena
16385
29
13 ~ ~ 396 0
315
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
scanaclr
16385
29
13 ~ ~ 397 0
316
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanclk
16385
29
13 ~ ~ 398 0
317
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scandata
16385
29
13 ~ ~ 399 0
318
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanread
16385
29
13 ~ ~ 400 0
319
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanwrite
16385
29
13 ~ ~ 401 0
320
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
activeclock
16385
29
13 ~ ~ 402 0
321
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~13120
16897
5
13 ~ ~ 403 122
322
122
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 404 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13119
521
5
13 ~ ~ 404 0
322
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 405 0
322
15
68
0
1
13 ~ ~ 403 122
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~13122
16897
5
13 ~ ~ 406 123
323
123
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 407 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13121
521
5
13 ~ ~ 407 0
323
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkbad
16385
29
13 ~ ~ 408 0
323
16
68
0
1
13 ~ ~ 406 123
0
15 ieee std_logic_1164 5 3
0
1
29
clkloss
16385
29
13 ~ ~ 409 0
324
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable0
16385
29
13 ~ ~ 410 0
325
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable1
16385
29
13 ~ ~ 411 0
326
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{3~downto~0}~13124
16897
5
13 ~ ~ 412 124
327
124
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 413 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13123
521
5
13 ~ ~ 413 0
327
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclk
16385
29
13 ~ ~ 414 0
327
20
68
0
1
13 ~ ~ 412 124
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 415 0
328
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandataout
16385
29
13 ~ ~ 416 0
329
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandone
16385
29
13 ~ ~ 417 0
330
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout0
16385
29
13 ~ ~ 418 0
331
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout1
16385
29
13 ~ ~ 419 0
332
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
262
26
1
3
sub_wire1
1
3
13 ~ ~ 420 0
338
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 421 1
339
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 422 2
340
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{5~downto~0}~13126
513
5
13 ~ ~ 423 125
341
125
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 424 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13125
521
5
13 ~ ~ 424 0
341
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 425 3
341
6
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 426 126
342
126
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 427 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 427 0
342
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 428 4
342
7
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 429 127
343
127
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 430 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13127
521
5
13 ~ ~ 430 0
343
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 431 5
343
8
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire4
1
3
13 ~ ~ 432 6
344
9
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5
1
3
13 ~ ~ 433 7
345
10
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 434 8
346
11
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{1~downto~0}~13129
513
5
13 ~ ~ 435 128
347
128
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 436 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13128
521
5
13 ~ ~ 436 0
347
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 437 9
347
12
1
13 ~ ~ 435 128
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13131
513
5
13 ~ ~ 438 129
348
129
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 439 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13130
521
5
13 ~ ~ 439 0
348
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 440 10
348
13
1
13 ~ ~ 438 129
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 516 0
368
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 0 0
0
0
0
1
0
0
1
altpll
altera_mf
0
0
1
1
altpll_component
0
0
0
0
2
0
0
V 000063 60 13100 1556616365018 ./compile/pll1.vhd*pll1|21+SYN
Ver. 1.01
     …%8ß SYN.ß pll1(…)iß altpll…*+…+ß	 bandwidthß NATURALØ     …,ß bandwidth_typeß STRING≠   "UNUSED" …-ß c0_highß NATURALØ    ….ß
 c0_initialß NATURALØ    …/ß c0_lowß NATURALØ    …0ß c0_modeß STRING≠   "bypass" …1ß c0_phß NATURALØ     …2ß c0_test_sourceß INTEGERØ    …3ß c1_highß NATURALØ    …4ß
 c1_initialß NATURALØ    …5ß c1_lowß NATURALØ    …6ß c1_modeß STRING≠   "bypass" …7ß c1_phß NATURALØ     …8ß c1_test_sourceß INTEGERØ    …9ß c1_use_casc_inß STRING≠   "off" …:ß c2_highß NATURALØ    …;ß
 c2_initialß NATURALØ    …<ß c2_lowß NATURALØ    …=ß c2_modeß STRING≠   "bypass" …>ß c2_phß NATURALØ     …?ß c2_test_sourceß INTEGERØ    …@ß c2_use_casc_inß STRING≠   "off" …Aß c3_highß NATURALØ    …Bß
 c3_initialß NATURALØ    …Cß c3_lowß NATURALØ    …Dß c3_modeß STRING≠   "bypass" …Eß c3_phß NATURALØ     …Fß c3_test_sourceß INTEGERØ    …Gß c3_use_casc_inß STRING≠   "off" …Hß c4_highß NATURALØ    …Iß
 c4_initialß NATURALØ    …Jß c4_lowß NATURALØ    …Kß c4_modeß STRING≠   "bypass" …Lß c4_phß NATURALØ     …Mß c4_test_sourceß INTEGERØ    …Nß c4_use_casc_inß STRING≠   "off" …Oß c5_highß NATURALØ    …Pß
 c5_initialß NATURALØ    …Qß c5_lowß NATURALØ    …Rß c5_modeß STRING≠   "bypass" …Sß c5_phß NATURALØ     …Tß c5_test_sourceß INTEGERØ    …Uß c5_use_casc_inß STRING≠   "off" …Vß charge_pump_currentß NATURALØ    …Wß clk0_counterß STRING≠   "g0" …Xß clk0_divide_byß POSITIVEØ    …Yß clk0_duty_cycleß NATURALØ2    …Zß clk0_multiply_byß POSITIVEØ    …[ß clk0_output_frequencyß NATURALØ     …\ß clk0_phase_shiftß STRING≠   "0" …]ß clk0_time_delayß STRING≠   "0" …^ß clk1_counterß STRING≠   "g1" …_ß clk1_divide_byß POSITIVEØ    …`ß clk1_duty_cycleß NATURALØ2    …aß clk1_multiply_byß POSITIVEØ    …bß clk1_output_frequencyß NATURALØ     …cß clk1_phase_shiftß STRING≠   "0" …dß clk1_time_delayß STRING≠   "0" …eß clk2_counterß STRING≠   "g2" …fß clk2_divide_byß POSITIVEØ    …gß clk2_duty_cycleß NATURALØ2    …hß clk2_multiply_byß POSITIVEØ    …iß clk2_output_frequencyß NATURALØ     …jß clk2_phase_shiftß STRING≠   "0" …kß clk2_time_delayß STRING≠   "0" …lß clk3_counterß STRING≠   "g3" …mß clk3_divide_byß POSITIVEØ    …nß clk3_duty_cycleß NATURALØ2    …oß clk3_multiply_byß POSITIVEØ    …pß clk3_phase_shiftß STRING≠   "0" …qß clk3_time_delayß STRING≠   "0" …rß clk4_counterß STRING≠   "l0" …sß clk4_divide_byß POSITIVEØ    …tß clk4_duty_cycleß NATURALØ2    …uß clk4_multiply_byß POSITIVEØ    …vß clk4_phase_shiftß STRING≠   "0" …wß clk4_time_delayß STRING≠   "0" …xß clk5_counterß STRING≠   "l1" …yß clk5_divide_byß POSITIVEØ    …zß clk5_duty_cycleß NATURALØ2    …{ß clk5_multiply_byß POSITIVEØ    …|ß clk5_phase_shiftß STRING≠   "0" …}ß clk5_time_delayß STRING≠   "0" …~ß compensate_clockß STRING≠   "CLK0" …ß down_spreadß STRING≠   "0.0" …Äß e0_highß NATURALØ    …Åß
 e0_initialß NATURALØ    …Çß e0_lowß NATURALØ    …Éß e0_modeß STRING≠   "bypass" …Ñß e0_phß NATURALØ     …Öß e0_time_delayß NATURALØ     …Üß e1_highß NATURALØ    …áß
 e1_initialß NATURALØ    …àß e1_lowß NATURALØ    …âß e1_modeß STRING≠   "bypass" …äß e1_phß NATURALØ     …ãß e1_time_delayß NATURALØ     …åß e2_highß NATURALØ    …çß
 e2_initialß NATURALØ    …éß e2_lowß NATURALØ    …èß e2_modeß STRING≠   "bypass" …êß e2_phß NATURALØ     …ëß e2_time_delayß NATURALØ     …íß e3_highß NATURALØ    …ìß
 e3_initialß NATURALØ    …îß e3_lowß NATURALØ    …ïß e3_modeß STRING≠   "bypass" …ñß e3_phß NATURALØ     …óß e3_time_delayß NATURALØ     …òß enable0_counterß STRING≠   "l0" …ôß enable1_counterß STRING≠   "l0" …öß enable_switch_over_counterß STRING≠   "OFF" …õß extclk0_counterß STRING≠   "e0" …úß extclk0_divide_byß POSITIVEØ    …ùß extclk0_duty_cycleß NATURALØ2    …ûß extclk0_multiply_byß POSITIVEØ    …üß extclk0_phase_shiftß STRING≠   "0" …†ß extclk0_time_delayß STRING≠   "0" …°ß extclk1_counterß STRING≠   "e1" …¢ß extclk1_divide_byß POSITIVEØ    …£ß extclk1_duty_cycleß NATURALØ2    …§ß extclk1_multiply_byß POSITIVEØ    …•ß extclk1_phase_shiftß STRING≠   "0" …¶ß extclk1_time_delayß STRING≠   "0" …ßß extclk2_counterß STRING≠   "e2" …®ß extclk2_divide_byß POSITIVEØ    …©ß extclk2_duty_cycleß NATURALØ2    …™ß extclk2_multiply_byß POSITIVEØ    …´ß extclk2_phase_shiftß STRING≠   "0" …¨ß extclk2_time_delayß STRING≠   "0" …≠ß extclk3_counterß STRING≠   "e3" …Æß extclk3_divide_byß POSITIVEØ    …Øß extclk3_duty_cycleß NATURALØ2    …∞ß extclk3_multiply_byß POSITIVEØ    …±ß extclk3_phase_shiftß STRING≠   "0" …≤ß extclk3_time_delayß STRING≠   "0" …≥ß feedback_sourceß STRING≠	   "EXTCLK0" …¥ß g0_highß NATURALØ    …µß
 g0_initialß NATURALØ    …∂ß g0_lowß NATURALØ    …∑ß g0_modeß STRING≠   "bypass" …∏ß g0_phß NATURALØ     …πß g0_time_delayß NATURALØ     …∫ß g1_highß NATURALØ    …ªß
 g1_initialß NATURALØ    …ºß g1_lowß NATURALØ    …Ωß g1_modeß STRING≠   "bypass" …æß g1_phß NATURALØ     …øß g1_time_delayß NATURALØ     …¿ß g2_highß NATURALØ    …¡ß
 g2_initialß NATURALØ    …¬ß g2_lowß NATURALØ    …√ß g2_modeß STRING≠   "bypass" …ƒß g2_phß NATURALØ     …≈ß g2_time_delayß NATURALØ     …∆ß g3_highß NATURALØ    …«ß
 g3_initialß NATURALØ    …»ß g3_lowß NATURALØ    ……ß g3_modeß STRING≠   "bypass" … ß g3_phß NATURALØ     …Àß g3_time_delayß NATURALØ     …Ãß gate_lock_counterß INTEGERØ     …Õß gate_lock_signalß STRING≠   "NO" …Œß inclk0_input_frequencyß POSITIVE …œß inclk1_input_frequencyß NATURALØ     …–ß intended_device_familyß STRING≠	   "Stratix" …—ß invalid_lock_multiplierß NATURALØ    …“ß l0_highß NATURALØ    …”ß
 l0_initialß NATURALØ    …‘ß l0_lowß NATURALØ    …’ß l0_modeß STRING≠   "bypass" …÷ß l0_phß NATURALØ     …◊ß l0_time_delayß NATURALØ     …ÿß l1_highß NATURALØ    …Ÿß
 l1_initialß NATURALØ    …⁄ß l1_lowß NATURALØ    …€ß l1_modeß STRING≠   "bypass" …‹ß l1_phß NATURALØ     …›ß l1_time_delayß NATURALØ     …ﬁß	 lock_highß NATURALØ    …ﬂß lock_lowß NATURALØ    …‡ß loop_filter_cß NATURALØ    …·ß loop_filter_rß STRING≠   " 1.000000" …‚ß lpm_hintß STRING≠   "UNUSED" …„ß lpm_typeß STRING≠   "altpll" …‰ß mß NATURALØ     …Âß m2ß NATURALØ    …Êß	 m_initialß NATURALØ    …Áß m_phß NATURALØ     …Ëß m_test_sourceß INTEGERØ    …Èß m_time_delayß NATURALØ     …Íß nß NATURALØ    …Îß n2ß NATURALØ    …Ïß n_time_delayß NATURALØ     …Ìß operation_modeß STRING≠   "NORMAL" …Óß pfd_maxß NATURALØ     …Ôß pfd_minß NATURALØ     …ß pll_typeß STRING≠   "AUTO" …Òß port_activeclockß STRING≠   "PORT_CONNECTIVITY" …Úß port_aresetß STRING≠   "PORT_CONNECTIVITY" …Ûß	 port_clk0ß STRING≠   "PORT_CONNECTIVITY" …Ùß	 port_clk1ß STRING≠   "PORT_CONNECTIVITY" …ıß	 port_clk2ß STRING≠   "PORT_CONNECTIVITY" …ˆß	 port_clk3ß STRING≠   "PORT_CONNECTIVITY" …˜ß	 port_clk4ß STRING≠   "PORT_CONNECTIVITY" …¯ß	 port_clk5ß STRING≠   "PORT_CONNECTIVITY" …˘ß port_clkbad0ß STRING≠   "PORT_CONNECTIVITY" …˙ß port_clkbad1ß STRING≠   "PORT_CONNECTIVITY" …˚ß port_clkena0ß STRING≠   "PORT_CONNECTIVITY" …¸ß port_clkena1ß STRING≠   "PORT_CONNECTIVITY" …˝ß port_clkena2ß STRING≠   "PORT_CONNECTIVITY" …˛ß port_clkena3ß STRING≠   "PORT_CONNECTIVITY"  ˇ   ß port_clkena4ß STRING≠   "PORT_CONNECTIVITY" …ß port_clkena5ß STRING≠   "PORT_CONNECTIVITY" …ß port_clklossß STRING≠   "PORT_CONNECTIVITY" …ß port_clkswitchß STRING≠   "PORT_CONNECTIVITY" …ß port_enable0ß STRING≠   "PORT_CONNECTIVITY" …ß port_enable1ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclk0ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclk1ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclk2ß STRING≠   "PORT_CONNECTIVITY" …	ß port_extclk3ß STRING≠   "PORT_CONNECTIVITY" …
ß port_extclkena0ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclkena1ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclkena2ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclkena3ß STRING≠   "PORT_CONNECTIVITY" …ß	 port_fbinß STRING≠   "PORT_CONNECTIVITY" …ß port_inclk0ß STRING≠   "PORT_CONNECTIVITY" …ß port_inclk1ß STRING≠   "PORT_CONNECTIVITY" …ß port_pfdenaß STRING≠   "PORT_CONNECTIVITY" …ß port_pllenaß STRING≠   "PORT_CONNECTIVITY" …ß port_scanaclrß STRING≠   "PORT_CONNECTIVITY" …ß port_scanclkß STRING≠   "PORT_CONNECTIVITY" …ß port_scandataß STRING≠   "PORT_CONNECTIVITY" …ß port_scandataoutß STRING≠   "PORT_CONNECTIVITY" …ß port_scandoneß STRING≠   "PORT_CONNECTIVITY" …ß port_scanreadß STRING≠   "PORT_CONNECTIVITY" …ß port_scanwriteß STRING≠   "PORT_CONNECTIVITY" …ß port_sclkout0ß STRING≠   "PORT_CONNECTIVITY" …ß port_sclkout1ß STRING≠   "PORT_CONNECTIVITY" …ß primary_clockß STRING≠   "inclk0" …ß qualify_conf_doneß STRING≠   "OFF" …ß
 scan_chainß STRING≠   "LONG" …ß sclkout0_phase_shiftß STRING≠   "0" … ß sclkout1_phase_shiftß STRING≠   "0" …!ß self_reset_on_gated_loss_lockß STRING≠   "OFF" …"ß simulation_typeß STRING≠   "functional" …#ß skip_vcoß STRING≠   "off" …$ß source_is_pllß STRING≠   "off" …%ß spread_frequencyß NATURALØ     …&ß ssß NATURALØ     …'ß switch_over_counterß NATURALØ     …(ß switch_over_on_gated_lockß STRING≠   "OFF" …)ß switch_over_on_lossclkß STRING≠   "OFF" …*ß switch_over_typeß STRING≠   "AUTO" …+ß valid_lock_multiplierß NATURALØ    …,ß
 vco_centerß NATURALØ     …-ß vco_divide_byß INTEGERØ     ….ß vco_maxß NATURALØ     …/ß vco_minß NATURALØ     …0ß vco_multiply_byß INTEGERØ     …1ß vco_post_scaleß NATURALØ    …2 …3,…4ß aresetuß	 STD_LOGIC¨0 …5ß clkenauß STD_LOGIC_VECTORØ   bØ    0¨1 …6ß	 clkswitchuß	 STD_LOGIC¨0 …7ß
 comparatoruß	 STD_LOGIC¨0 …8ß	 extclkenauß STD_LOGIC_VECTORØ   bØ    0¨1 …9ß fbinuß	 STD_LOGIC¨1 …:ß inclkuß STD_LOGIC_VECTORØ   bØ    0¨0 …;ß pfdenauß	 STD_LOGIC¨1 …<ß pllenauß	 STD_LOGIC¨1 …=ß scanaclruß	 STD_LOGIC¨0 …>ß scanclkuß	 STD_LOGIC¨0 …?ß scandatauß	 STD_LOGIC¨0 …@ß scanreaduß	 STD_LOGIC¨0 …Aß	 scanwriteuß	 STD_LOGIC¨0 …Bß activeclockvß	 STD_LOGIC …Cß clkvß STD_LOGIC_VECTORØ   bØ     …Dß clkbadvß STD_LOGIC_VECTORØ   bØ     …Eß clklossvß	 STD_LOGIC …Fß enable0vß	 STD_LOGIC …Gß enable1vß	 STD_LOGIC …Hß extclkvß STD_LOGIC_VECTORØ   bØ     …Iß lockedvß	 STD_LOGIC …Jß scandataoutvß	 STD_LOGIC …Kß scandonevß	 STD_LOGIC …Lß sclkout0vß	 STD_LOGIC …Mß sclkout1vß	 STD_LOGIC…N …O*i …Spß	 sub_wire1ß	 STD_LOGIC …Tpß	 sub_wire2ß	 STD_LOGIC …Upß	 sub_wire6ß	 STD_LOGIC …Vpß	 sub_wire0ß STD_LOGIC_VECTORØ   bØ     …Wpß	 sub_wire3ß STD_LOGIC_VECTORØ    bØ     …Xpß sub_wire3_bvß
 BIT_VECTORØ    bØ     …Ypß	 sub_wire4ß STD_LOGIC_VECTORØ   bØ     …Zpß	 sub_wire5ß STD_LOGIC_VECTORØ    bØ     …[pß sub_wire5_bvß
 BIT_VECTORØ    bØ     …\pß	 sub_wire7ß STD_LOGIC_VECTORØ   bØ     …]pß	 sub_wire8ß STD_LOGIC_VECTORØ   bØ     …a/ß altpll_componentß altpll'2ß	 altera_mf	ß altpll …c)…fß	 sub_wire1ß	 sub_wire0Ø     …gß sub_wire3_bvØ    bØ    ≠   "0" …hß	 sub_wire3ß To_stdlogicvectorß sub_wire3_bv …iß sub_wire5_bvØ    bØ    ≠   "0" …jß	 sub_wire5_ß To_stdlogicvectorß sub_wire5_bv …kß	 sub_wire4ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire5Ø    bØ     …lß	 sub_wire7ß	 sub_wire3Ø    bØ    !ß	 sub_wire6 …mß	 sub_wire8ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ     …qß altpll_componentß altpll…r+6…sß bandwidth_type≠   "AUTO"…tß clk0_divide_byØ   …uß clk0_duty_cycleØ2   …vß clk0_multiply_byØ   …wß clk0_phase_shift≠   "300"…xß clk0_time_delay≠   "0"…yß compensate_clock≠   "CLK0"…zß gate_lock_signal≠   "NO"…{ß inclk0_input_frequencyØ_v  …|ß intended_device_family≠	   "Stratix"…}ß invalid_lock_multiplierØ   …~ß	 lock_highØ   …ß lock_lowØ   …Äß lpm_type≠   "altpll"…Åß operation_mode≠   "NORMAL"…Çß pll_type≠
   "ENHANCED"…Éß spread_frequencyØ    …Ñß valid_lock_multiplierØ   …Ö…Ü,6…áß clkß	 sub_wire0…àß clkenaß	 sub_wire4…âß	 extclkenaß	 sub_wire8…äß inclkß	 sub_wire7…ãß lockedß	 sub_wire2…å …íß	 sub_wire6ß inclk0 …ïß c0ß	 sub_wire1 …ñß lockedß	 sub_wire2 …ô*ß SYN ™
V 000064 60 7 1556616365018 ./compile/pll1.vhd*pll1|21+SYN__opt
2V 000052 60 899 1556616365057 ./compile/top.vhd*top
Ver. 1.01
     …&ß zaz …'ß zaz	ß	 gen_utils	1 …'ß zaz	ß conversions	1 …&ß ieee …'ß ieee	ß std_logic_1164	1 …'ß ieee	ß vital_timing	1 …'ß ieee	ß vital_primitives	1 …'ß zaz	ß conversions	1 …2ß top(…+… ß ASIZEß INTEGERØ    …!ß BWSIZEß INTEGERØ    …"ß DSIZEß INTEGERØ$    …#ß FLOWTHROUGHß INTEGERØ    …$ …%,…&ß ADDR_ADV_LD_Nuß	 std_logic …'ß RD_WR_Nuß	 std_logic …(ß RESET_Nuß	 std_logic …)ß clkuß	 std_logic …*ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …+ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …,ß DMuß std_logic_vectorß BWSIZEØ   bØ     …-ß ADV_LD_Nvß	 std_logic ….ß RW_Nvß	 std_logic …/ß BW_Nvß std_logic_vectorß BWSIZEØ   bØ     …0ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …1ß SAvß std_logic_vectorß ASIZEØ   bØ     …2ß DQwß std_logic_vectorß DSIZEØ   bØ    …3 …4*ß top ™
V 000055 60 7 1556616365057 ./compile/top.vhd*top__opt
2I 000044 52 27089         1556616365106 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1556616365102 ./compile/top.vhd*top|21+RTL
Ver. 1.01
     …68ß RTL.ß top(…:iß
 idt71v3556…;+…<ß InstancePathß STRINGß DefaultInstancePath …=ß MsgOnß BOOLEANß DefaultMsgOn …>ß SeverityModeß SEVERITY_LEVELß WARNING …?ß TimingChecksOnß BOOLEANß DefaultTimingChecks …@ß TimingModelß STRINGß DefaultTimingModel …Aß XOnß BOOLEANß
 DefaultXon …Bß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …Cß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …Dß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …Eß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …Fß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …Gß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …Hß thold_R_CLKß VitalDelayTypeß	 UnitDelay …Iß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …Jß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …Kß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …Lß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …Mß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …Nß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …Oß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …Pß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …Qß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …Rß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …Sß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …Tß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …Uß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …Vß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …Wß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …Xß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …Yß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …Zß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …[ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …\ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …]ß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …^ß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …_ß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …aß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …bß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …cß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …dß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …eß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …fß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …gß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …hß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …iß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …jß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …kß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …lß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …mß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …nß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …oß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …pß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …qß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …rß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …sß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …tß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …uß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …vß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …wß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …xß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …yß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …zß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …{ß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …|ß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …}ß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …~ß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …ß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …Äß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …Åß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …Çß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …Éß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …Ñß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …Öß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …Üß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …áß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …àß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …âß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …äß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …ãß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …åß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …çß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …éß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …èß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …êß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …ëß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay…í …ì,…îß A0uß	 STD_LOGIC¨U …ïß A1uß	 STD_LOGIC¨U …ñß A10uß	 STD_LOGIC¨U …óß A11uß	 STD_LOGIC¨U …òß A12uß	 STD_LOGIC¨U …ôß A13uß	 STD_LOGIC¨U …öß A14uß	 STD_LOGIC¨U …õß A15uß	 STD_LOGIC¨U …úß A2uß	 STD_LOGIC¨U …ùß A3uß	 STD_LOGIC¨U …ûß A4uß	 STD_LOGIC¨U …üß A5uß	 STD_LOGIC¨U …†ß A6uß	 STD_LOGIC¨U …°ß A7uß	 STD_LOGIC¨U …¢ß A8uß	 STD_LOGIC¨U …£ß A9uß	 STD_LOGIC¨U …§ß ADVuß	 STD_LOGIC¨U …•ß BWANeguß	 STD_LOGIC¨U …¶ß BWBNeguß	 STD_LOGIC¨U …ßß BWCNeguß	 STD_LOGIC¨U …®ß BWDNeguß	 STD_LOGIC¨U …©ß CE1Neguß	 STD_LOGIC¨U …™ß CE2uß	 STD_LOGIC¨U …´ß CE2Neguß	 STD_LOGIC¨U …¨ß CLKuß	 STD_LOGIC¨U …≠ß CLKENNeguß	 STD_LOGIC¨U …Æß LBONeguß	 STD_LOGIC¨1 …Øß OENeguß	 STD_LOGIC¨U …∞ß Ruß	 STD_LOGIC¨U …±ß DQA0wß	 STD_LOGIC¨U …≤ß DQA1wß	 STD_LOGIC¨U …≥ß DQA2wß	 STD_LOGIC¨U …¥ß DQA3wß	 STD_LOGIC¨U …µß DQA4wß	 STD_LOGIC¨U …∂ß DQA5wß	 STD_LOGIC¨U …∑ß DQA6wß	 STD_LOGIC¨U …∏ß DQA7wß	 STD_LOGIC¨U …πß DQB0wß	 STD_LOGIC¨U …∫ß DQB1wß	 STD_LOGIC¨U …ªß DQB2wß	 STD_LOGIC¨U …ºß DQB3wß	 STD_LOGIC¨U …Ωß DQB4wß	 STD_LOGIC¨U …æß DQB5wß	 STD_LOGIC¨U …øß DQB6wß	 STD_LOGIC¨U …¿ß DQB7wß	 STD_LOGIC¨U …¡ß DQC0wß	 STD_LOGIC¨U …¬ß DQC1wß	 STD_LOGIC¨U …√ß DQC2wß	 STD_LOGIC¨U …ƒß DQC3wß	 STD_LOGIC¨U …≈ß DQC4wß	 STD_LOGIC¨U …∆ß DQC5wß	 STD_LOGIC¨U …«ß DQC6wß	 STD_LOGIC¨U …»ß DQC7wß	 STD_LOGIC¨U ……ß DQD0wß	 STD_LOGIC¨U … ß DQD1wß	 STD_LOGIC¨U …Àß DQD2wß	 STD_LOGIC¨U …Ãß DQD3wß	 STD_LOGIC¨U …Õß DQD4wß	 STD_LOGIC¨U …Œß DQD5wß	 STD_LOGIC¨U …œß DQD6wß	 STD_LOGIC¨U …–ß DQD7wß	 STD_LOGIC¨U…— …“*i …”iß PLL1…‘,…’ß inclk0uß	 STD_LOGIC¨0 …÷ß c0vß	 STD_LOGIC …◊ß lockedvß	 STD_LOGIC…ÿ …Ÿ*i …⁄iß zbt_ctrl_top…€+…‹ß ASIZEß INTEGERØ    …›ß BWSIZEß INTEGERØ    …ﬁß DSIZEß INTEGERØ     …ﬂß FLOWTHROUGHß INTEGERØ    …‡ …·,…‚ß ADDRuß STD_LOGIC_VECTORß ASIZEØ   bØ     …„ß ADDR_ADV_LD_Nuß	 STD_LOGIC …‰ß DATA_INuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Âß DMuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Êß RD_WR_Nuß	 STD_LOGIC …Áß RESET_Nuß	 STD_LOGIC …Ëß CLKuß	 STD_LOGIC …Èß ADV_LD_Nvß	 STD_LOGIC …Íß BW_Nvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Îß DATA_OUTvß STD_LOGIC_VECTORß DSIZEØ   bØ     …Ïß RW_Nvß	 STD_LOGIC …Ìß SAvß STD_LOGIC_VECTORß ASIZEØ   bØ     …Óß DQwß STD_LOGIC_VECTORß DSIZEØ   bØ    …Ô …*i …Ùpß
 adv_ld_n_mß	 STD_LOGIC …ıpß clkzbtß	 STD_LOGIC …ˆpß lockedß	 STD_LOGIC …˜pß PLL_clkß	 STD_LOGIC …¯pß rw_n_mß	 STD_LOGIC …˘pß bw_n_mß STD_LOGIC_VECTORß BWSIZEØ   bØ     …˙pß satß STD_LOGIC_VECTORß ASIZEØ   bØ    ß SA …¸) ˇ   ß BW_Nß bw_n_m …ß satß ADDR …ß	 PLL1_instß PLL1…,6…ß c0ß PLL_clk…ß inclk0ß CLK…	ß lockedß locked…
 …ß RW_Nß rw_n_m …ß ADV_LD_Nß
 adv_ld_n_m …ß idt71v3556pß
 idt71v3556…,6…ß A0ß satØ    …ß A1ß satØ   …ß A10ß satØ
   …ß A11ß satØ   …ß A12ß satØ   …ß A13ß satØ   …ß A14ß satØ   …ß A15ß satØ   …ß A2ß satØ   …ß A3ß satØ   …ß A4ß satØ   …ß A5ß satØ   …ß A6ß satØ   …ß A7ß satØ   … ß A8ß satØ   …!ß A9ß satØ	   …"ß ADVß
 adv_ld_n_m…#ß BWANegß bw_n_mØ    …$ß BWBNegß bw_n_mØ   …%ß BWCNegß bw_n_mØ   …&ß BWDNegß bw_n_mØ   …'ß CLKß CLK…(ß DQA0ß DQØ    …)ß DQA1ß DQØ   …*ß DQA2ß DQØ   …+ß DQA3ß DQØ   …,ß DQA4ß DQØ   …-ß DQA5ß DQØ   ….ß DQA6ß DQØ   …/ß DQA7ß DQØ   …0ß DQB0ß DQØ	   …1ß DQB1ß DQØ
   …2ß DQB2ß DQØ   …3ß DQB3ß DQØ   …4ß DQB4ß DQØ   …5ß DQB5ß DQØ   …6ß DQB6ß DQØ   …7ß DQB7ß DQØ   …8ß DQC0ß DQØ   …9ß DQC1ß DQØ   …:ß DQC2ß DQØ   …;ß DQC3ß DQØ   …<ß DQC4ß DQØ   …=ß DQC5ß DQØ   …>ß DQC6ß DQØ   …?ß DQC7ß DQØ   …@ß DQD0ß DQØ   …Aß DQD1ß DQØ   …Bß DQD2ß DQØ   …Cß DQD3ß DQØ   …Dß DQD4ß DQØ   …Eß DQD5ß DQØ    …Fß DQD6ß DQØ!   …Gß DQD7ß DQØ"   …Hß Rß rw_n_m…I …Kß zbt_ctrl_top_inst1ß zbt_ctrl_top…L+6…Mß ASIZEß ASIZE…Nß BWSIZEß BWSIZE…Oß DSIZEß DSIZE…Pß FLOWTHROUGHß FLOWTHROUGH…Q…R,6…Sß ADDRß ADDRß ASIZEØ   bØ    …Tß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…Uß ADV_LD_Nß ADV_LD_N…Vß BW_Nß BW_Nß BWSIZEØ   bØ    …Wß DATA_INß DATA_INß DSIZEØ   bØ    …Xß DATA_OUTß DATA_OUTß DSIZEØ   bØ    …Yß DMß DMß BWSIZEØ   bØ    …Zß DQß DQß DSIZEØ   bØ    …[ß RD_WR_Nß RD_WR_N…\ß RESET_Nß RESET_N…]ß RW_Nß RW_N…^ß SAß SAß ASIZEØ   bØ    …_ß CLKß PLL_clk…` …c*ß RTL ™
V 000062 60 7 1556616365102 ./compile/top.vhd*top|21+RTL__opt
2I 000034 11 582 1556616365058 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X top
I 000035 11 1527 1556616365058 top
#VLB_VERSION 59
#INFO
top
E 1556616365058
46
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 58 1 . 32
BWSIZE 1 30 135 1 . 33
DSIZE 2 30 211 1 . 34
FLOWTHROUGH 3 30 288 1 . 35
ADDR_ADV_LD_N 4 29 364 1 . 38
RD_WR_N 5 29 454 1 . 39
RESET_N 6 29 544 1 . 40
clk 7 29 634 1 . 41
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 723 1 . 42
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1003 1 . 42
"-" 16 10 1257 0 . 0
~ANONYMOUS 17 24 1326 0 . 0
~ANONYMOUS 18 24 1379 0 . 0
ADDR 25 29 1434 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1508 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1790 1 . 43
DATA_IN 28 29 2045 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2120 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2402 1 . 44
DM 31 29 2657 1 . 44
ADV_LD_N 32 29 2733 1 . 45
RW_N 33 29 2824 1 . 46
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2914 1 . 47
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3196 1 . 47
BW_N 36 29 3451 1 . 47
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3526 1 . 48
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3808 1 . 48
DATA_OUT 39 29 4063 1 . 48
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4140 1 . 49
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4422 1 . 49
SA 42 29 4677 1 . 49
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4754 1 . 50
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5036 1 . 50
DQ 45 29 5291 1 . 50
#SPECIFICATION 
#END
I 000023 54 5366 0 top
12
1
12
00000030
1
./compile/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 16 0
0
54
0
2
0
0
18
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 17 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 18 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000070 60 766 1556616365144 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß zbt_ctrl_top(…+…ß ASIZEß INTEGERØ    …ß BWSIZEß INTEGERØ    …ß DSIZEß INTEGERØ$    …ß FLOWTHROUGHß INTEGERØ    … …,… ß ADDR_ADV_LD_Nuß	 std_logic …!ß RD_WR_Nuß	 std_logic …"ß RESET_Nuß	 std_logic …#ß clkuß	 std_logic …$ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …%ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …&ß DMuß std_logic_vectorß BWSIZEØ   bØ     …'ß ADV_LD_Nvß	 std_logic …(ß RW_Nvß	 std_logic …)ß BW_Nvß std_logic_vectorß BWSIZEØ   bØ     …*ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …+ß SAvß std_logic_vectorß ASIZEØ   bØ     …,ß DQwß std_logic_vectorß DSIZEØ   bØ    …- ….*ß zbt_ctrl_top ™
V 000073 60 7 1556616365144 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21486         1556616365199 rtl
150_____
58
RTL
4
24
std
.
.
1
1
18
addr_ctrl_out
1
18
13 ~ ~ 0 0
52
0
1
30
ASIZE
16385
30
13 ~ ~ 1 0
54
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 2 0
55
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 3 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 4 0
59
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 10 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 11 0
0
-1
0
1
29
lb_addr
16385
29
13 ~ ~ 21 0
59
1
67
0
1
13 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 22 0
60
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 23 1
61
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 24 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 25 0
61
3
67
0
1
13 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 26 0
62
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 27 0
63
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 30 0
64
6
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 31 0
65
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 32 3
66
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1311
521
5
13 ~ ~ 33 0
66
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 34 0
66
8
68
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
29
ram_rw_n
16385
29
13 ~ ~ 35 0
67
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
2
10
1
18
data_inout
1
18
13 ~ ~ 36 0
70
1
1
30
BWSIZE
16385
30
13 ~ ~ 37 0
72
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 38 0
73
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 39 0
76
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 40 4
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 41 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 42 0
77
1
67
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 45 0
78
2
67
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 46 0
79
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 47 6
80
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 48 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 48 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 49 0
80
4
68
0
1
13 ~ ~ 47 6
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 50 7
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 51 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1317
521
5
13 ~ ~ 51 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 52 0
81
5
69
0
1
13 ~ ~ 50 7
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
18
pipe_delay
1
18
13 ~ ~ 53 0
84
2
1
30
BWSIZE
16385
30
13 ~ ~ 54 0
86
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 55 0
87
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 56 0
88
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 57 0
91
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 58 8
92
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1319
521
5
13 ~ ~ 59 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 60 0
92
1
67
0
1
13 ~ ~ 58 8
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 61 0
93
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 62 9
94
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 63 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1321
521
5
13 ~ ~ 63 0
94
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 64 0
94
3
67
0
1
13 ~ ~ 62 9
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 65 0
95
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 66 10
96
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 67 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1323
521
5
13 ~ ~ 67 0
96
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 68 0
96
5
68
0
1
13 ~ ~ 66 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 69 11
97
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 70 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1325
521
5
13 ~ ~ 70 0
97
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 71 0
97
6
68
0
1
13 ~ ~ 69 11
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 72 12
98
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 73 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 73 0
98
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 74 0
98
7
68
0
1
13 ~ ~ 72 12
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
pipe_stage
1
18
13 ~ ~ 75 0
101
3
1
30
ASIZE
16385
30
13 ~ ~ 76 0
103
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 77 0
104
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 78 0
105
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 79 13
108
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1329
521
5
13 ~ ~ 80 0
108
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr
16385
29
13 ~ ~ 81 0
108
0
67
0
1
13 ~ ~ 79 13
0
15 ieee std_logic_1164 5 3
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 82 0
109
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clk
16385
29
13 ~ ~ 83 0
110
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 84 14
111
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 85 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 85 0
111
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 86 0
111
3
67
0
1
13 ~ ~ 84 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 87 15
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 88 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 88 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 89 0
112
4
67
0
1
13 ~ ~ 87 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 90 16
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1335
521
5
13 ~ ~ 91 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 92 0
113
5
67
0
1
13 ~ ~ 90 16
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 93 0
114
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 94 0
115
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 95 0
116
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 96 17
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 97 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1337
521
5
13 ~ ~ 97 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 98 0
117
9
68
0
1
13 ~ ~ 96 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 99 18
118
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 100 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 100 0
118
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 101 0
118
10
68
0
1
13 ~ ~ 99 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 102 19
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 103 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 103 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 104 0
119
11
68
0
1
13 ~ ~ 102 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 105 20
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 106 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1343
521
5
13 ~ ~ 106 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 107 0
120
12
68
0
1
13 ~ ~ 105 20
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 108 0
121
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
3
14
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 109 0
127
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
128
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 111 2
129
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset_t
1
3
13 ~ ~ 112 3
130
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1346
513
5
13 ~ ~ 113 21
131
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 114 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1345
521
5
13 ~ ~ 114 0
131
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 115 4
131
17
1
13 ~ ~ 113 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1348
513
5
13 ~ ~ 116 22
132
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 117 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1347
521
5
13 ~ ~ 117 0
132
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
data_in_reg
1
3
13 ~ ~ 118 5
132
18
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 119 6
133
19
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_rw_n
1
3
13 ~ ~ 120 7
134
20
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
135
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
135
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
135
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 124 9
136
22
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 125 10
137
23
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 126 0
143
0
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 138 0
163
1
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 36 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 143 0
177
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 53 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 149 0
194
3
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 75 0
0
0
0
0
1
0
0
V 000078 60 4591 1556616365196 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
     …08ß RTL.ß zbt_ctrl_top(…4iß addr_ctrl_out…5+…6ß ASIZEß INTEGERØ    …7ß BWSIZEß INTEGERØ   …8 …9,…:ß clkuß	 STD_LOGIC …;ß lb_addruß STD_LOGIC_VECTORß ASIZEØ   bØ     …<ß lb_adv_ld_nuß	 STD_LOGIC …=ß lb_bwuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …>ß lb_rw_nuß	 STD_LOGIC …?ß resetuß	 STD_LOGIC …@ß ram_addrvß STD_LOGIC_VECTORß ASIZEØ   bØ     …Aß ram_adv_ld_nvß	 STD_LOGIC …Bß ram_bw_nvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Cß ram_rw_nvß	 STD_LOGIC…D …E*i …Fiß
 data_inout…G+…Hß BWSIZEß INTEGERØ    …Iß DSIZEß INTEGERØ    …J …K,…Lß clkuß	 STD_LOGIC …Mß ctrl_in_rw_nuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Nß data_inuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Oß resetuß	 STD_LOGIC …Pß	 read_datavß STD_LOGIC_VECTORß DSIZEØ   bØ     …Qß dqwß STD_LOGIC_VECTORß DSIZEØ   bØ    …R …S*i …Tiß
 pipe_delay…U+…Vß BWSIZEß INTEGERØ    …Wß DSIZEß INTEGERØ     …Xß FLOWTHROUGHß INTEGERØ    …Y …Z,…[ß clkuß	 STD_LOGIC …\ß
 lb_data_inuß STD_LOGIC_VECTORß DSIZEØ   bØ     …]ß lb_rw_nuß	 STD_LOGIC …^ß ram_data_outuß STD_LOGIC_VECTORß DSIZEØ   bØ     …_ß resetuß	 STD_LOGIC …`ß delay_data_invß STD_LOGIC_VECTORß DSIZEØ   bØ     …aß
 delay_rw_nvß STD_LOGIC_VECTORß DSIZEØ   bØ     …bß lb_data_outvß STD_LOGIC_VECTORß DSIZEØ   bØ    …c …d*i …eiß
 pipe_stage…f+…gß ASIZEß INTEGERØ    …hß BWSIZEß INTEGERØ    …iß DSIZEß INTEGERØ    …j …k,…lß addruß STD_LOGIC_VECTORß ASIZEØ   bØ     …mß addr_adv_ld_nuß	 STD_LOGIC …nß clkuß	 STD_LOGIC …oß data_inuß STD_LOGIC_VECTORß DSIZEØ   bØ     …pß data_outuß STD_LOGIC_VECTORß DSIZEØ   bØ     …qß dmuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …rß rd_wr_nuß	 STD_LOGIC …sß resetuß	 STD_LOGIC …tß addr_adv_ld_n_regvß	 STD_LOGIC …uß addr_regvß STD_LOGIC_VECTORß ASIZEØ   bØ     …vß data_in_regvß STD_LOGIC_VECTORß DSIZEØ   bØ     …wß data_out_regvß STD_LOGIC_VECTORß DSIZEØ   bØ     …xß dm_regvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …yß rd_wr_n_regvß	 STD_LOGIC…z …{*i …pß addr_adv_ld_n_regß	 STD_LOGIC …Äpß clktß	 STD_LOGIC …Åpß rd_wr_n_regß	 STD_LOGIC …Çpß reset_tß	 STD_LOGIC …Épß addr_regß STD_LOGIC_VECTORß ASIZEØ   bØ     …Ñpß data_in_regß STD_LOGIC_VECTORß DSIZEØ   bØ     …Öpß delay_data_inß STD_LOGIC_VECTORß DSIZEØ   bØ     …Üpß
 delay_rw_nß STD_LOGIC_VECTORß DSIZEØ   bØ     …ápß dm_regß STD_LOGIC_VECTORß BWSIZEØ   bØ     …àpß lb_data_outß STD_LOGIC_VECTORß DSIZEØ   bØ     …âpß	 read_dataß STD_LOGIC_VECTORß DSIZEØ   bØ     …ã)…èß addr_ctrl_out1ß addr_ctrl_out…ê+6…ëß ASIZEß ASIZE…íß BWSIZEß BWSIZE…ì…î,6…ïß clkß clkt…ñß lb_addrß addr_regß ASIZEØ   bØ    …óß lb_adv_ld_nß addr_adv_ld_n_reg…òß lb_bwß dm_regß BWSIZEØ   bØ    …ôß lb_rw_nß rd_wr_n_reg…öß ram_addrß SAß ASIZEØ   bØ    …õß ram_adv_ld_nß ADV_LD_N…úß ram_bw_nß BW_Nß BWSIZEØ   bØ    …ùß ram_rw_nß RW_N…ûß resetß reset_t…ü …°ß reset_t_ß RESET_N …£ß data_inout1ß
 data_inout…§+6…•ß BWSIZEß BWSIZE…¶ß DSIZEß DSIZE…ß…®,6…©ß clkß clkt…™ß ctrl_in_rw_nß
 delay_rw_nß DSIZEØ   bØ    …´ß data_inß delay_data_inß DSIZEØ   bØ    …¨ß dqß dqß DSIZEØ   bØ    …≠ß	 read_dataß	 read_dataß DSIZEØ   bØ    …Æß resetß reset_t…Ø …±ß pipe_delay1ß
 pipe_delay…≤+6…≥ß BWSIZEß BWSIZE…¥ß DSIZEß DSIZE…µß FLOWTHROUGHß FLOWTHROUGH…∂…∑,6…∏ß clkß clkt…πß delay_data_inß delay_data_inß DSIZEØ   bØ    …∫ß
 delay_rw_nß
 delay_rw_nß DSIZEØ   bØ    …ªß
 lb_data_inß data_in_regß DSIZEØ   bØ    …ºß lb_data_outß lb_data_outß DSIZEØ   bØ    …Ωß lb_rw_nß rd_wr_n_reg…æß ram_data_outß	 read_dataß DSIZEØ   bØ    …øß resetß reset_t…¿ …¬ß pipe_stage1ß
 pipe_stage…√+6…ƒß ASIZEß ASIZE…≈ß BWSIZEß BWSIZE…∆ß DSIZEß DSIZE…«…»,6……ß addrß addrß ASIZEØ   bØ    … ß addr_adv_ld_nß addr_adv_ld_n…Àß addr_adv_ld_n_regß addr_adv_ld_n_reg…Ãß addr_regß addr_regß ASIZEØ   bØ    …Õß clkß clkt…Œß data_inß data_inß DSIZEØ   bØ    …œß data_in_regß data_in_regß DSIZEØ   bØ    …–ß data_outß lb_data_outß DSIZEØ   bØ    …—ß data_out_regß data_outß DSIZEØ   bØ    …“ß dmß dmß BWSIZEØ   bØ    …”ß dm_regß dm_regß BWSIZEØ   bØ    …‘ß rd_wr_nß rd_wr_n…’ß rd_wr_n_regß rd_wr_n_reg…÷ß resetß reset_t…◊ …›ß clktß clk …‡*ß RTL ™
V 000080 60 7 1556616365196 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1556616365145 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1448 1556616365145 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1556616365145
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 67 1 . 26
BWSIZE 1 30 144 1 . 27
DSIZE 2 30 220 1 . 28
FLOWTHROUGH 3 30 297 1 . 29
ADDR_ADV_LD_N 4 29 373 1 . 32
RD_WR_N 5 29 463 1 . 33
RESET_N 6 29 553 1 . 34
clk 7 29 643 1 . 35
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 732 1 . 36
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1012 1 . 36
"-" 13 10 1266 0 . 0
~ANONYMOUS 14 24 1335 0 . 0
~ANONYMOUS 15 24 1388 0 . 0
ADDR 25 29 1443 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1517 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1799 1 . 37
DATA_IN 28 29 2054 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2129 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2411 1 . 38
DM 31 29 2666 1 . 38
ADV_LD_N 32 29 2742 1 . 39
RW_N 33 29 2833 1 . 40
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2923 1 . 41
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3205 1 . 41
BW_N 36 29 3460 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3535 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3817 1 . 42
DATA_OUT 39 29 4072 1 . 42
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4149 1 . 43
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4431 1 . 43
SA 42 29 4686 1 . 43
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4763 1 . 44
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5045 1 . 44
DQ 45 29 5300 1 . 44
#SPECIFICATION 
#END
I 000032 54 5375 0 zbt_ctrl_top
12
1
12
00000024
1
./compile/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 13 0
0
54
0
2
0
0
15
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000078 60 1240 1556616365307 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils
Ver. 1.01
     …`7Cß	 gen_utils(…b{ß
 XOR_REDUCEß ARGß std_logic_vectorVß UX01(…dsß resultß	 std_logic …e)…fß result¨0 …g/ß iuß ARG`Q…hß resultß resultYß ARGß i …i*Q …jVß result …k* …o{ß	 GenParity…pß Datauß std_logic_vector …qß ODDEVENuß	 std_logic …rß SIZEuß POSITIVE…sVß std_logic_vector…t(…usß iß NATURAL …vsß resultß std_logic_vectorß Dataß LengthØ   bØ     …w)…xß iØ     …ySß iß SIZEQ…zß resultß iØ   bß iß Dataß iØ   bß i …{ß resultß iØ   ß
 XOR_REDUCEß Dataß iØ   bß iYß ODDEVEN …|ß iß iØ	    …}*Q …~Vß result …*ß	 GenParity …Ñ{ß CheckParity…Öß Datauß std_logic_vector …Üß ODDEVENuß	 std_logic …áß SIZEuß POSITIVE…àVß	 std_logic…â(…äsß iß NATURAL …ãsß resultß	 std_logic …å)…çß iØ     ß result¨1 …éSß iß SIZEQ…èß resultß resultW…ê_ß
 XOR_REDUCEß Dataß iØ   bß iYß ODDEVEN …ëß iß iØ	    …í*Q …ìVß result …î*ß CheckParity …ôlß logic_UXLHZ_table(gß
 std_ulogicß LOWaß
 std_ulogicß HIGH.…öß
 std_ulogic …¶kß cvt_to_UXLHZß logic_UXLHZ_table…ß¨U…®¨X…©¨L…™¨H…´¨Z…¨¨W…≠¨L…Æ¨H…Ø¨-…∞ …µ{ß To_UXLHZß sß
 std_ulogicVß
 std_ulogic(…∂)…∑Vß cvt_to_UXLHZß s …∏* …∫*ß	 gen_utils ™
V 000080 60 7 1556616365307 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils__opt
2V 000085 60 17886 1556616365432 ./src/work/conversions.vhd*conversions|4+conversions
Ver. 1.01
    …D7Cß conversions(…Glß basetype(ß binaryß octalß decimalß hex …I{ß maxß xß yß integerVß integer(…J)…KBß xß yJVß x LVß y *B …L*ß max …N{ß minß xß yß integerVß integer(…O)…PBß xß yJVß x LVß y *B …Q*ß min …]{ß
 nextmultofß xß positive …^ß sizeß positiveVß positive(…_)…`Nß x\ß size(…aPØ    Vß sizeß xß size …bP0Vß sizeß xß sizeØ    …c*N …d*ß
 nextmultof …f{ß rtn_baseß baseß basetypeVß	 character(…g)…hNß base(…iPß binaryV¨b …jPß octalV¨o …kPß decimalV¨d …lPß hexV¨h …m*N …n*ß rtn_base …p{ß formatß rß string …qß baseß basetype …rß rtn_lenß natural …sß justifyß justify_side …tß basespecß b_specVß string(…usß int_rtn_lenß integer …v)…wBß basespecß yesJ…xß int_rtn_lenß rtn_lenØ    …yL…zß int_rtn_lenß rtn_len …{*B …|Bß int_rtn_lenß rß lengthJ…}Nß basespec(…~Pß noVß r …Pß yesVß rtn_baseß base!¨"!ß r!¨" …Ä*N …ÅL…ÇNß justify(…ÉPß left…ÑNß basespec(…ÖPß no…ÜVß r!ß fill¨ ß int_rtn_lenß rß length …áPß yes…àVß rtn_baseß base!¨"!ß r!¨"!…âß fill¨ ß int_rtn_lenß rß length …ä*N …ãPß right…åNß basespec(…çPß no…éVß fill¨ ß int_rtn_lenß rß length!ß r …èPß yes…êVß fill¨ ß int_rtn_lenß rß length!…ëß rtn_baseß base!¨"!ß r!¨" …í*N …ì*N …î*B …ï*ß format …ò{ß	 cnvt_baseß xß string …ôß inbaseß natural`Ø   aØ   Vß natural(…úsß rß tß naturalØ     …ùsß placeß positiveØ    …û)…ü/ß iuß xß reverse_rangeQ…†Nß xß i(…°P¨0ß tØ     …¢P¨1ß tØ    …£P¨2ß tØ    …§P¨3ß tØ    …•P¨4ß tØ    …¶P¨5ß tØ    …ßP¨6ß tØ    …®P¨7ß tØ    …©P¨8ß tØ    …™P¨9ß tØ	    …´P¨a¨Aß tØ
    …¨P¨b¨Bß tØ    …≠P¨c¨Cß tØ    …ÆP¨d¨Dß tØ    …ØP¨e¨Eß tØ    …∞P¨f¨Fß tØ    …±P¨_ß tØ     …≤ß placeß placeß inbase …≥P0…¥Gß false…µHß lf!…∂≠0   "CNVT_BASE found input value larger than base: "!ß lf!…∑≠   "Input value: "!ß xß i!…∏≠	   " Base: "!ß
 to_int_strß inbase!ß lf!…π≠   "converting input to integer 0"…∫Iß warning …ªVØ     …º*N …ΩBß tß inbaseØ   J…æGß false…øHß lf!…¿≠0   "CNVT_BASE found input value larger than base: "!ß lf!…¡≠   "Input value: "!ß xß i!…¬≠	   " Base: "!ß
 to_int_strß inbase!ß lf!…√≠   "converting input to integer 0"…ƒIß warning …≈VØ     …∆L…«ß rß rß tß place …»ß placeß placeß inbase ……*B … *Q …ÀVß r …Ã*ß	 cnvt_base …Œ{ß extendß xß	 std_logic …œß lenß positiveVß std_logic_vector(…–sß vß std_logic_vectorØ   aß len0ß x …—)…“Vß v …”*ß extend …ÿ{ß
 to_bin_strß xß std_logic_vector …Ÿß rtn_lenß naturalØ     …⁄ß justifyß justify_sideß right …€ß basespecß b_specß yesVß string(…›sß intß std_logic_vectorØ   aß xß lengthß x …ﬁsß rß stringØ   aß xß length0¨$ …ﬂ)…‡/ß iuß int`Q…·ß rß iaß iß
 to_bin_strß intß iß basespecß no …‚*Q …„Vß formatß rß binaryß rtn_lenß justifyß basespec …‰*ß
 to_bin_str …Ê{ß
 to_bin_strß xß	 std_logic …Áß rtn_lenß naturalØ     …Ëß justifyß justify_sideß right …Èß basespecß b_specß yesVß string(…Ísß rß stringØ   aØ    …Î)…ÏNß x(…ÌP¨0ß rØ   ¨0 …ÓP¨1ß rØ   ¨1 …ÔP¨Uß rØ   ¨U …P¨Xß rØ   ¨X …ÒP¨Zß rØ   ¨Z …ÚP¨Wß rØ   ¨W …ÛP¨Hß rØ   ¨H …ÙP¨Lß rØ   ¨L …ıP¨-ß rØ   ¨- …ˆ*N …˜Vß formatß rß binaryß rtn_lenß justifyß basespec …¯*ß
 to_bin_str …˙{ß
 to_bin_strß xß natural …˚ß rtn_lenß naturalØ     …¸ß justifyß justify_sideß right …˝ß basespecß b_specß yesVß string(…˛sß intß naturalß x  ˇ  sß ptrß positive`Ø   aØ    Ø     …sß rß stringØ   aØ    0¨$ …)…Bß intØ    J…Vß format≠   "0"ß binaryß rtn_lenß justifyß basespec …*B …Sß intØ    Q…Nß int]Ø   (…	PØ    ß rß ptr¨0 …
PØ   ß rß ptr¨1 …P0…Gß falseHß lf!≠   "TO_BIN_STR, shouldn't happen"…Iß failure …V≠   "$" …@ …*N …ß intß intØ    …ß ptrß ptrØ    …*Q …Vß formatß rß ptrØ   aØ    ß binaryß rtn_lenß justifyß basespec …*ß
 to_bin_str …{ß
 to_hex_strß xß std_logic_vector …ß rtn_lenß naturalØ     …ß justifyß justify_sideß right …ß basespecß b_specß yesVß string(…sß nxtß positiveß
 nextmultofß xß lengthØ    …sß intß std_logic_vectorØ   aß nxt0¨0 …sß ptrß positive`Ø   aß nxtØ   Ø   Ø    …sß rß stringØ   aß nxtØ   0¨$ … oß slv4(ß std_logic_vectorØ   aØ    …!)…"ß intß nxtß xß lengthØ   aß nxtß x …#Bß nxtß xß lengthØ    Wß xß xß left¨1J…$ß intØ   aß nxtß xß lengthß extendß xß xß leftß nxtß xß length …%*B …&/ß iuß int`Q…'UPß i]Ø   Ø    …(Nß slv4ß intß iaß iØ   (…)P≠   "0000"ß rß ptr¨0 …*P≠   "0001"ß rß ptr¨1 …+P≠   "0010"ß rß ptr¨2 …,P≠   "0011"ß rß ptr¨3 …-P≠   "0100"ß rß ptr¨4 ….P≠   "0101"ß rß ptr¨5 …/P≠   "0110"ß rß ptr¨6 …0P≠   "0111"ß rß ptr¨7 …1P≠   "1000"ß rß ptr¨8 …2P≠   "1001"ß rß ptr¨9 …3P≠   "1010"ß rß ptr¨A …4P≠   "1011"ß rß ptr¨B …5P≠   "1100"ß rß ptr¨C …6P≠   "1101"ß rß ptr¨D …7P≠   "1110"ß rß ptr¨E …8P≠   "1111"ß rß ptr¨F …9P≠   "ZZZZ"ß rß ptr¨Z …:P≠   "WWWW"ß rß ptr¨W …;P≠   "LLLL"ß rß ptr¨L …<P≠   "HHHH"ß rß ptr¨H …=P≠   "UUUU"ß rß ptr¨U …>P≠   "XXXX"ß rß ptr¨X …?P≠   "----"ß rß ptr¨- …@P0…AGß false…BHß lf!…C≠"   "TO_HEX_STR found illegal value: "!…Dß
 to_bin_strß intß iaß iØ   !ß lf!…E≠   "converting input to '-'"…FIß warning …Gß rß ptr¨- …H*N …Iß ptrß ptrØ    …J*Q …KVß formatß rß hexß rtn_lenß justifyß basespec …L*ß
 to_hex_str …N{ß
 to_hex_strß xß natural …Oß rtn_lenß naturalØ     …Pß justifyß justify_sideß right …Qß basespecß b_specß yesVß string(…Rsß intß naturalß x …Ssß ptrß positive`Ø   aØ   Ø    …Tsß rß stringØ   aØ   0¨$ …U)…VBß xØ    JVß format≠   "0"ß hexß rtn_lenß justifyß basespec *B …WSß intØ    Q…XNß int]Ø   (…YPØ    ß rß ptr¨0 …ZPØ   ß rß ptr¨1 …[PØ   ß rß ptr¨2 …\PØ   ß rß ptr¨3 …]PØ   ß rß ptr¨4 …^PØ   ß rß ptr¨5 …_PØ   ß rß ptr¨6 …`PØ   ß rß ptr¨7 …aPØ   ß rß ptr¨8 …bPØ	   ß rß ptr¨9 …cPØ
   ß rß ptr¨A …dPØ   ß rß ptr¨B …ePØ   ß rß ptr¨C …fPØ   ß rß ptr¨D …gPØ   ß rß ptr¨E …hPØ   ß rß ptr¨F …iP0…jGß falseHß lf!≠   "TO_HEX_STR, shouldn't happen"…kIß failure …lV≠   "$" …m*N …nß intß intØ    …oß ptrß ptrØ    …p*Q …qVß formatß rß ptrØ   aØ   ß hexß rtn_lenß justifyß basespec …r*ß
 to_hex_str …t{ß
 to_oct_strß xß std_logic_vector …uß rtn_lenß naturalØ     …vß justifyß justify_sideß right …wß basespecß b_specß yesVß string(…ysß nxtß positiveß
 nextmultofß xß lengthØ    …zsß intß std_logic_vectorØ   aß nxt0¨0 …{sß ptrß positive`Ø   aß nxtØ   Ø   Ø    …|sß rß stringØ   aß nxtØ   0¨$ …}oß slv3(ß std_logic_vectorØ   aØ    …~)…ß intß nxtß xß lengthØ   aß nxtß x …ÄBß nxtß xß lengthØ    Wß xß xß left¨1J…Åß intØ   aß nxtß xß lengthß extendß xß xß leftß nxtß xß length …Ç*B …É/ß iuß int`Q…ÑUPß i]Ø   Ø    …ÖNß slv3ß intß iaß iØ   (…ÜP≠   "000"ß rß ptr¨0 …áP≠   "001"ß rß ptr¨1 …àP≠   "010"ß rß ptr¨2 …âP≠   "011"ß rß ptr¨3 …äP≠   "100"ß rß ptr¨4 …ãP≠   "101"ß rß ptr¨5 …åP≠   "110"ß rß ptr¨6 …çP≠   "111"ß rß ptr¨7 …éP≠   "ZZZ"ß rß ptr¨Z …èP≠   "WWW"ß rß ptr¨W …êP≠   "LLL"ß rß ptr¨L …ëP≠   "HHH"ß rß ptr¨H …íP≠   "UUU"ß rß ptr¨U …ìP≠   "XXX"ß rß ptr¨X …îP≠   "---"ß rß ptr¨- …ïP0…ñGß false…óHß lf!…ò≠"   "TO_OCT_STR found illegal value: "!…ôß
 to_bin_strß intß iaß iØ   !ß lf!…ö≠   "converting input to '-'"…õIß warning …úß rß ptr¨- …ù*N …ûß ptrß ptrØ    …ü*Q …†Vß formatß rß octalß rtn_lenß justifyß basespec …°*ß
 to_oct_str …£{ß
 to_oct_strß xß natural …§ß rtn_lenß naturalØ     …•ß justifyß justify_sideß right …¶ß basespecß b_specß yesVß string(…ßsß intß naturalß x …®sß ptrß positive`Ø   aØ   Ø    …©sß rß stringØ   aØ   0¨$ …™)…´Bß xØ    JVß format≠   "0"ß octalß rtn_lenß justifyß basespec *B …¨Sß intØ    Q…≠Nß int]Ø   (…ÆPØ    ß rß ptr¨0 …ØPØ   ß rß ptr¨1 …∞PØ   ß rß ptr¨2 …±PØ   ß rß ptr¨3 …≤PØ   ß rß ptr¨4 …≥PØ   ß rß ptr¨5 …¥PØ   ß rß ptr¨6 …µPØ   ß rß ptr¨7 …∂P0…∑Gß falseHß lf!≠   "TO_OCT_STR, shouldn't happen"…∏Iß failure …πV≠   "$" …∫*N …ªß intß intØ    …ºß ptrß ptrØ    …Ω*Q …æVß formatß rß ptrØ   aØ   ß octalß rtn_lenß justifyß basespec …ø*ß
 to_oct_str …¡{ß
 to_int_strß xß natural …¬ß rtn_lenß naturalØ     …√ß justifyß justify_sideß right …ƒß basespecß b_specß yesVß string(…≈sß intß naturalß x …∆sß ptrß positive`Ø   aØ    Ø     …«sß rß stringØ   aØ    0¨$ …»)……Bß xØ    JVß format≠   "0"ß hexß rtn_lenß justifyß basespec … L…ÀSß intØ    Q…ÃNß int]Ø
   (…ÕPØ    ß rß ptr¨0 …ŒPØ   ß rß ptr¨1 …œPØ   ß rß ptr¨2 …–PØ   ß rß ptr¨3 …—PØ   ß rß ptr¨4 …“PØ   ß rß ptr¨5 …”PØ   ß rß ptr¨6 …‘PØ   ß rß ptr¨7 …’PØ   ß rß ptr¨8 …÷PØ	   ß rß ptr¨9 …◊P0…ÿGß falseHß lf!≠   "TO_INT_STR, shouldn't happen"…ŸIß failure …⁄V≠   "$" …€*N …‹ß intß intØ
    …›ß ptrß ptrØ    …ﬁ*Q …ﬂVß formatß rß ptrØ   aØ    ß decimalß rtn_lenß justifyß basespec …‡*B …·*ß
 to_int_str …„{ß
 to_int_strß xß std_logic_vector …‰ß rtn_lenß naturalØ     …Âß justifyß justify_sideß right …Êß basespecß b_specß yes…ÁVß string(…Ë)…ÈVß
 to_int_strß to_natß xß rtn_lenß justifyß basespec …Í*ß
 to_int_str …Ì{ß to_time_strß xß time…ÓVß string(…Ô)…Vß
 to_int_strß to_natß xß basespecß no!≠   " ns" …Ò*ß to_time_str …Û{ß fillß	 fill_charß	 character¨* …Ùß rtn_lenß integerØ   …ıVß string(…ˆsß rß stringØ   aß maxß rtn_lenØ   0ß	 fill_char …˜sß lenß integer …¯)…˘Bß rtn_lenØ   J…˙ß lenØ    …˚L…¸ß lenß rtn_len …˝*B …˛Vß rØ   aß len  ˛  *ß fill …{ß to_natß xß std_logic_vectorVß natural(…sß tß std_logic_vectorØ   aß xß lengthß x …sß intß std_logic_vectorØ   aØ   0¨0 …sß rß naturalØ     …sß placeß positiveØ    …	)…
Bß xß lengthØ    J…ß intß maxØ    ß xß lengthØ   aØ   ß tØ   aß xß length …L…ß intØ   aØ   ß tß xß lengthØ   aß xß length …*B …/ß iuß intß reverse_rangeQ…Nß intß i(…P¨1¨Hß rß rß place …P¨0¨L@ …P0…Gß false…Hß lf!…≠   "TO_NAT found illegal value: "!ß
 to_bin_strß intß i!ß lf!…≠   "converting input to integer 0"…Iß warning …VØ     …*N …TPß iØ    …ß placeß placeØ    …*Q …Vß r …*ß to_nat …!{ß to_natß xß	 std_logic…"Vß natural(…#)…$Nß x(…%P¨0VØ     …&P¨1VØ    …'P0…(Gß false…)Hß lf!…*≠   "TO_NAT found illegal value: "!ß
 to_bin_strß x!ß lf!…+≠   "converting input to integer 0"…,Iß warning …-VØ     ….*N …/*ß to_nat …1{ß to_natß xß time…2Vß natural(…3)…4Vß xØ   ß ns …5*ß to_nat …7{ß hß xß string …8ß rtn_lenß positive`Ø   aØ    Ø    …9Vß std_logic_vector(…>sß intß stringØ   aß xß lengthß x …?sß sizeß positiveß maxß xß lengthØ   ß rtn_len …@sß ptrß integer`Ø   aß sizeß size …Asß rß std_logic_vectorØ   aß size0¨0 …B)…C/ß iuß intß reverse_rangeQ…DNß intß i(…EP¨0ß rß ptrØ   aß ptr≠   "0000" …FP¨1ß rß ptrØ   aß ptr≠   "0001" …GP¨2ß rß ptrØ   aß ptr≠   "0010" …HP¨3ß rß ptrØ   aß ptr≠   "0011" …IP¨4ß rß ptrØ   aß ptr≠   "0100" …JP¨5ß rß ptrØ   aß ptr≠   "0101" …KP¨6ß rß ptrØ   aß ptr≠   "0110" …LP¨7ß rß ptrØ   aß ptr≠   "0111" …MP¨8ß rß ptrØ   aß ptr≠   "1000" …NP¨9ß rß ptrØ   aß ptr≠   "1001" …OP¨a¨Aß rß ptrØ   aß ptr≠   "1010" …PP¨b¨Bß rß ptrØ   aß ptr≠   "1011" …QP¨c¨Cß rß ptrØ   aß ptr≠   "1100" …RP¨d¨Dß rß ptrØ   aß ptr≠   "1101" …SP¨e¨Eß rß ptrØ   aß ptr≠   "1110" …TP¨f¨Fß rß ptrØ   aß ptr≠   "1111" …UP¨Uß rß ptrØ   aß ptr≠   "UUUU" …VP¨Xß rß ptrØ   aß ptr≠   "XXXX" …WP¨Zß rß ptrØ   aß ptr≠   "ZZZZ" …XP¨Wß rß ptrØ   aß ptr≠   "WWWW" …YP¨Hß rß ptrØ   aß ptr≠   "HHHH" …ZP¨Lß rß ptrØ   aß ptr≠   "LLLL" …[P¨-ß rß ptrØ   aß ptr≠   "----" …\P¨_ß ptrß ptrØ    …]P0…^Gß false…_Hß lf!…`≠.   "O conversion found illegal input character: "!…aß intß i!ß lf!≠    "converting character to '----'"…bIß warning …cß rß ptrØ   aß ptr≠   "----" …d*N …eß ptrß ptrØ    …f*Q …gVß rß sizeß rtn_lenØ   aß size …h*ß h …j{ß dß xß string …kß rtn_lenß positive`Ø   aØ    Ø    …lVß std_logic_vector(…p)…qVß to_slvß	 cnvt_baseß xØ
   ß rtn_len …r*ß d …t{ß oß xß string …uß rtn_lenß positive`Ø   aØ    Ø    …vVß std_logic_vector(…zsß intß stringØ   aß xß lengthß x …{sß sizeß positiveß maxß xß lengthØ   ß rtn_len …|sß ptrß integer`Ø   aß sizeß size …}sß rß std_logic_vectorØ   aß size0¨0 …~)…/ß iuß intß reverse_rangeQ…ÄNß intß i(…ÅP¨0ß rß ptrØ   aß ptr≠   "000" …ÇP¨1ß rß ptrØ   aß ptr≠   "001" …ÉP¨2ß rß ptrØ   aß ptr≠   "010" …ÑP¨3ß rß ptrØ   aß ptr≠   "011" …ÖP¨4ß rß ptrØ   aß ptr≠   "100" …ÜP¨5ß rß ptrØ   aß ptr≠   "101" …áP¨6ß rß ptrØ   aß ptr≠   "110" …àP¨7ß rß ptrØ   aß ptr≠   "111" …âP¨Uß rß ptrØ   aß ptr≠   "UUU" …äP¨Xß rß ptrØ   aß ptr≠   "XXX" …ãP¨Zß rß ptrØ   aß ptr≠   "ZZZ" …åP¨Wß rß ptrØ   aß ptr≠   "WWW" …çP¨Hß rß ptrØ   aß ptr≠   "HHH" …éP¨Lß rß ptrØ   aß ptr≠   "LLL" …èP¨-ß rß ptrØ   aß ptr≠   "---" …êP¨_ß ptrß ptrØ    …ëP0…íGß false…ìHß lf!…î≠.   "O conversion found illegal input character: "!…ïß intß i!ß lf!≠   "converting character to '---'"…ñIß warning …óß rß ptrØ   aß ptr≠   "---" …ò*N …ôß ptrß ptrØ    …ö*Q …õVß rß sizeß rtn_lenØ   aß size …ú*ß o …û{ß bß xß string …üß rtn_lenß positive`Ø   aØ    Ø    …†Vß std_logic_vector(…§sß intß stringØ   aß xß lengthß x …•sß sizeß positiveß maxß xß lengthß rtn_len …¶sß ptrß integer`Ø    aß sizeØ   ß size …ßsß rß std_logic_vectorØ   aß size0¨0 …®)…©/ß iuß intß reverse_rangeQ…™Nß intß i(…´P¨0ß rß ptr¨0 …¨P¨1ß rß ptr¨1 …≠P¨Uß rß ptr¨U …ÆP¨Xß rß ptr¨X …ØP¨Zß rß ptr¨Z …∞P¨Wß rß ptr¨W …±P¨Hß rß ptr¨H …≤P¨Lß rß ptr¨L …≥P¨-ß rß ptr¨- …¥P¨_ß ptrß ptrØ    …µP0…∂Gß false…∑Hß lf!…∏≠.   "B conversion found illegal input character: "!…πß intß i!ß lf!≠   "converting character to '-'"…∫Iß warning …ªß rß ptr¨- …º*N …Ωß ptrß ptrØ    …æ*Q …øVß rß sizeß rtn_lenØ   aß size …¿*ß b …¬{ß hß xß string…√Vß natural(…»)……Vß	 cnvt_baseß xØ    … *ß h …Ã{ß dß xß string…ÕVß natural(…—)…“Vß	 cnvt_baseß xØ
    …”*ß d …’{ß oß xß string…÷Vß natural(…⁄)…€Vß	 cnvt_baseß xØ    …‹*ß o …ﬁ{ß bß xß string…ﬂVß natural(…„)…‰Vß	 cnvt_baseß xØ    …Â*ß b …Á{ß to_slvß xß natural …Ëß rtn_lenß positive`Ø   aØ    Ø    …ÈVß std_logic_vector(…Îsß intß naturalß x …Ïsß ptrß positiveØ     …Ìsß rß std_logic_vectorØ   aØ    0¨0 …Ó)…ÔSß intØ    Q…Nß int]Ø   (…ÒPØ    ß rß ptr¨0 …ÚPØ   ß rß ptr¨1 …ÛP0…ÙGß falseHß lf!≠   "TO_SLV, shouldn't happen"…ıIß failure …ˆV≠   "0" …˜*N …¯ß intß intØ    …˘ß ptrß ptrØ    …˙*Q …˚Vß rØ!   ß rtn_lenaØ     …¸*ß to_slv …˛{ß to_slß xß natural ˝  Vß	 std_logic(…sß rß	 std_logic¨0 …)…Nß x(…PØ    @ …PØ   ß r¨1 …P0…Gß false…Hß lf!…	≠'   "TO_SL found illegal input character: "!…
ß
 to_int_strß x!ß lf!≠   "converting character to '-'"…Iß warning …V¨- …*N …Vß r …*ß to_sl …{ß to_timeß xß naturalVß time(…)…Vß xØ   ß ns …*ß to_time …{ß to_intß xß std_logic_vectorVß integer(…sß tß std_logic_vectorß xß lengthbØ   ß x …sß intß std_logic_vectorØ    bØ   0¨0 …sß signß	 std_logic¨0 …sß sizeß integerØ     …sß invß booleanß false …sß rß integerØ     …sß placeß positiveØ    … )…!Bß xß lengthØ!   J…"ß signß tß xß length …#/ß iuß tß reverse_rangeQ…$Bß sign¨1J…%Bß invß trueJ…&ß tß i_ß tß i …'Kß tß i¨1J…(ß invß true …)*B …**B …+ß sizeß sizeØ    …,*Q …-ß invß false …./ß iuØ   aß sizeØ   Q…/Nß tß i(…0P¨1¨Hß rß rß place …1P¨0¨L@ …2P0…3Gß false…4Hß lf!…5≠   " TO_INT found illegal value "…6Iß warning …7VØ     …8*N …9ß placeß placeØ    …:*Q …;Bß sign¨1J…<Vß r …=L…>Vß r …?*B …@L…Aß intß tØ    bØ    …Bß signß tØ     …C/ß iuØ   aØ   Q…DBß sign¨1J…EBß invß trueJ…Fß intß i_ß intß i …GKß intß i¨1J…Hß invß true …I*B …J*B …K*Q …Lß invß false …M/ß iuØ   aØ   Q…NNß intß i(…OP¨1¨Hß rß rß place …PP¨0¨L@ …QP0…RGß false…SHß lf!…T≠   " TO_INT found illegal value "…UIß warning …VVØ     …W*N …Xß placeß placeØ    …Y*Q …ZBß sign¨1J…[Vß r …\L…]Vß r …^*B …_*B …`*ß to_int …b*ß conversions ™
V 000086 60 7 1556616365432 ./src/work/conversions.vhd*conversions|4+conversions__opt
2I 000044 52 27089         1556616371692 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1556616371688 ./compile/top.vhd*top|21+RTL
Ver. 1.01
     …68ß RTL.ß top(…:iß
 idt71v3556…;+…<ß InstancePathß STRINGß DefaultInstancePath …=ß MsgOnß BOOLEANß DefaultMsgOn …>ß SeverityModeß SEVERITY_LEVELß WARNING …?ß TimingChecksOnß BOOLEANß DefaultTimingChecks …@ß TimingModelß STRINGß DefaultTimingModel …Aß XOnß BOOLEANß
 DefaultXon …Bß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …Cß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …Dß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …Eß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …Fß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …Gß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …Hß thold_R_CLKß VitalDelayTypeß	 UnitDelay …Iß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …Jß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …Kß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …Lß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …Mß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …Nß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …Oß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …Pß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …Qß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …Rß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …Sß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …Tß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …Uß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …Vß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …Wß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …Xß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …Yß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …Zß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …[ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …\ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …]ß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …^ß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …_ß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …aß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …bß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …cß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …dß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …eß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …fß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …gß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …hß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …iß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …jß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …kß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …lß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …mß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …nß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …oß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …pß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …qß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …rß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …sß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …tß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …uß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …vß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …wß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …xß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …yß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …zß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …{ß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …|ß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …}ß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …~ß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …ß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …Äß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …Åß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …Çß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …Éß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …Ñß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …Öß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …Üß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …áß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …àß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …âß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …äß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …ãß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …åß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …çß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …éß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …èß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …êß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …ëß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay…í …ì,…îß A0uß	 STD_LOGIC¨U …ïß A1uß	 STD_LOGIC¨U …ñß A10uß	 STD_LOGIC¨U …óß A11uß	 STD_LOGIC¨U …òß A12uß	 STD_LOGIC¨U …ôß A13uß	 STD_LOGIC¨U …öß A14uß	 STD_LOGIC¨U …õß A15uß	 STD_LOGIC¨U …úß A2uß	 STD_LOGIC¨U …ùß A3uß	 STD_LOGIC¨U …ûß A4uß	 STD_LOGIC¨U …üß A5uß	 STD_LOGIC¨U …†ß A6uß	 STD_LOGIC¨U …°ß A7uß	 STD_LOGIC¨U …¢ß A8uß	 STD_LOGIC¨U …£ß A9uß	 STD_LOGIC¨U …§ß ADVuß	 STD_LOGIC¨U …•ß BWANeguß	 STD_LOGIC¨U …¶ß BWBNeguß	 STD_LOGIC¨U …ßß BWCNeguß	 STD_LOGIC¨U …®ß BWDNeguß	 STD_LOGIC¨U …©ß CE1Neguß	 STD_LOGIC¨U …™ß CE2uß	 STD_LOGIC¨U …´ß CE2Neguß	 STD_LOGIC¨U …¨ß CLKuß	 STD_LOGIC¨U …≠ß CLKENNeguß	 STD_LOGIC¨U …Æß LBONeguß	 STD_LOGIC¨1 …Øß OENeguß	 STD_LOGIC¨U …∞ß Ruß	 STD_LOGIC¨U …±ß DQA0wß	 STD_LOGIC¨U …≤ß DQA1wß	 STD_LOGIC¨U …≥ß DQA2wß	 STD_LOGIC¨U …¥ß DQA3wß	 STD_LOGIC¨U …µß DQA4wß	 STD_LOGIC¨U …∂ß DQA5wß	 STD_LOGIC¨U …∑ß DQA6wß	 STD_LOGIC¨U …∏ß DQA7wß	 STD_LOGIC¨U …πß DQB0wß	 STD_LOGIC¨U …∫ß DQB1wß	 STD_LOGIC¨U …ªß DQB2wß	 STD_LOGIC¨U …ºß DQB3wß	 STD_LOGIC¨U …Ωß DQB4wß	 STD_LOGIC¨U …æß DQB5wß	 STD_LOGIC¨U …øß DQB6wß	 STD_LOGIC¨U …¿ß DQB7wß	 STD_LOGIC¨U …¡ß DQC0wß	 STD_LOGIC¨U …¬ß DQC1wß	 STD_LOGIC¨U …√ß DQC2wß	 STD_LOGIC¨U …ƒß DQC3wß	 STD_LOGIC¨U …≈ß DQC4wß	 STD_LOGIC¨U …∆ß DQC5wß	 STD_LOGIC¨U …«ß DQC6wß	 STD_LOGIC¨U …»ß DQC7wß	 STD_LOGIC¨U ……ß DQD0wß	 STD_LOGIC¨U … ß DQD1wß	 STD_LOGIC¨U …Àß DQD2wß	 STD_LOGIC¨U …Ãß DQD3wß	 STD_LOGIC¨U …Õß DQD4wß	 STD_LOGIC¨U …Œß DQD5wß	 STD_LOGIC¨U …œß DQD6wß	 STD_LOGIC¨U …–ß DQD7wß	 STD_LOGIC¨U…— …“*i …”iß PLL1…‘,…’ß inclk0uß	 STD_LOGIC¨0 …÷ß c0vß	 STD_LOGIC …◊ß lockedvß	 STD_LOGIC…ÿ …Ÿ*i …⁄iß zbt_ctrl_top…€+…‹ß ASIZEß INTEGERØ    …›ß BWSIZEß INTEGERØ    …ﬁß DSIZEß INTEGERØ     …ﬂß FLOWTHROUGHß INTEGERØ    …‡ …·,…‚ß ADDRuß STD_LOGIC_VECTORß ASIZEØ   bØ     …„ß ADDR_ADV_LD_Nuß	 STD_LOGIC …‰ß DATA_INuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Âß DMuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Êß RD_WR_Nuß	 STD_LOGIC …Áß RESET_Nuß	 STD_LOGIC …Ëß CLKuß	 STD_LOGIC …Èß ADV_LD_Nvß	 STD_LOGIC …Íß BW_Nvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Îß DATA_OUTvß STD_LOGIC_VECTORß DSIZEØ   bØ     …Ïß RW_Nvß	 STD_LOGIC …Ìß SAvß STD_LOGIC_VECTORß ASIZEØ   bØ     …Óß DQwß STD_LOGIC_VECTORß DSIZEØ   bØ    …Ô …*i …Ùpß
 adv_ld_n_mß	 STD_LOGIC …ıpß clkzbtß	 STD_LOGIC …ˆpß lockedß	 STD_LOGIC …˜pß PLL_clkß	 STD_LOGIC …¯pß rw_n_mß	 STD_LOGIC …˘pß bw_n_mß STD_LOGIC_VECTORß BWSIZEØ   bØ     …˙pß satß STD_LOGIC_VECTORß ASIZEØ   bØ    ß SA …¸) ˇ   ß BW_Nß bw_n_m …ß satß ADDR …ß	 PLL1_instß PLL1…,6…ß c0ß PLL_clk…ß inclk0ß CLK…	ß lockedß locked…
 …ß RW_Nß rw_n_m …ß ADV_LD_Nß
 adv_ld_n_m …ß idt71v3556pß
 idt71v3556…,6…ß A0ß satØ    …ß A1ß satØ   …ß A10ß satØ
   …ß A11ß satØ   …ß A12ß satØ   …ß A13ß satØ   …ß A14ß satØ   …ß A15ß satØ   …ß A2ß satØ   …ß A3ß satØ   …ß A4ß satØ   …ß A5ß satØ   …ß A6ß satØ   …ß A7ß satØ   … ß A8ß satØ   …!ß A9ß satØ	   …"ß ADVß
 adv_ld_n_m…#ß BWANegß bw_n_mØ    …$ß BWBNegß bw_n_mØ   …%ß BWCNegß bw_n_mØ   …&ß BWDNegß bw_n_mØ   …'ß CLKß CLK…(ß DQA0ß DQØ    …)ß DQA1ß DQØ   …*ß DQA2ß DQØ   …+ß DQA3ß DQØ   …,ß DQA4ß DQØ   …-ß DQA5ß DQØ   ….ß DQA6ß DQØ   …/ß DQA7ß DQØ   …0ß DQB0ß DQØ	   …1ß DQB1ß DQØ
   …2ß DQB2ß DQØ   …3ß DQB3ß DQØ   …4ß DQB4ß DQØ   …5ß DQB5ß DQØ   …6ß DQB6ß DQØ   …7ß DQB7ß DQØ   …8ß DQC0ß DQØ   …9ß DQC1ß DQØ   …:ß DQC2ß DQØ   …;ß DQC3ß DQØ   …<ß DQC4ß DQØ   …=ß DQC5ß DQØ   …>ß DQC6ß DQØ   …?ß DQC7ß DQØ   …@ß DQD0ß DQØ   …Aß DQD1ß DQØ   …Bß DQD2ß DQØ   …Cß DQD3ß DQØ   …Dß DQD4ß DQØ   …Eß DQD5ß DQØ    …Fß DQD6ß DQØ!   …Gß DQD7ß DQØ"   …Hß Rß rw_n_m…I …Kß zbt_ctrl_top_inst1ß zbt_ctrl_top…L+6…Mß ASIZEß ASIZE…Nß BWSIZEß BWSIZE…Oß DSIZEß DSIZE…Pß FLOWTHROUGHß FLOWTHROUGH…Q…R,6…Sß ADDRß ADDRß ASIZEØ   bØ    …Tß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…Uß ADV_LD_Nß ADV_LD_N…Vß BW_Nß BW_Nß BWSIZEØ   bØ    …Wß DATA_INß DATA_INß DSIZEØ   bØ    …Xß DATA_OUTß DATA_OUTß DSIZEØ   bØ    …Yß DMß DMß BWSIZEØ   bØ    …Zß DQß DQß DSIZEØ   bØ    …[ß RD_WR_Nß RD_WR_N…\ß RESET_Nß RESET_N…]ß RW_Nß RW_N…^ß SAß SAß ASIZEØ   bØ    …_ß CLKß PLL_clk…` …c*ß RTL ™
V 000062 60 7 1556616371688 ./compile/top.vhd*top|21+RTL__opt
2V 000068 60 562 1556616496926 ./src/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
     …)&ß ieee …*'ß ieee	ß std_logic_1164	1 …,2ß addr_ctrl_out(….+…/ß ASIZEß integerØ    …0ß BWSIZEß integerØ   …1 …3,…4ß clkuß	 std_logic …7ß resetuß	 std_logic …9ß lb_addruß std_logic_vectorß ASIZEØ   bØ     …:ß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …;ß lb_rw_nuß	 std_logic …<ß ram_rw_nvß	 std_logic …=ß lb_adv_ld_nuß	 std_logic …>ß ram_adv_ld_nvß	 std_logic …?ß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …@ß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …A …B*ß addr_ctrl_out ™
V 000071 60 7 1556616496926 ./src/addr_ctrl_out.vhd*addr_ctrl_out__opt
2I 000044 52 1249          1556616498419 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
74
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
74
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
74
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000075 60 401 1556616498415 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
     …F8ß RTL.ß addr_ctrl_out(…Jpß lb_bw_nß std_logic_vectorß BWSIZEØ   bØ     …M)…Oß lb_bw_n_ß lb_bw …T;ß clkß reset…U)…VBß reset¨1J…Wß ram_addr0¨0 …Xß ram_rw_n¨0 …Yß ram_adv_ld_n¨0 …Zß ram_bw_n0¨0 …[Kß rising_edgeß clkJ…]ß ram_addrß lb_addr …^ß ram_rw_nß lb_rw_n …_ß ram_adv_ld_nß lb_adv_ld_n …`ß ram_bw_nß lb_bw_n …b*B …c*; …g*ß RTL ™
V 000078 60 7 1556616498415 ./src/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2I 000044 11 449 1556616496927 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P ram_addr _out std_logic_vector[ASIZE-1:0]
P lb_rw_n _in std_logic
P ram_rw_n _out std_logic
P lb_adv_ld_n _in std_logic
P ram_adv_ld_n _out std_logic
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
I 000044 11 994 1556616496927 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1556616496927
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 64 1 . 47
BWSIZE 1 30 141 1 . 48
clk 2 29 217 1 . 52
reset 3 29 307 1 . 55
~std_logic_vector{{ASIZE-1}~downto~0}~12 4 5 396 1 . 57
~NATURAL~range~{ASIZE-1}~downto~0~12 5 5 675 1 . 57
"-" 9 10 928 0 . 0
~ANONYMOUS 10 24 996 0 . 0
~ANONYMOUS 11 24 1049 0 . 0
lb_addr 21 29 1104 1 . 57
~std_logic_vector{{ASIZE-1}~downto~0}~122 22 5 1178 1 . 58
~NATURAL~range~{ASIZE-1}~downto~0~121 23 5 1459 1 . 58
ram_addr 24 29 1713 1 . 58
lb_rw_n 25 29 1789 1 . 59
ram_rw_n 26 29 1880 1 . 60
lb_adv_ld_n 27 29 1971 1 . 61
ram_adv_ld_n 28 29 2062 1 . 62
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2152 1 . 63
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2433 1 . 63
lb_bw 31 29 2687 1 . 63
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2762 1 . 64
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3043 1 . 64
ram_bw_n 34 29 3297 1 . 64
#SPECIFICATION 
#END
I 000033 54 3370 0 addr_ctrl_out
12
1
12
00000044
1
./src/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000062 60 438 1556616498479 ./src/data_inout.vhd*data_inout
Ver. 1.01
     …)&ß ieee …*'ß ieee	ß std_logic_1164	1 …-2ß
 data_inout(…/+…0ß DSIZEß integerØ$    …1ß BWSIZEß integerØ   …2 …4,…5ß clkuß	 std_logic …8ß resetuß	 std_logic …:ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …;ß data_inuß std_logic_vectorß DSIZEØ   bØ     …<ß dqwß std_logic_vectorß DSIZEØ   bØ     …=ß	 read_datavß std_logic_vectorß DSIZEØ   bØ    …> …?*ß
 data_inout ™
V 000065 60 7 1556616498479 ./src/data_inout.vhd*data_inout__opt
2I 000044 52 1324          1556616498539 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
70
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
70
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 0 0
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
70
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
71
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000070 60 2598 1556616498534 ./src/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
     …B8ß RTL.ß
 data_inout(…Fpß	 tri_r_n_wß std_logic_vectorß DSIZEØ   bØ     …Gpß
 write_dataß std_logic_vectorß DSIZEØ   bØ     …L)…Rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Sß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Tß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Uß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Vß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Wß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Xß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Yß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Zß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …[ß dqØ	   ß
 write_dataØ	   Pß	 tri_r_n_wØ	   ¨1L¨Z …\ß dqØ
   ß
 write_dataØ
   Pß	 tri_r_n_wØ
   ¨1L¨Z …]ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …^ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …_ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …`ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …bß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …cß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …dß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …eß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …fß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …gß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …hß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …iß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …jß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …kß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …lß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …mß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …nß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …oß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …pß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …qß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …sß dqØ!   ß
 write_dataØ!   Pß	 tri_r_n_wØ!   ¨1L¨Z …tß dqØ"   ß
 write_dataØ"   Pß	 tri_r_n_wØ"   ¨1L¨Z …uß dqØ#   ß
 write_dataØ#   Pß	 tri_r_n_wØ#   ¨1L¨Z …Üß	 read_dataß dq …ä;ß clkß reset…ã)…åBß reset¨1J…çß	 tri_r_n_w0¨0 …éß
 write_data0¨0 …è*B …êBß clk¨1J…ëß	 tri_r_n_w_ß ctrl_in_rw_n …íß
 write_dataß data_in …î*B …ï*; …ú*ß RTL ™
V 000072 60 7 1556616498534 ./src/data_inout.vhd*data_inout|21+RTL__opt
2I 000041 11 337 1556616498480 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
X data_inout
I 000041 11 873 1556616498480 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1556616498480
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 48
BWSIZE 1 30 138 1 . 49
clk 2 29 214 1 . 53
reset 3 29 304 1 . 56
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 393 1 . 58
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 672 1 . 58
"-" 9 10 925 0 . 0
~ANONYMOUS 10 24 993 0 . 0
~ANONYMOUS 11 24 1046 0 . 0
ctrl_in_rw_n 21 29 1101 1 . 58
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1175 1 . 59
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1456 1 . 59
data_in 24 29 1710 1 . 59
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1785 1 . 60
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2066 1 . 60
dq 27 29 2320 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2395 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2676 1 . 61
read_data 30 29 2930 1 . 61
#SPECIFICATION 
#END
I 000030 54 3003 0 data_inout
12
1
12
00000045
1
./src/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
69
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
68
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000063 60 6912 1556616498605 ./src/idt71v3556.vhd*idt71v3556
Ver. 1.01
     …&ß IEEE 'ß IEEE	ß std_logic_1164	1 …'ß IEEE	ß VITAL_timing	1 …'ß IEEE	ß VITAL_primitives	1 …'ß work	ß	 gen_utils	1 …'ß work	ß conversions	1 …"2ß
 idt71v3556(…#+…%ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …&ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …'ß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …(ß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …)ß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …*ß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …+ß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …,ß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …-ß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 ….ß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …/ß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …0ß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …1ß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …2ß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …3ß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …4ß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …5ß tipd_A16ß VitalDelayType01ß VitalZeroDelay01 …6ß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …7ß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …8ß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …9ß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …:ß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …;ß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …<ß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …=ß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …>ß	 tipd_DQA8ß VitalDelayType01ß VitalZeroDelay01 …?ß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …@ß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …Aß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …Bß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …Cß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …Dß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …Eß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …Fß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …Gß	 tipd_DQB8ß VitalDelayType01ß VitalZeroDelay01 …Hß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Iß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …Jß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …Kß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …Lß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …Mß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …Nß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …Oß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …Pß	 tipd_DQC8ß VitalDelayType01ß VitalZeroDelay01 …Qß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …Rß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …Sß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …Tß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …Uß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …Vß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …Wß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …Xß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …Yß	 tipd_DQD8ß VitalDelayType01ß VitalZeroDelay01 …Zß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …[ß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …\ß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …]ß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …^ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …_ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …aß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …bß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …cß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …dß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …eß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …fß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …hß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …iß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …kß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …lß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …nß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …pß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …qß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …rß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …sß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay …tß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …uß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …vß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …xß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …yß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …zß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …{ß thold_R_CLKß VitalDelayTypeß	 UnitDelay …|ß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …}ß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …~ß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …Äß InstancePathß STRINGß DefaultInstancePath …Åß TimingChecksOnß BOOLEANß DefaultTimingChecks …Çß MsgOnß BOOLEANß DefaultMsgOn …Éß XOnß BOOLEANß
 DefaultXon …Ñß SeverityModeß SEVERITY_LEVELß WARNING …Üß TimingModelß STRINGß DefaultTimingModel…á …à,…âß A0uß	 std_logic¨U …äß A1uß	 std_logic¨U …ãß A2uß	 std_logic¨U …åß A3uß	 std_logic¨U …çß A4uß	 std_logic¨U …éß A5uß	 std_logic¨U …èß A6uß	 std_logic¨U …êß A7uß	 std_logic¨U …ëß A8uß	 std_logic¨U …íß A9uß	 std_logic¨U …ìß A10uß	 std_logic¨U …îß A11uß	 std_logic¨U …ïß A12uß	 std_logic¨U …ñß A13uß	 std_logic¨U …óß A14uß	 std_logic¨U …òß A15uß	 std_logic¨U …ôß A16uß	 std_logic¨U …öß DQA0wß	 std_logic¨U …õß DQA1wß	 std_logic¨U …úß DQA2wß	 std_logic¨U …ùß DQA3wß	 std_logic¨U …ûß DQA4wß	 std_logic¨U …üß DQA5wß	 std_logic¨U …†ß DQA6wß	 std_logic¨U …°ß DQA7wß	 std_logic¨U …¢ß DQA8wß	 std_logic¨U …£ß DQB0wß	 std_logic¨U …§ß DQB1wß	 std_logic¨U …•ß DQB2wß	 std_logic¨U …¶ß DQB3wß	 std_logic¨U …ßß DQB4wß	 std_logic¨U …®ß DQB5wß	 std_logic¨U …©ß DQB6wß	 std_logic¨U …™ß DQB7wß	 std_logic¨U …´ß DQB8wß	 std_logic¨U …¨ß DQC0wß	 std_logic¨U …≠ß DQC1wß	 std_logic¨U …Æß DQC2wß	 std_logic¨U …Øß DQC3wß	 std_logic¨U …∞ß DQC4wß	 std_logic¨U …±ß DQC5wß	 std_logic¨U …≤ß DQC6wß	 std_logic¨U …≥ß DQC7wß	 std_logic¨U …¥ß DQC8wß	 std_logic¨U …µß DQD0wß	 std_logic¨U …∂ß DQD1wß	 std_logic¨U …∑ß DQD2wß	 std_logic¨U …∏ß DQD3wß	 std_logic¨U …πß DQD4wß	 std_logic¨U …∫ß DQD5wß	 std_logic¨U …ªß DQD6wß	 std_logic¨U …ºß DQD7wß	 std_logic¨U …Ωß DQD8wß	 std_logic¨U …æß ADVuß	 std_logic¨U …øß Ruß	 std_logic¨U …¿ß CLKENNeguß	 std_logic¨U …¡ß BWDNeguß	 std_logic¨U …¬ß BWCNeguß	 std_logic¨U …√ß BWBNeguß	 std_logic¨U …ƒß BWANeguß	 std_logic¨U …≈ß CE1Neguß	 std_logic¨U …∆ß CE2Neguß	 std_logic¨U …«ß CE2uß	 std_logic¨U …»ß CLKuß	 std_logic¨U ……ß LBONeguß	 std_logic¨1 … ß OENeguß	 std_logic¨U…À …Ãdß VITAL_LEVEL0.ß
 idt71v35562(ß TRUE …Õ*ß
 idt71v3556 ™
V 000065 60 7 1556616498605 ./src/idt71v3556.vhd*idt71v3556__opt
2I 000044 52 17605         1556616498748 rtl
1182____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
211
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
213
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
213
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
213
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
215
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
216
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
217
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
218
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
219
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
220
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
221
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
222
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
223
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
224
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
225
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
226
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
227
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
228
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
229
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
230
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
231
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
232
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
233
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
234
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
235
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
236
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
237
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
238
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
239
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
240
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
241
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
242
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
243
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
244
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
245
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
246
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
247
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
248
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
249
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
250
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
251
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
252
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
253
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
254
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
255
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
256
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
257
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
258
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
259
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
260
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
261
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
262
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
263
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
264
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
265
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
266
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
267
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
268
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
269
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
270
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
271
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
272
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
273
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
274
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
275
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
276
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
277
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
278
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
279
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
280
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
288
0
1
WireDelay
0
0
1
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 139 0
363
1
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 140 66
366
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 141 66
367
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 142 66
368
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 143 66
369
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 144 1
370
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 145 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 145 0
370
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 146 66
370
136
67
0
1
13 ~ ~ 144 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 147 2
371
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 148 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 148 0
371
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 149 66
371
137
67
0
1
13 ~ ~ 147 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 150 3
372
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 151 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 151 0
372
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 152 66
372
138
67
0
1
13 ~ ~ 150 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 153 4
373
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 154 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 154 0
373
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 155 66
373
139
67
0
1
13 ~ ~ 153 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 156 5
374
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 157 0
374
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 158 66
374
140
68
0
1
13 ~ ~ 156 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 157 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 159 66
376
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 160 66
377
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 161 6
378
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 162 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 162 0
378
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 163 66
378
143
67
0
1
13 ~ ~ 161 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 164 66
379
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 165 66
380
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 166 66
381
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 167 66
382
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 168 66
383
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 169 66
384
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 170 66
385
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 171 7
493
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 171 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 177 66
500
151
1
13 ~ ~ 171 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 178 0
502
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 179 8
502
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 179 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 180 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 181 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
181
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 182 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 183 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
183
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 184 0
0
-1
66
0
1
0
0
185
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 186 0
0
-1
65
0
1
0
0
187
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 188 0
0
-1
65
0
1
0
0
189
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 190 9
502
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
1
13 ~ ~ 179 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 191 0
503
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 192 10
503
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
1
13 ~ ~ 190 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 193 1
505
92
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il1
7169
1
13 ~ ~ 194 2
506
93
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il2
7169
1
13 ~ ~ 195 3
507
94
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il3
7169
1
13 ~ ~ 196 4
508
95
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
il
7169
1
13 ~ ~ 197 5
509
96
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 193 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 194 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 195 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 196 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
1
ln0
7169
1
13 ~ ~ 198 6
511
97
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln1
7169
1
13 ~ ~ 199 7
512
98
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln2
7169
1
13 ~ ~ 200 8
513
99
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln3
7169
1
13 ~ ~ 201 9
514
100
0
1
13 ~ ~ 190 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 180 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 180 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 178 0
0
0
1
1
ln
7169
1
13 ~ ~ 202 10
515
101
0
1
13 ~ ~ 192 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 198 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 199 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 200 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 201 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 191 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 203 67
517
152
1
13 ~ ~ 192 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 204 11
519
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 205 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 205 0
519
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 206 68
519
153
1
13 ~ ~ 204 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1179 0
1402
2
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~35~downto~0~13
513
5
13 ~ ~ 1180 116
1402
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1181 68
1402
159
0
1
13 ~ ~ 1180 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
0
0
V 000071 60 33023 1556616498742 ./src/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
     …“8ß rtl.ß
 idt71v3556(…”dß VITAL_LEVEL0.ß rtl8(ß TRUE …’kß partIDß STRING≠   "idt71v3156" …◊pß A0_ipdß
 std_ulogic¨U …ÿpß A1_ipdß
 std_ulogic¨U …Ÿpß A2_ipdß
 std_ulogic¨U …⁄pß A3_ipdß
 std_ulogic¨U …€pß A4_ipdß
 std_ulogic¨U …‹pß A5_ipdß
 std_ulogic¨U …›pß A6_ipdß
 std_ulogic¨U …ﬁpß A7_ipdß
 std_ulogic¨U …ﬂpß A8_ipdß
 std_ulogic¨U …‡pß A9_ipdß
 std_ulogic¨U …·pß A10_ipdß
 std_ulogic¨U …‚pß A11_ipdß
 std_ulogic¨U …„pß A12_ipdß
 std_ulogic¨U …‰pß A13_ipdß
 std_ulogic¨U …Âpß A14_ipdß
 std_ulogic¨U …Êpß A15_ipdß
 std_ulogic¨U …Ápß A16_ipdß
 std_ulogic¨U …Ëpß DQA0_ipdß
 std_ulogic¨U …Èpß DQA1_ipdß
 std_ulogic¨U …Ípß DQA2_ipdß
 std_ulogic¨U …Îpß DQA3_ipdß
 std_ulogic¨U …Ïpß DQA4_ipdß
 std_ulogic¨U …Ìpß DQA5_ipdß
 std_ulogic¨U …Ópß DQA6_ipdß
 std_ulogic¨U …Ôpß DQA7_ipdß
 std_ulogic¨U …pß DQA8_ipdß
 std_ulogic¨U …Òpß DQB0_ipdß
 std_ulogic¨U …Úpß DQB1_ipdß
 std_ulogic¨U …Ûpß DQB2_ipdß
 std_ulogic¨U …Ùpß DQB3_ipdß
 std_ulogic¨U …ıpß DQB4_ipdß
 std_ulogic¨U …ˆpß DQB5_ipdß
 std_ulogic¨U …˜pß DQB6_ipdß
 std_ulogic¨U …¯pß DQB7_ipdß
 std_ulogic¨U …˘pß DQB8_ipdß
 std_ulogic¨U …˙pß DQC0_ipdß
 std_ulogic¨U …˚pß DQC1_ipdß
 std_ulogic¨U …¸pß DQC2_ipdß
 std_ulogic¨U …˝pß DQC3_ipdß
 std_ulogic¨U …˛pß DQC4_ipdß
 std_ulogic¨U  ˇ   pß DQC5_ipdß
 std_ulogic¨U …pß DQC6_ipdß
 std_ulogic¨U …pß DQC7_ipdß
 std_ulogic¨U …pß DQC8_ipdß
 std_ulogic¨U …pß DQD0_ipdß
 std_ulogic¨U …pß DQD1_ipdß
 std_ulogic¨U …pß DQD2_ipdß
 std_ulogic¨U …pß DQD3_ipdß
 std_ulogic¨U …pß DQD4_ipdß
 std_ulogic¨U …	pß DQD5_ipdß
 std_ulogic¨U …
pß DQD6_ipdß
 std_ulogic¨U …pß DQD7_ipdß
 std_ulogic¨U …pß DQD8_ipdß
 std_ulogic¨U …pß ADV_ipdß
 std_ulogic¨U …pß R_ipdß
 std_ulogic¨U …pß CLKENNeg_ipdß
 std_ulogic¨U …pß
 BWDNeg_ipdß
 std_ulogic¨U …pß
 BWCNeg_ipdß
 std_ulogic¨U …pß
 BWBNeg_ipdß
 std_ulogic¨U …pß
 BWANeg_ipdß
 std_ulogic¨U …pß
 CE1Neg_ipdß
 std_ulogic¨U …pß
 CE2Neg_ipdß
 std_ulogic¨U …pß CE2_ipdß
 std_ulogic¨U …pß CLK_ipdß
 std_ulogic¨U …pß
 LBONeg_ipdß
 std_ulogic¨1 …pß	 OENeg_ipdß
 std_ulogic¨U …)…!ß	 WireDelay9…")…$ß w_1ß VitalWireDelayß A0_ipdß A0ß tipd_A0 …%ß w_2ß VitalWireDelayß A1_ipdß A1ß tipd_A1 …&ß w_3ß VitalWireDelayß A2_ipdß A2ß tipd_A2 …'ß w_4ß VitalWireDelayß A3_ipdß A3ß tipd_A3 …(ß w_5ß VitalWireDelayß A4_ipdß A4ß tipd_A4 …)ß w_6ß VitalWireDelayß A5_ipdß A5ß tipd_A5 …*ß w_7ß VitalWireDelayß A6_ipdß A6ß tipd_A6 …+ß w_8ß VitalWireDelayß A7_ipdß A7ß tipd_A7 …,ß w_9ß VitalWireDelayß A8_ipdß A8ß tipd_A8 …-ß w_10ß VitalWireDelayß A9_ipdß A9ß tipd_A9 ….ß w_11ß VitalWireDelayß A10_ipdß A10ß tipd_A10 …/ß w_12ß VitalWireDelayß A11_ipdß A11ß tipd_A11 …0ß w_13ß VitalWireDelayß A12_ipdß A12ß tipd_A12 …1ß w_14ß VitalWireDelayß A13_ipdß A13ß tipd_A13 …2ß w_15ß VitalWireDelayß A14_ipdß A14ß tipd_A14 …3ß w_16ß VitalWireDelayß A15_ipdß A15ß tipd_A15 …4ß w_17ß VitalWireDelayß A16_ipdß A16ß tipd_A16 …5ß w_21ß VitalWireDelayß DQA0_ipdß DQA0ß	 tipd_DQA0 …6ß w_22ß VitalWireDelayß DQA1_ipdß DQA1ß	 tipd_DQA1 …7ß w_23ß VitalWireDelayß DQA2_ipdß DQA2ß	 tipd_DQA2 …8ß w_24ß VitalWireDelayß DQA3_ipdß DQA3ß	 tipd_DQA3 …9ß w_25ß VitalWireDelayß DQA4_ipdß DQA4ß	 tipd_DQA4 …:ß w_26ß VitalWireDelayß DQA5_ipdß DQA5ß	 tipd_DQA5 …;ß w_27ß VitalWireDelayß DQA6_ipdß DQA6ß	 tipd_DQA6 …<ß w_28ß VitalWireDelayß DQA7_ipdß DQA7ß	 tipd_DQA7 …=ß w_29ß VitalWireDelayß DQA8_ipdß DQA8ß	 tipd_DQA8 …>ß w_31ß VitalWireDelayß DQB0_ipdß DQB0ß	 tipd_DQB0 …?ß w_32ß VitalWireDelayß DQB1_ipdß DQB1ß	 tipd_DQB1 …@ß w_33ß VitalWireDelayß DQB2_ipdß DQB2ß	 tipd_DQB2 …Aß w_34ß VitalWireDelayß DQB3_ipdß DQB3ß	 tipd_DQB3 …Bß w_35ß VitalWireDelayß DQB4_ipdß DQB4ß	 tipd_DQB4 …Cß w_36ß VitalWireDelayß DQB5_ipdß DQB5ß	 tipd_DQB5 …Dß w_37ß VitalWireDelayß DQB6_ipdß DQB6ß	 tipd_DQB6 …Eß w_38ß VitalWireDelayß DQB7_ipdß DQB7ß	 tipd_DQB7 …Fß w_39ß VitalWireDelayß DQB8_ipdß DQB8ß	 tipd_DQB8 …Gß w_41ß VitalWireDelayß DQC0_ipdß DQC0ß	 tipd_DQC0 …Hß w_42ß VitalWireDelayß DQC1_ipdß DQC1ß	 tipd_DQC1 …Iß w_43ß VitalWireDelayß DQC2_ipdß DQC2ß	 tipd_DQC2 …Jß w_44ß VitalWireDelayß DQC3_ipdß DQC3ß	 tipd_DQC3 …Kß w_45ß VitalWireDelayß DQC4_ipdß DQC4ß	 tipd_DQC4 …Lß w_46ß VitalWireDelayß DQC5_ipdß DQC5ß	 tipd_DQC5 …Mß w_47ß VitalWireDelayß DQC6_ipdß DQC6ß	 tipd_DQC6 …Nß w_48ß VitalWireDelayß DQC7_ipdß DQC7ß	 tipd_DQC7 …Oß w_49ß VitalWireDelayß DQC8_ipdß DQC8ß	 tipd_DQC8 …Pß w_51ß VitalWireDelayß DQD0_ipdß DQD0ß	 tipd_DQD0 …Qß w_52ß VitalWireDelayß DQD1_ipdß DQD1ß	 tipd_DQD1 …Rß w_53ß VitalWireDelayß DQD2_ipdß DQD2ß	 tipd_DQD2 …Sß w_54ß VitalWireDelayß DQD3_ipdß DQD3ß	 tipd_DQD3 …Tß w_55ß VitalWireDelayß DQD4_ipdß DQD4ß	 tipd_DQD4 …Uß w_56ß VitalWireDelayß DQD5_ipdß DQD5ß	 tipd_DQD5 …Vß w_57ß VitalWireDelayß DQD6_ipdß DQD6ß	 tipd_DQD6 …Wß w_58ß VitalWireDelayß DQD7_ipdß DQD7ß	 tipd_DQD7 …Xß w_59ß VitalWireDelayß DQD8_ipdß DQD8ß	 tipd_DQD8 …Yß w_61ß VitalWireDelayß ADV_ipdß ADVß tipd_ADV …Zß w_62ß VitalWireDelayß R_ipdß Rß tipd_R …[ß w_63ß VitalWireDelayß CLKENNeg_ipdß CLKENNegß tipd_CLKENNeg …\ß w_64ß VitalWireDelayß
 BWDNeg_ipdß BWDNegß tipd_BWDNeg …]ß w_65ß VitalWireDelayß
 BWCNeg_ipdß BWCNegß tipd_BWCNeg …^ß w_66ß VitalWireDelayß
 BWBNeg_ipdß BWBNegß tipd_BWBNeg …_ß w_67ß VitalWireDelayß
 BWANeg_ipdß BWANegß tipd_BWANeg …`ß w_68ß VitalWireDelayß
 CE1Neg_ipdß CE1Negß tipd_CE1Neg …aß w_69ß VitalWireDelayß
 CE2Neg_ipdß CE2Negß tipd_CE2Neg …bß w_70ß VitalWireDelayß CE2_ipdß CE2ß tipd_CE2 …cß w_71ß VitalWireDelayß CLK_ipdß CLKß tipd_CLK …dß w_72ß VitalWireDelayß
 LBONeg_ipdß LBONegß tipd_LBONeg …eß w_73ß VitalWireDelayß	 OENeg_ipdß OENegß
 tipd_OENeg …g*9 …lß Behavior9…n,…oß BWDNInuß
 std_ulogic¨U …pß BWCNInuß
 std_ulogic¨U …qß BWBNInuß
 std_ulogic¨U …rß BWANInuß
 std_ulogic¨U …sß DatDInuß std_logic_vectorØ   bØ     …tß DatCInuß std_logic_vectorØ   bØ     …uß DatBInuß std_logic_vectorØ   bØ     …vß DatAInuß std_logic_vectorØ   bØ     …wß DataOutvß std_logic_vectorØ#   bØ    …x0¨Z …yß CLKInuß
 std_ulogic¨U …zß CKENInuß
 std_ulogic¨U …{ß	 AddressInuß std_logic_vectorØ   bØ     …|ß OENegInuß
 std_ulogic¨U …}ß RInuß
 std_ulogic¨U …~ß ADVInuß
 std_ulogic¨U …ß CE2Inuß
 std_ulogic¨U …Äß LBONegInuß
 std_ulogic¨1 …Åß CE1NegInuß
 std_ulogic¨U …Çß CE2NegInuß
 std_ulogic¨U…É …Ñ,6…Öß BWDNInß
 BWDNeg_ipd…Üß BWCNInß
 BWCNeg_ipd…áß BWBNInß
 BWBNeg_ipd…àß BWANInß
 BWANeg_ipd…âß CLKInß CLK_ipd…äß CKENInß CLKENNeg_ipd…ãß OENegInß	 OENeg_ipd…åß RInß R_ipd…çß ADVInß ADV_ipd…éß CE2Inß CE2_ipd…èß LBONegInß
 LBONeg_ipd…êß CE1NegInß
 CE1Neg_ipd…ëß CE2NegInß
 CE2Neg_ipd…íß DataOutØ    ß DQA0…ìß DataOutØ   ß DQA1…îß DataOutØ   ß DQA2…ïß DataOutØ   ß DQA3…ñß DataOutØ   ß DQA4…óß DataOutØ   ß DQA5…òß DataOutØ   ß DQA6…ôß DataOutØ   ß DQA7…öß DataOutØ   ß DQA8…õß DataOutØ	   ß DQB0…úß DataOutØ
   ß DQB1…ùß DataOutØ   ß DQB2…ûß DataOutØ   ß DQB3…üß DataOutØ   ß DQB4…†ß DataOutØ   ß DQB5…°ß DataOutØ   ß DQB6…¢ß DataOutØ   ß DQB7…£ß DataOutØ   ß DQB8…§ß DataOutØ   ß DQC0…•ß DataOutØ   ß DQC1…¶ß DataOutØ   ß DQC2…ßß DataOutØ   ß DQC3…®ß DataOutØ   ß DQC4…©ß DataOutØ   ß DQC5…™ß DataOutØ   ß DQC6…´ß DataOutØ   ß DQC7…¨ß DataOutØ   ß DQC8…≠ß DataOutØ   ß DQD0…Æß DataOutØ   ß DQD1…Øß DataOutØ   ß DQD2…∞ß DataOutØ   ß DQD3…±ß DataOutØ   ß DQD4…≤ß DataOutØ    ß DQD5…≥ß DataOutØ!   ß DQD6…¥ß DataOutØ"   ß DQD7…µß DataOutØ#   ß DQD8…∂ß DatAInØ    ß DQA0_ipd…∑ß DatAInØ   ß DQA1_ipd…∏ß DatAInØ   ß DQA2_ipd…πß DatAInØ   ß DQA3_ipd…∫ß DatAInØ   ß DQA4_ipd…ªß DatAInØ   ß DQA5_ipd…ºß DatAInØ   ß DQA6_ipd…Ωß DatAInØ   ß DQA7_ipd…æß DatAInØ   ß DQA8_ipd…øß DatBInØ    ß DQB0_ipd…¿ß DatBInØ   ß DQB1_ipd…¡ß DatBInØ   ß DQB2_ipd…¬ß DatBInØ   ß DQB3_ipd…√ß DatBInØ   ß DQB4_ipd…ƒß DatBInØ   ß DQB5_ipd…≈ß DatBInØ   ß DQB6_ipd…∆ß DatBInØ   ß DQB7_ipd…«ß DatBInØ   ß DQB8_ipd…»ß DatCInØ    ß DQC0_ipd……ß DatCInØ   ß DQC1_ipd… ß DatCInØ   ß DQC2_ipd…Àß DatCInØ   ß DQC3_ipd…Ãß DatCInØ   ß DQC4_ipd…Õß DatCInØ   ß DQC5_ipd…Œß DatCInØ   ß DQC6_ipd…œß DatCInØ   ß DQC7_ipd…–ß DatCInØ   ß DQC8_ipd…—ß DatDInØ    ß DQD0_ipd…“ß DatDInØ   ß DQD1_ipd…”ß DatDInØ   ß DQD2_ipd…‘ß DatDInØ   ß DQD3_ipd…’ß DatDInØ   ß DQD4_ipd…÷ß DatDInØ   ß DQD5_ipd…◊ß DatDInØ   ß DQD6_ipd…ÿß DatDInØ   ß DQD7_ipd…Ÿß DatDInØ   ß DQD8_ipd…⁄ß	 AddressInØ    ß A0_ipd…€ß	 AddressInØ   ß A1_ipd…‹ß	 AddressInØ   ß A2_ipd…›ß	 AddressInØ   ß A3_ipd…ﬁß	 AddressInØ   ß A4_ipd…ﬂß	 AddressInØ   ß A5_ipd…‡ß	 AddressInØ   ß A6_ipd…·ß	 AddressInØ   ß A7_ipd…‚ß	 AddressInØ   ß A8_ipd…„ß	 AddressInØ	   ß A9_ipd…‰ß	 AddressInØ
   ß A10_ipd…Âß	 AddressInØ   ß A11_ipd…Êß	 AddressInØ   ß A12_ipd…Áß	 AddressInØ   ß A13_ipd…Ëß	 AddressInØ   ß A14_ipd…Èß	 AddressInØ   ß A15_ipd…Íß	 AddressInØ   ß A16_ipd…Î …Ólß	 mem_state(ß desel…Ôß begin_rd…ß begin_wr…Òß burst_rd…Úß burst_wr…Û …ıpß stateß	 mem_state …˜lß sequence(gØ    aØ   .ß INTEGER`Ø   aØ    …¯lß seqtab(gØ    aØ   .ß sequence …˙kß il0ß sequenceØ    Ø   Ø   Ø    …˚kß il1ß sequenceØ    Ø   Ø   Ø    …¸kß il2ß sequenceØ    Ø   Ø   Ø    …˝kß il3ß sequenceØ    Ø   Ø   Ø    …˛kß ilß seqtabß il0ß il1ß il2ß il3  ˇ  kß ln0ß sequenceØ    Ø   Ø   Ø    …kß ln1ß sequenceØ    Ø   Ø   Ø    …kß ln2ß sequenceØ    Ø   Ø   Ø    …kß ln3ß sequenceØ    Ø   Ø   Ø    …kß lnß seqtabß ln0ß ln1ß ln2ß ln3 …pß	 Burst_Seqß seqtab …pß D_zdß std_logic_vectorØ#   bØ     …
)…ß Burst_Setup;…)…Bß LBONegIn¨1J…ß	 Burst_Seqß il …L…ß	 Burst_Seqß ln …*B …D …*;ß Burst_Setup …ß Behavior;ß BWDNInß BWCNInß BWBNInß BWANInß DatDInß DatCIn…ß DatBInß DatAInß CLKInß CKENInß	 AddressInß RIn…ß OENegInß ADVInß CE2Inß CE1NegInß CE2NegIn…!lß command_type(ß ds…"ß burst…#ß read…$ß write…% …(sß Tviol_BWDN_CLKß X01¨0 …)sß TD_BWDN_CLKß VitalTimingDataType …+sß Tviol_BWCN_CLKß X01¨0 …,sß TD_BWCN_CLKß VitalTimingDataType ….sß Tviol_BWBN_CLKß X01¨0 …/sß TD_BWBN_CLKß VitalTimingDataType …1sß Tviol_BWAN_CLKß X01¨0 …2sß TD_BWAN_CLKß VitalTimingDataType …4sß Tviol_CKENIn_CLKß X01¨0 …5sß TD_CKENIn_CLKß VitalTimingDataType …7sß Tviol_ADVIn_CLKß X01¨0 …8sß TD_ADVIn_CLKß VitalTimingDataType …:sß Tviol_CE1NegIn_CLKß X01¨0 …;sß TD_CE1NegIn_CLKß VitalTimingDataType …=sß Tviol_CE2NegIn_CLKß X01¨0 …>sß TD_CE2NegIn_CLKß VitalTimingDataType …@sß Tviol_CE2In_CLKß X01¨0 …Asß TD_CE2In_CLKß VitalTimingDataType …Csß Tviol_RIn_CLKß X01¨0 …Dsß
 TD_RIn_CLKß VitalTimingDataType …Fsß Tviol_DatDIn_CLKß X01¨0 …Gsß TD_DatDIn_CLKß VitalTimingDataType …Isß Tviol_DatCIn_CLKß X01¨0 …Jsß TD_DatCIn_CLKß VitalTimingDataType …Lsß Tviol_DatBIn_CLKß X01¨0 …Msß TD_DatBIn_CLKß VitalTimingDataType …Osß Tviol_DatAIn_CLKß X01¨0 …Psß TD_DatAIn_CLKß VitalTimingDataType …Rsß Tviol_AddressIn_CLKß X01¨0 …Ssß TD_AddressIn_CLKß VitalTimingDataType …Usß	 Pviol_CLKß X01¨0 …Vsß PD_CLKß VitalPeriodDataTypeß VitalPeriodDataInit …Ylß MemStore(gØ    aØ÷¸  .ß INTEGER…Z`Ø   aØˇ   …\sß MemDataAß MemStore …]sß MemDataBß MemStore …^sß MemDataCß MemStore …_sß MemDataDß MemStore …asß MemAddrß NATURAL`Ø    aØ÷¸   …bsß MemAddr1ß NATURAL`Ø    aØ÷¸   …csß	 startaddrß NATURAL`Ø    aØ÷¸   …esß	 Burst_Cntß NATURAL`Ø    aØ   Ø     …fsß memstartß NATURAL`Ø    aØ   Ø     …gsß offsetß INTEGER`Ø   aØ   Ø     …isß commandß command_type …ksß BWD1ß UX01 …lsß BWC1ß UX01 …msß BWB1ß UX01 …nsß BWA1ß UX01 …psß BWD2ß UX01 …qsß BWC2ß UX01 …rsß BWB2ß UX01 …ssß BWA2ß UX01 …usß wr1ß booleanß false …vsß wr2ß booleanß false …wsß wr3ß booleanß false …zsß	 Violationß X01¨0 …|sß OBuf1ß std_logic_vectorØ#   bØ    …}0¨Z …~sß OBuf2ß std_logic_vectorØ#   bØ    …0¨Z …Å)…ÜBß TimingChecksOnJ…àß VitalSetupHoldCheck…âß
 TestSignalß BWDNIn…äß TestSignalName≠   "BWD"…ãß	 RefSignalß CLKIn…åß RefSignalName≠   "CLK"…çß	 SetupHighß tsetup_BWANeg_CLK…éß SetupLowß tsetup_BWANeg_CLK…èß HoldHighß thold_BWANeg_CLK…êß HoldLowß thold_BWANeg_CLK…ëß CheckEnabledß CKENIn¨0…íß RefTransition¨/…ìß	 HeaderMsgß InstancePath!ß partID…îß
 TimingDataß TD_BWDN_CLK…ïß XOnß XOn…ñß MsgOnß MsgOn…óß	 Violationß Tviol_BWDN_CLK …ôß VitalSetupHoldCheck…öß
 TestSignalß BWCNIn…õß TestSignalName≠   "BWC"…úß	 RefSignalß CLKIn…ùß RefSignalName≠   "CLK"…ûß	 SetupHighß tsetup_BWANeg_CLK…üß SetupLowß tsetup_BWANeg_CLK…†ß HoldHighß thold_BWANeg_CLK…°ß HoldLowß thold_BWANeg_CLK…¢ß CheckEnabledß CKENIn¨0…£ß RefTransition¨/…§ß	 HeaderMsgß InstancePath!ß partID…•ß
 TimingDataß TD_BWCN_CLK…¶ß XOnß XOn…ßß MsgOnß MsgOn…®ß	 Violationß Tviol_BWCN_CLK …™ß VitalSetupHoldCheck…´ß
 TestSignalß BWBNIn…¨ß TestSignalName≠   "BWB"…≠ß	 RefSignalß CLKIn…Æß RefSignalName≠   "CLK"…Øß	 SetupHighß tsetup_BWANeg_CLK…∞ß SetupLowß tsetup_BWANeg_CLK…±ß HoldHighß thold_BWANeg_CLK…≤ß HoldLowß thold_BWANeg_CLK…≥ß CheckEnabledß CKENIn¨0…¥ß RefTransition¨/…µß	 HeaderMsgß InstancePath!ß partID…∂ß
 TimingDataß TD_BWBN_CLK…∑ß XOnß XOn…∏ß MsgOnß MsgOn…πß	 Violationß Tviol_BWBN_CLK …ªß VitalSetupHoldCheck…ºß
 TestSignalß BWANIn…Ωß TestSignalName≠   "BWA"…æß	 RefSignalß CLKIn…øß RefSignalName≠   "CLK"…¿ß	 SetupHighß tsetup_BWANeg_CLK…¡ß SetupLowß tsetup_BWANeg_CLK…¬ß HoldHighß thold_BWANeg_CLK…√ß HoldLowß thold_BWANeg_CLK…ƒß CheckEnabledß CKENIn¨0…≈ß RefTransition¨/…∆ß	 HeaderMsgß InstancePath!ß partID…«ß
 TimingDataß TD_BWAN_CLK…»ß XOnß XOn……ß MsgOnß MsgOn… ß	 Violationß Tviol_BWAN_CLK …Ãß VitalSetupHoldCheck…Õß
 TestSignalß CKENIn…Œß TestSignalName≠
   "CLKENNeg"…œß	 RefSignalß CLKIn…–ß RefSignalName≠   "CLK"…—ß	 SetupHighß tsetup_CLKENNeg_CLK…“ß SetupLowß tsetup_CLKENNeg_CLK…”ß HoldHighß thold_CLKENNeg_CLK…‘ß HoldLowß thold_CLKENNeg_CLK…’ß CheckEnabledß TRUE…÷ß RefTransition¨/…◊ß	 HeaderMsgß InstancePath!ß partID…ÿß
 TimingDataß TD_CKENIn_CLK…Ÿß XOnß XOn…⁄ß MsgOnß MsgOn…€ß	 Violationß Tviol_CKENIn_CLK …›ß VitalSetupHoldCheck…ﬁß
 TestSignalß ADVIn…ﬂß TestSignalName≠   "ADV"…‡ß	 RefSignalß CLKIn…·ß RefSignalName≠   "CLK"…‚ß	 SetupHighß tsetup_ADV_CLK…„ß SetupLowß tsetup_ADV_CLK…‰ß HoldHighß thold_ADV_CLK…Âß HoldLowß thold_ADV_CLK…Êß CheckEnabledß CKENIn¨0…Áß RefTransition¨/…Ëß	 HeaderMsgß InstancePath!ß partID…Èß
 TimingDataß TD_ADVIn_CLK…Íß XOnß XOn…Îß MsgOnß MsgOn…Ïß	 Violationß Tviol_ADVIn_CLK …Óß VitalSetupHoldCheck…Ôß
 TestSignalß CE1NegIn…ß TestSignalName≠   "CE1Neg"…Òß	 RefSignalß CLKIn…Úß RefSignalName≠   "CLK"…Ûß	 SetupHighß tsetup_CE2_CLK…Ùß SetupLowß tsetup_CE2_CLK…ıß HoldHighß thold_CE2_CLK…ˆß HoldLowß thold_CE2_CLK…˜ß CheckEnabledß CKENIn¨0…¯ß RefTransition¨/…˘ß	 HeaderMsgß InstancePath!ß partID…˙ß
 TimingDataß TD_CE1NegIn_CLK…˚ß XOnß XOn…¸ß MsgOnß MsgOn…˝ß	 Violationß Tviol_CE1NegIn_CLK  ˛  ß VitalSetupHoldCheck…ß
 TestSignalß CE2NegIn…ß TestSignalName≠   "CE2Neg"…ß	 RefSignalß CLKIn…ß RefSignalName≠   "CLK"…ß	 SetupHighß tsetup_CE2_CLK…ß SetupLowß tsetup_CE2_CLK…ß HoldHighß thold_CE2_CLK…ß HoldLowß thold_CE2_CLK…	ß CheckEnabledß CKENIn¨0…
ß RefTransition¨/…ß	 HeaderMsgß InstancePath!ß partID…ß
 TimingDataß TD_CE2NegIn_CLK…ß XOnß XOn…ß MsgOnß MsgOn…ß	 Violationß Tviol_CE2NegIn_CLK …ß VitalSetupHoldCheck…ß
 TestSignalß CE2In…ß TestSignalName≠   "CE2"…ß	 RefSignalß CLKIn…ß RefSignalName≠   "CLK"…ß	 SetupHighß tsetup_CE2_CLK…ß SetupLowß tsetup_CE2_CLK…ß HoldHighß thold_CE2_CLK…ß HoldLowß thold_CE2_CLK…ß CheckEnabledß CKENIn¨0…ß RefTransition¨/…ß	 HeaderMsgß InstancePath!ß partID…ß
 TimingDataß TD_CE2In_CLK…ß XOnß XOn…ß MsgOnß MsgOn… ß	 Violationß Tviol_CE2In_CLK …"ß VitalSetupHoldCheck…#ß
 TestSignalß RIn…$ß TestSignalName≠   "R"…%ß	 RefSignalß CLKIn…&ß RefSignalName≠   "CLK"…'ß	 SetupHighß tsetup_R_CLK…(ß SetupLowß tsetup_R_CLK…)ß HoldHighß thold_R_CLK…*ß HoldLowß thold_R_CLK…+ß CheckEnabledß CKENIn¨0…,ß RefTransition¨/…-ß	 HeaderMsgß InstancePath!ß partID….ß
 TimingDataß
 TD_RIn_CLK…/ß XOnß XOn…0ß MsgOnß MsgOn…1ß	 Violationß Tviol_RIn_CLK …3ß VitalSetupHoldCheck…4ß
 TestSignalß	 AddressIn…5ß TestSignalName≠	   "Address"…6ß	 RefSignalß CLKIn…7ß RefSignalName≠   "CLK"…8ß	 SetupHighß tsetup_A0_CLK…9ß SetupLowß tsetup_A0_CLK…:ß HoldHighß thold_A0_CLK…;ß HoldLowß thold_A0_CLK…<ß CheckEnabledß CKENIn¨0…=ß RefTransition¨/…>ß	 HeaderMsgß InstancePath!ß partID…?ß
 TimingDataß TD_AddressIn_CLK…@ß XOnß XOn…Aß MsgOnß MsgOn…Bß	 Violationß Tviol_AddressIn_CLK …Dß VitalSetupHoldCheck…Eß
 TestSignalß DatDIn…Fß TestSignalName≠   "DatD"…Gß	 RefSignalß CLKIn…Hß RefSignalName≠   "CLK"…Iß	 SetupHighß tsetup_DQA0_CLK…Jß SetupLowß tsetup_DQA0_CLK…Kß HoldHighß thold_DQA0_CLK…Lß HoldLowß thold_DQA0_CLK…Mß CheckEnabledß CKENIn¨0…Nß RefTransition¨/…Oß	 HeaderMsgß InstancePath!ß partID…Pß
 TimingDataß TD_DatDIn_CLK…Qß XOnß XOn…Rß MsgOnß MsgOn…Sß	 Violationß Tviol_DatDIn_CLK …Uß VitalSetupHoldCheck…Vß
 TestSignalß DatCIn…Wß TestSignalName≠   "DatC"…Xß	 RefSignalß CLKIn…Yß RefSignalName≠   "CLK"…Zß	 SetupHighß tsetup_DQA0_CLK…[ß SetupLowß tsetup_DQA0_CLK…\ß HoldHighß thold_DQA0_CLK…]ß HoldLowß thold_DQA0_CLK…^ß CheckEnabledß CKENIn¨0…_ß RefTransition¨/…`ß	 HeaderMsgß InstancePath!ß partID…aß
 TimingDataß TD_DatCIn_CLK…bß XOnß XOn…cß MsgOnß MsgOn…dß	 Violationß Tviol_DatCIn_CLK …fß VitalSetupHoldCheck…gß
 TestSignalß DatBIn…hß TestSignalName≠   "DatB"…iß	 RefSignalß CLKIn…jß RefSignalName≠   "CLK"…kß	 SetupHighß tsetup_DQA0_CLK…lß SetupLowß tsetup_DQA0_CLK…mß HoldHighß thold_DQA0_CLK…nß HoldLowß thold_DQA0_CLK…oß CheckEnabledß CKENIn¨0…pß RefTransition¨/…qß	 HeaderMsgß InstancePath!ß partID…rß
 TimingDataß TD_DatBIn_CLK…sß XOnß XOn…tß MsgOnß MsgOn…uß	 Violationß Tviol_DatBIn_CLK …wß VitalSetupHoldCheck…xß
 TestSignalß DatAIn…yß TestSignalName≠   "DatA"…zß	 RefSignalß CLKIn…{ß RefSignalName≠   "CLK"…|ß	 SetupHighß tsetup_DQA0_CLK…}ß SetupLowß tsetup_DQA0_CLK…~ß HoldHighß thold_DQA0_CLK…ß HoldLowß thold_DQA0_CLK…Äß CheckEnabledß CKENIn¨0…Åß RefTransition¨/…Çß	 HeaderMsgß InstancePath!ß partID…Éß
 TimingDataß TD_DatAIn_CLK…Ñß XOnß XOn…Öß MsgOnß MsgOn…Üß	 Violationß Tviol_DatAIn_CLK …àß VitalPeriodPulseCheck…âß
 TestSignalß CLKIn…äß TestSignalName≠   "CLK"…ãß Periodß tperiod_CLK_posedge…åß PulseWidthLowß tpw_CLK_negedge…çß PulseWidthHighß tpw_CLK_posedge…éß
 PeriodDataß PD_CLK…èß XOnß XOn…êß MsgOnß MsgOn…ëß	 Violationß	 Pviol_CLK…íß	 HeaderMsgß InstancePath!ß partID…ìß CheckEnabledß CKENIn¨0 …ïß	 Violationß	 Pviol_CLKXß Tviol_DatAIn_CLKXß Tviol_DatBIn_CLK…ñXß Tviol_DatCIn_CLKXß Tviol_DatDIn_CLKX…óß Tviol_AddressIn_CLKXß Tviol_RIn_CLKX…òß Tviol_CE2In_CLKXß Tviol_CE2NegIn_CLKX…ôß Tviol_CE1NegIn_CLKXß Tviol_ADVIn_CLKX…öß Tviol_CKENIn_CLKXß Tviol_BWAN_CLKX…õß Tviol_BWBN_CLKXß Tviol_BWCN_CLKX…úß Tviol_BWDN_CLK …üGß	 Violation¨0…†Hß InstancePath!ß partID!≠   ": simulation may be"!…°≠&   " inaccurate due to timing violations"…¢Iß SeverityMode …§*B …™Bß rising_edgeß CLKInWß CKENIn¨0J…´G_ß Is_Xß BWDNIn…¨Hß InstancePath!ß partID!≠   ": Unusable value for BWDN"…≠Iß SeverityMode …ÆG_ß Is_Xß BWCNIn…ØHß InstancePath!ß partID!≠   ": Unusable value for BWCN"…∞Iß SeverityMode …±G_ß Is_Xß BWBNIn…≤Hß InstancePath!ß partID!≠   ": Unusable value for BWBN"…≥Iß SeverityMode …¥G_ß Is_Xß BWANIn…µHß InstancePath!ß partID!≠   ": Unusable value for BWAN"…∂Iß SeverityMode …∑G_ß Is_Xß RIn…∏Hß InstancePath!ß partID!≠   ": Unusable value for R"…πIß SeverityMode …∫G_ß Is_Xß ADVIn…ªHß InstancePath!ß partID!≠   ": Unusable value for ADV"…ºIß SeverityMode …ΩG_ß Is_Xß CE2In…æHß InstancePath!ß partID!≠   ": Unusable value for CE2"…øIß SeverityMode …¿G_ß Is_Xß CE1NegIn…¡Hß InstancePath!ß partID!≠   ": Unusable value for CE1Neg"…¬Iß SeverityMode …√G_ß Is_Xß CE2NegIn…ƒHß InstancePath!ß partID!≠   ": Unusable value for CE2Neg"…≈Iß SeverityMode …»Bß ADVIn¨0Wß CE1NegIn¨1Xß CE2NegIn¨1X……ß CE2In¨0J… ß commandß ds …ÀKß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1W…Ãß ADVIn¨0J…ÕBß RIn¨1J…Œß commandß read …œL…–ß commandß write …—*B …“Kß ADVIn¨1Wß CE1NegIn¨0Wß CE2NegIn¨0W…”ß CE2In¨1J…‘ß commandß burst …’L…÷Gß false…◊Hß InstancePath!ß partID!≠   ": Could not decode "…ÿ!≠
   "command."…ŸIß SeverityMode …⁄*B …‹ß wr3ß wr2 …›ß wr2ß wr1 …ﬁß wr1ß false …‡Bß wr3J…·Bß BWA2¨0J…‚Bß	 Violation¨XJ…„ß MemDataAß MemAddr1Ø    …‰L…Âß MemDataAß MemAddr1ß to_natß DatAIn …Ê*B …Á*B …ËBß BWB2¨0J…ÈBß	 Violation¨XJ…Íß MemDataBß MemAddr1Ø    …ÎL…Ïß MemDataBß MemAddr1ß to_natß DatBIn …Ì*B …Ó*B …ÔBß BWC2¨0J…Bß	 Violation¨XJ…Òß MemDataCß MemAddr1Ø    …ÚL…Ûß MemDataCß MemAddr1ß to_natß DatCIn …Ù*B …ı*B …ˆBß BWD2¨0J…˜Bß	 Violation¨XJ…¯ß MemDataDß MemAddr1Ø    …˘L…˙ß MemDataDß MemAddr1ß to_natß DatDIn …˚*B …¸*B …˝*B  ˝  ß MemAddr1ß MemAddr …ß OBuf2ß OBuf1 …Nß state(…Pß desel…Nß command(…Pß ds…ß OBuf10¨Z …	Pß read…
ß stateß begin_rd …ß MemAddrß to_natß	 AddressIn …ß	 startaddrß MemAddr …ß memstartß to_natß	 AddressInØ   bØ     …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X … L…!ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …"*B …#Bß MemDataDß MemAddrØ   J…$ß OBuf1Ø#   bØ   0¨U …%Kß MemDataDß MemAddrØ   J…&ß OBuf1Ø#   bØ   0¨X …'L…(ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …)*B …*Pß write…+ß stateß begin_wr …,ß MemAddrß to_natß	 AddressIn …-ß	 startaddrß MemAddr ….ß memstartß to_natß	 AddressInØ   bØ     …/ß OBuf10¨Z …0ß BWA1ß BWANIn …1ß BWB1ß BWBNIn …2ß BWC1ß BWCNIn …3ß BWD1ß BWDNIn …4ß wr1ß TRUE …5Pß burst…6ß OBuf10¨Z …7*N …9Pß begin_rd…:ß	 Burst_CntØ     …;Nß command(…<Pß ds…=ß stateß desel …>ß OBuf10¨Z …?Pß read…@ß stateß begin_rd …Aß MemAddrß to_natß	 AddressIn …Bß	 startaddrß MemAddr …Cß memstartß to_natß	 AddressInØ   bØ     …DBß MemDataAß MemAddrØ   J…Eß OBuf1Ø   bØ    0¨U …FKß MemDataAß MemAddrØ   J…Gß OBuf1Ø   bØ    0¨X …HL…Iß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …J*B …KBß MemDataBß MemAddrØ   J…Lß OBuf1Ø   bØ	   0¨U …MKß MemDataBß MemAddrØ   J…Nß OBuf1Ø   bØ	   0¨X …OL…Pß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Q*B …RBß MemDataCß MemAddrØ   J…Sß OBuf1Ø   bØ   0¨U …TKß MemDataCß MemAddrØ   J…Uß OBuf1Ø   bØ   0¨X …VL…Wß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …X*B …YBß MemDataDß MemAddrØ   J…Zß OBuf1Ø#   bØ   0¨U …[Kß MemDataDß MemAddrØ   J…\ß OBuf1Ø#   bØ   0¨X …]L…^ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …_*B …`Pß write…aß stateß begin_wr …bß MemAddrß to_natß	 AddressIn …cß	 startaddrß MemAddr …dß memstartß to_natß	 AddressInØ   bØ     …eß OBuf10¨Z …fß BWA1ß BWANIn …gß BWB1ß BWBNIn …hß BWC1ß BWCNIn …iß BWD1ß BWDNIn …jß wr1ß TRUE …kPß burst…lß stateß burst_rd …mß	 Burst_Cntß	 Burst_CntØ    …nBß	 Burst_CntØ   J…oß	 Burst_CntØ     …p*B …qß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …rß MemAddrß	 startaddrß offset …sBß MemDataAß MemAddrØ   J…tß OBuf1Ø   bØ    0¨U …uKß MemDataAß MemAddrØ   J…vß OBuf1Ø   bØ    0¨X …wL…xß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …y*B …zBß MemDataBß MemAddrØ   J…{ß OBuf1Ø   bØ	   0¨U …|Kß MemDataBß MemAddrØ   J…}ß OBuf1Ø   bØ	   0¨X …~L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Ä*B …ÅBß MemDataCß MemAddrØ   J…Çß OBuf1Ø   bØ   0¨U …ÉKß MemDataCß MemAddrØ   J…Ñß OBuf1Ø   bØ   0¨X …ÖL…Üß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …á*B …àBß MemDataDß MemAddrØ   J…âß OBuf1Ø#   bØ   0¨U …äKß MemDataDß MemAddrØ   J…ãß OBuf1Ø#   bØ   0¨X …åL…çß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …é*B …è*N …ëPß begin_wr…íß BWA2ß BWA1 …ìß BWB2ß BWB1 …îß BWC2ß BWC1 …ïß BWD2ß BWD1 …ñß	 Burst_CntØ     …óNß command(…òPß ds…ôß stateß desel …öß OBuf10¨Z …õPß read…úß stateß begin_rd …ùß MemAddrß to_natß	 AddressIn …ûß	 startaddrß MemAddr …üß memstartß to_natß	 AddressInØ   bØ     …†Bß MemDataAß MemAddrØ   J…°ß OBuf1Ø   bØ    0¨U …¢Kß MemDataAß MemAddrØ   J…£ß OBuf1Ø   bØ    0¨X …§L…•ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …¶*B …ßBß MemDataBß MemAddrØ   J…®ß OBuf1Ø   bØ	   0¨U …©Kß MemDataBß MemAddrØ   J…™ß OBuf1Ø   bØ	   0¨X …´L…¨ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …≠*B …ÆBß MemDataCß MemAddrØ   J…Øß OBuf1Ø   bØ   0¨U …∞Kß MemDataCß MemAddrØ   J…±ß OBuf1Ø   bØ   0¨X …≤L…≥ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …¥*B …µBß MemDataDß MemAddrØ   J…∂ß OBuf1Ø#   bØ   0¨U …∑Kß MemDataDß MemAddrØ   J…∏ß OBuf1Ø#   bØ   0¨X …πL…∫ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …ª*B …ºPß write…Ωß stateß begin_wr …æß MemAddrß to_natß	 AddressIn …øß	 startaddrß MemAddr …¿ß OBuf10¨Z …¡ß BWA1ß BWANIn …¬ß BWB1ß BWBNIn …√ß BWC1ß BWCNIn …ƒß BWD1ß BWDNIn …≈ß wr1ß TRUE …∆Pß burst…«ß stateß burst_wr …»ß	 Burst_Cntß	 Burst_CntØ    ……Bß	 Burst_CntØ   J… ß	 Burst_CntØ     …À*B …Ãß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …Õß MemAddrß	 startaddrß offset …Œß BWA1ß BWANIn …œß BWB1ß BWBNIn …–ß BWC1ß BWCNIn …—ß BWD1ß BWDNIn …“ß wr1ß TRUE …”*N …’Pß burst_rd…÷Nß command(…◊Pß ds…ÿß stateß desel …Ÿß OBuf10¨Z …⁄Pß read…€ß stateß begin_rd …‹ß MemAddrß to_natß	 AddressIn …›ß	 startaddrß MemAddr …ﬁß memstartß to_natß	 AddressInØ   bØ     …ﬂBß MemDataAß MemAddrØ   J…‡ß OBuf1Ø   bØ    0¨U …·Kß MemDataAß MemAddrØ   J…‚ß OBuf1Ø   bØ    0¨X …„L…‰ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …Â*B …ÊBß MemDataBß MemAddrØ   J…Áß OBuf1Ø   bØ	   0¨U …ËKß MemDataBß MemAddrØ   J…Èß OBuf1Ø   bØ	   0¨X …ÍL…Îß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Ï*B …ÌBß MemDataCß MemAddrØ   J…Óß OBuf1Ø   bØ   0¨U …ÔKß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X …ÒL…Úß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …Û*B …ÙBß MemDataDß MemAddrØ   J…ıß OBuf1Ø#   bØ   0¨U …ˆKß MemDataDß MemAddrØ   J…˜ß OBuf1Ø#   bØ   0¨X …¯L…˘ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …˙*B …˚Pß write…¸ß stateß begin_wr …˝ß MemAddrß to_natß	 AddressIn …˛ß	 startaddrß MemAddr  ¸  ß memstartß to_natß	 AddressInØ   bØ     …ß OBuf10¨Z …ß BWA1ß BWANIn …ß BWB1ß BWBNIn …ß BWC1ß BWCNIn …ß BWD1ß BWDNIn …ß wr1ß TRUE …Pß burst…ß	 Burst_Cntß	 Burst_CntØ    …	Bß	 Burst_CntØ   J…
ß	 Burst_CntØ     …*B …ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …ß MemAddrß	 startaddrß offset …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X … L…!ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …"*B …#Bß MemDataDß MemAddrØ   J…$ß OBuf1Ø#   bØ   0¨U …%Kß MemDataDß MemAddrØ   J…&ß OBuf1Ø#   bØ   0¨X …'L…(ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …)*B …**N …,Pß burst_wr…-Nß command(….Pß ds…/ß stateß desel …0ß OBuf10¨Z …1Pß read…2ß stateß begin_rd …3ß MemAddrß to_natß	 AddressIn …4ß	 startaddrß MemAddr …5ß memstartß to_natß	 AddressInØ   bØ     …6Bß MemDataAß MemAddrØ   J…7ß OBuf1Ø   bØ    0¨U …8Kß MemDataAß MemAddrØ   J…9ß OBuf1Ø   bØ    0¨X …:L…;ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …<*B …=Bß MemDataBß MemAddrØ   J…>ß OBuf1Ø   bØ	   0¨U …?Kß MemDataBß MemAddrØ   J…@ß OBuf1Ø   bØ	   0¨X …AL…Bß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …C*B …DBß MemDataCß MemAddrØ   J…Eß OBuf1Ø   bØ   0¨U …FKß MemDataCß MemAddrØ   J…Gß OBuf1Ø   bØ   0¨X …HL…Iß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …J*B …KBß MemDataDß MemAddrØ   J…Lß OBuf1Ø#   bØ   0¨U …MKß MemDataDß MemAddrØ   J…Nß OBuf1Ø#   bØ   0¨X …OL…Pß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Q*B …RPß write…Sß stateß begin_wr …Tß MemAddrß to_natß	 AddressIn …Uß	 startaddrß MemAddr …Vß memstartß to_natß	 AddressInØ   bØ     …Wß OBuf10¨Z …Xß BWA1ß BWANIn …Yß BWB1ß BWBNIn …Zß BWC1ß BWCNIn …[ß BWD1ß BWDNIn …\ß wr1ß TRUE …]Pß burst…^ß	 Burst_Cntß	 Burst_CntØ    …_Bß	 Burst_CntØ   J…`ß	 Burst_CntØ     …a*B …bß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …cß MemAddrß	 startaddrß offset …dß BWA1ß BWANIn …eß BWB1ß BWBNIn …fß BWC1ß BWCNIn …gß BWD1ß BWDNIn …hß wr1ß TRUE …i*N …k*N …mBß OENegIn¨0J…nß D_zd0¨Zß OBuf2}Ø   ß ns …o*B …q*B …sBß OENegIn¨1J…tß D_zd0¨Z …uL…vß D_zdß OBuf2 …w*B …y*; …~ß
 DataOutBlk/ß iuØ#   bØ    A…ß DataOut_Delay;ß D_zdß i…Äsß D_GlitchDataß VitalGlitchDataArrayTypeØ   bØ     …Å)…Çß VitalPathDelay01Z…Éß	 OutSignalß DataOutß i…Ñß OutSignalName≠   "Data"…Öß OutTempß D_zdß i…Üß Modeß VitalTransport…áß
 GlitchDataß D_GlitchDataß i…àß Paths…âØ   ß InputChangeTimeß CLKInß
 LAST_EVENT…äß	 PathDelayß tpd_CLK_DQA0…ãß PathConditionß OENegIn¨0…åØ   ß InputChangeTimeß OENegInß
 LAST_EVENT…çß	 PathDelayß tpd_OENeg_DQA0…éß PathConditionß TRUE…è…ê …í*; …ì*A …ï*9 …ó*ß rtl ™
V 000072 60 7 1556616498742 ./src/idt71v3556.vhd*idt71v3556|21+rtl__opt
2I 000042 11 6216 1556616498606 idt71v3556
E idt71v3556 VHDL
L IEEE;STD;
U ieee.vital_timing;STD.STANDARD;ieee.std_logic_1164;
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G InstancePath STRING = DefaultInstancePath
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G MsgOn BOOLEAN = DefaultMsgOn
G XOn BOOLEAN = DefaultXon
G SeverityMode SEVERITY_LEVEL = WARNING
G TimingModel STRING = DefaultTimingModel
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
P ADV _in std_logic = 'U'
P R _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CLK _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
X idt71v3556
I 000042 11 4831 1556616498606 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1556616498606
160
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
tipd_A0 0 30 63 1 . 37
tipd_A1 1 30 165 1 . 38
tipd_A2 2 30 267 1 . 39
tipd_A3 3 30 369 1 . 40
tipd_A4 4 30 471 1 . 41
tipd_A5 5 30 573 1 . 42
tipd_A6 6 30 675 1 . 43
tipd_A7 7 30 777 1 . 44
tipd_A8 8 30 879 1 . 45
tipd_A9 9 30 981 1 . 46
tipd_A10 10 30 1083 1 . 47
tipd_A11 11 30 1188 1 . 48
tipd_A12 12 30 1293 1 . 49
tipd_A13 13 30 1398 1 . 50
tipd_A14 14 30 1503 1 . 51
tipd_A15 15 30 1608 1 . 52
tipd_A16 16 30 1713 1 . 53
tipd_DQA0 17 30 1818 1 . 54
tipd_DQA1 18 30 1923 1 . 55
tipd_DQA2 19 30 2028 1 . 56
tipd_DQA3 20 30 2133 1 . 57
tipd_DQA4 21 30 2238 1 . 58
tipd_DQA5 22 30 2343 1 . 59
tipd_DQA6 23 30 2448 1 . 60
tipd_DQA7 24 30 2553 1 . 61
tipd_DQA8 25 30 2658 1 . 62
tipd_DQB0 26 30 2763 1 . 63
tipd_DQB1 27 30 2868 1 . 64
tipd_DQB2 28 30 2973 1 . 65
tipd_DQB3 29 30 3078 1 . 66
tipd_DQB4 30 30 3183 1 . 67
tipd_DQB5 31 30 3288 1 . 68
tipd_DQB6 32 30 3393 1 . 69
tipd_DQB7 33 30 3498 1 . 70
tipd_DQB8 34 30 3603 1 . 71
tipd_DQC0 35 30 3708 1 . 72
tipd_DQC1 36 30 3813 1 . 73
tipd_DQC2 37 30 3918 1 . 74
tipd_DQC3 38 30 4023 1 . 75
tipd_DQC4 39 30 4128 1 . 76
tipd_DQC5 40 30 4233 1 . 77
tipd_DQC6 41 30 4338 1 . 78
tipd_DQC7 42 30 4443 1 . 79
tipd_DQC8 43 30 4548 1 . 80
tipd_DQD0 44 30 4653 1 . 81
tipd_DQD1 45 30 4758 1 . 82
tipd_DQD2 46 30 4863 1 . 83
tipd_DQD3 47 30 4968 1 . 84
tipd_DQD4 48 30 5073 1 . 85
tipd_DQD5 49 30 5178 1 . 86
tipd_DQD6 50 30 5283 1 . 87
tipd_DQD7 51 30 5388 1 . 88
tipd_DQD8 52 30 5493 1 . 89
tipd_ADV 53 30 5598 1 . 90
tipd_R 54 30 5703 1 . 91
tipd_CLKENNeg 55 30 5808 1 . 92
tipd_BWDNeg 56 30 5913 1 . 93
tipd_BWCNeg 57 30 6018 1 . 94
tipd_BWBNeg 58 30 6123 1 . 95
tipd_BWANeg 59 30 6228 1 . 96
tipd_CE1Neg 60 30 6333 1 . 97
tipd_CE2Neg 61 30 6438 1 . 98
tipd_CE2 62 30 6543 1 . 99
tipd_CLK 63 30 6648 1 . 100
tipd_LBONeg 64 30 6753 1 . 101
tipd_OENeg 65 30 6858 1 . 102
tpd_CLK_DQA0 66 30 6963 1 . 104
tpd_OENeg_DQA0 67 30 7060 1 . 105
tpw_CLK_posedge 68 30 7157 1 . 107
tpw_CLK_negedge 69 30 7275 1 . 108
tperiod_CLK_posedge 70 30 7393 1 . 110
tsetup_CLKENNeg_CLK 71 30 7511 1 . 112
tsetup_A0_CLK 72 30 7629 1 . 113
tsetup_DQA0_CLK 73 30 7747 1 . 114
tsetup_R_CLK 74 30 7865 1 . 115
tsetup_ADV_CLK 75 30 7983 1 . 116
tsetup_CE2_CLK 76 30 8101 1 . 117
tsetup_BWANeg_CLK 77 30 8219 1 . 118
thold_CLKENNeg_CLK 78 30 8337 1 . 120
thold_A0_CLK 79 30 8455 1 . 121
thold_DQA0_CLK 80 30 8573 1 . 122
thold_R_CLK 81 30 8691 1 . 123
thold_ADV_CLK 82 30 8809 1 . 124
thold_CE2_CLK 83 30 8927 1 . 125
thold_BWANeg_CLK 84 30 9045 1 . 126
~STRING~12 85 5 9162 1 . 128
InstancePath 86 30 9276 1 . 128
TimingChecksOn 87 30 9382 1 . 129
MsgOn 88 30 9475 1 . 130
XOn 89 30 9569 1 . 131
SeverityMode 90 30 9662 1 . 132
~STRING~121 91 5 9741 1 . 134
TimingModel 92 30 9855 1 . 134
A0 93 29 9961 1 . 137
A1 94 29 10070 1 . 138
A2 95 29 10179 1 . 139
A3 96 29 10288 1 . 140
A4 97 29 10397 1 . 141
A5 98 29 10506 1 . 142
A6 99 29 10615 1 . 143
A7 100 29 10724 1 . 144
A8 101 29 10834 1 . 145
A9 102 29 10944 1 . 146
A10 103 29 11054 1 . 147
A11 104 29 11166 1 . 148
A12 105 29 11278 1 . 149
A13 106 29 11390 1 . 150
A14 107 29 11502 1 . 151
A15 108 29 11614 1 . 152
A16 109 29 11726 1 . 153
DQA0 110 29 11838 1 . 154
DQA1 111 29 11950 1 . 155
DQA2 112 29 12062 1 . 156
DQA3 113 29 12174 1 . 157
DQA4 114 29 12286 1 . 158
DQA5 115 29 12398 1 . 159
DQA6 116 29 12510 1 . 160
DQA7 117 29 12622 1 . 161
DQA8 118 29 12734 1 . 162
DQB0 119 29 12846 1 . 163
DQB1 120 29 12958 1 . 164
DQB2 121 29 13070 1 . 165
DQB3 122 29 13182 1 . 166
DQB4 123 29 13294 1 . 167
DQB5 124 29 13406 1 . 168
DQB6 125 29 13518 1 . 169
DQB7 126 29 13630 1 . 170
DQB8 127 29 13742 1 . 171
DQC0 128 29 13854 1 . 172
DQC1 129 29 13966 1 . 173
DQC2 130 29 14078 1 . 174
DQC3 131 29 14190 1 . 175
DQC4 132 29 14302 1 . 176
DQC5 133 29 14414 1 . 177
DQC6 134 29 14526 1 . 178
DQC7 135 29 14638 1 . 179
DQC8 136 29 14750 1 . 180
DQD0 137 29 14862 1 . 181
DQD1 138 29 14974 1 . 182
DQD2 139 29 15086 1 . 183
DQD3 140 29 15198 1 . 184
DQD4 141 29 15310 1 . 185
DQD5 142 29 15422 1 . 186
DQD6 143 29 15534 1 . 187
DQD7 144 29 15646 1 . 188
DQD8 145 29 15758 1 . 189
ADV 146 29 15870 1 . 190
R 147 29 15982 1 . 191
CLKENNeg 148 29 16094 1 . 192
BWDNeg 149 29 16206 1 . 193
BWCNeg 150 29 16318 1 . 194
BWBNeg 151 29 16430 1 . 195
BWANeg 152 29 16542 1 . 196
CE1Neg 153 29 16654 1 . 197
CE2Neg 154 29 16766 1 . 198
CE2 155 29 16878 1 . 199
CLK 156 29 16990 1 . 200
LBONeg 157 29 17102 1 . 201
OENeg 158 29 17214 1 . 202
VITAL_LEVEL0 159 11 17326 1 . 204
#SPECIFICATION 
159
#END
I 000031 54 17450 0 idt71v3556
12
1
12
00000034
1
./src/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 4 4
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 5 5
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 6 6
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 7 7
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 8 8
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 9 9
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 10 10
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 11 11
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 12 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 13 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 14 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 66
66
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 67 67
67
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 68 68
68
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 69 69
69
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 70 70
70
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 71 71
71
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 72 72
72
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 73 73
73
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 74 74
74
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 75 75
75
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 76 76
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 77 77
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 78 78
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 79 79
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 80 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 81 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 82 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 83 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 84 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
5
513
5
12 ~ ~ 85 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 86 85
85
1
12 ~ ~ 85 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 87 86
86
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
30
1
30
12 ~ ~ 88 87
87
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 89 88
88
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
30
1
30
12 ~ ~ 90 89
89
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
5
513
5
12 ~ ~ 91 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 92 90
90
1
12 ~ ~ 91 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
V 000044 52 6458          1556616498849 rtl
50______
58
RTL
4
14
std
.
.
1
1
18
top
1
18
13 ~ ~ 0 0
47
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 1 0
50
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
51
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 3 0
52
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 4 0
53
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 5 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 6 0
60
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 7 0
63
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 8 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 15 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 16 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 17 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
17
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 16 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 17 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 24 0
63
2
67
0
1
13 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 25 1
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 26 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 27 0
64
3
67
0
1
13 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
65
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 30 0
65
4
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 31 0
66
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 32 0
67
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 33 3
68
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 34 0
68
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 35 0
68
7
67
0
1
13 ~ ~ 33 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 36 4
72
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 37 0
72
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 38 0
72
8
68
0
1
13 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 39 5
73
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 40 0
73
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 41 0
73
9
69
0
1
13 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 42 0
74
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 43 0
75
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 44 6
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 45 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 45 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 4 0
0
0
0
1
13 ~ ~ 15 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 46 0
76
12
68
0
1
13 ~ ~ 44 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
clkm
1
3
13 ~ ~ 47 0
80
13
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 49 0
84
0
1
TOP_T
1
114
1
top
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000058 60 1165 1556616498846 ./src/main.vhd*main|21+RTL
Ver. 1.01
     …*8ß RTL.ß main(…/iß top…1+…2ß FLOWTHROUGHß integerØ     …3ß ASIZEß integerØ    …4ß DSIZEß integerØ    …5ß BWSIZEß integerØ   …6 …8,…:ß clkuß	 std_logic …<ß RESET_Nuß	 std_logic …?ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …@ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …Aß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Bß RD_WR_Nuß	 std_logic …Cß ADDR_ADV_LD_Nuß	 std_logic …Dß DMuß std_logic_vectorß BWSIZEØ   bØ     …Hß SAvß std_logic_vectorß ASIZEØ   bØ     …Iß DQwß std_logic_vectorß DSIZEØ   bØ     …Jß RW_Nvß	 std_logic …Kß ADV_LD_Nvß	 std_logic …Lß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …M …N*i …Ppß clkmß	 std_logic …R)…Sß clkmß clk …Tß TOP_Tß top…U+6…Vß FLOWTHROUGHß FLOWTHROUGH…Wß ASIZEß ASIZE…Xß DSIZEß DSIZE…Yß BWSIZEß BWSIZE…Z…[,6…\ß clkß clkm…]ß RESET_Nß RESET_N…`ß ADDRß ADDR…aß DATA_INß DATA_IN…bß DATA_OUTß DATA_OUT…cß RD_WR_Nß RD_WR_N…dß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…eß DMß DM…iß SAß SA…jß DQß DQ…kß RW_Nß RW_N…lß ADV_LD_Nß ADV_LD_N…mß BW_Nß BW_N…n …o* ™
V 000060 60 7 1556616498846 ./src/main.vhd*main|21+RTL__opt
2V 000044 52 2168          1556616498909 rtl
23______
58
RTL
3
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
79
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
rw_n_pipe
1
3
13 ~ ~ 2 0
79
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~INTEGER~range~1~downto~0~13
521
5
13 ~ ~ 3 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 4 1
81
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ pipe_delay 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
54
0
2
0
0
8
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
55
0
2
0
0
14
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 15 0
0
-1
55
0
2
0
0
17
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 18 0
0
-1
56
0
2
0
0
20
0
1
15 STD STANDARD 77 6
1
1
4
my_array
1
4
13 ~ ~ 21 2
81
7
5
1
5
0
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
13 ~ ~ 4 1
11
3584 0
0
1
3
data_in_pipe
1
3
13 ~ ~ 22 1
83
9
1
13 ~ ~ 21 2
1
0
0
0
0
0
V 000070 60 3284 1556616498906 ./src/pipe_delay.vhd*pipe_delay|21+RTL
Ver. 1.01
     …L8ß RTL.ß
 pipe_delay(…Opß	 rw_n_pipeß std_logic_vectorØ   bØ     …Qlß my_array(gØ   bØ    .ß std_logic_vectorß DSIZEØ   bØ     …Spß data_in_pipeß my_array …V)…Xß delay_data_inß data_in_pipeØ   ß FLOWTHROUGH …[;ß	 rw_n_pipeØ    ß	 rw_n_pipeØ   ß	 rw_n_pipeØ   …\)…^ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …_ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …`ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …aß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …bß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …cß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …dß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …eß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …fß
 delay_rw_nß DSIZEØ	   ß	 rw_n_pipeØ   ß FLOWTHROUGH …gß
 delay_rw_nß DSIZEØ
   ß	 rw_n_pipeØ   ß FLOWTHROUGH …hß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …iß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …jß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …kß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …lß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …mß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …nß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …oß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …pß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …qß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …rß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …sß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …tß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …uß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …vß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …wß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …xß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …yß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …zß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …{ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …|ß
 delay_rw_nß DSIZEØ   ß	 rw_n_pipeØ   ß FLOWTHROUGH …}ß
 delay_rw_nß DSIZEØ    ß	 rw_n_pipeØ   ß FLOWTHROUGH …~ß
 delay_rw_nß DSIZEØ!   ß	 rw_n_pipeØ   ß FLOWTHROUGH …ß
 delay_rw_nß DSIZEØ"   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Äß
 delay_rw_nß DSIZEØ#   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Åß
 delay_rw_nß DSIZEØ$   ß	 rw_n_pipeØ   ß FLOWTHROUGH …Ö*; …â;ß clkß reset…ä)…ãBß reset¨1J…åß	 rw_n_pipe0¨0 …çß data_in_pipeØ    0¨0 …éß data_in_pipeØ   0¨0 …èKß rising_edgeß clkJ…êBß clk¨1J…ëß	 rw_n_pipeØ    ß lb_rw_n …íß	 rw_n_pipeØ   bØ   ß	 rw_n_pipeØ   bØ     …îß data_in_pipeØ    ß
 lb_data_in …ïß data_in_pipeØ   ß data_in_pipeØ     …ñ*B …ó*B …ò*; …õ;ß clkß reset…ú)…ùBß reset¨1J…ûß lb_data_out0¨0 …üKß rising_edgeß clkJ…†Bß	 rw_n_pipeØ   ß FLOWTHROUGH¨1J…°ß lb_data_outß ram_data_out …¢*B …£*B …§*; …©*ß RTL ™
V 000072 60 7 1556616498906 ./src/pipe_delay.vhd*pipe_delay|21+RTL__opt
2V 000062 60 820 1556616498955 ./src/pipe_stage.vhd*pipe_stage
Ver. 1.01
     …*&ß ieee …+'ß ieee	ß std_logic_1164	1 ….2ß
 pipe_stage(…0+…1ß DSIZEß integerØ    …2ß ASIZEß integerØ$    …3ß BWSIZEß integerØ   …4 …6,…7ß clkuß	 std_logic …:ß resetuß	 std_logic …<ß addruß std_logic_vectorß ASIZEØ   bØ     …=ß data_inuß std_logic_vectorß DSIZEØ   bØ     …>ß data_outuß std_logic_vectorß DSIZEØ   bØ     …?ß rd_wr_nuß	 std_logic …@ß addr_adv_ld_nuß	 std_logic …Aß dmuß std_logic_vectorß BWSIZEØ   bØ     …Cß addr_regvß std_logic_vectorß ASIZEØ   bØ     …Dß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …Eß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …Fß rd_wr_n_regvß	 std_logic …Gß addr_adv_ld_n_regvß	 std_logic …Hß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …I …J*ß
 pipe_stage ™
V 000065 60 7 1556616498955 ./src/pipe_stage.vhd*pipe_stage__opt
2I 000044 52 38            1556616498994 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000069 60 425 1556616498991 ./src/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
     …N8ß RTL.ß
 pipe_stage(…P)…T;ß clkß reset…U)…VBß reset¨1J…Wß addr_reg0¨0 …Xß data_in_reg0¨0 …Yß data_out_reg0¨0 …Zß rd_wr_n_reg¨0 …[ß addr_adv_ld_n_reg¨0 …\ß dm_reg0¨0 …]*B …^Bß clk¨1J…_ß addr_regß addr …`ß data_in_regß data_in …aß data_out_regß data_out …bß rd_wr_n_regß rd_wr_n …cß addr_adv_ld_n_regß addr_adv_ld_n …dß dm_regß dm …e*B …g*; …j*ß RTL ™
V 000072 60 7 1556616498991 ./src/pipe_stage.vhd*pipe_stage|21+RTL__opt
2I 000041 11 646 1556616498956 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G DSIZE INTEGER = 17
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P rd_wr_n _in std_logic
P addr_adv_ld_n _in std_logic
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P rd_wr_n_reg _out std_logic
P addr_adv_ld_n_reg _out std_logic
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
I 000042 11 1600 1556616498956 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1556616498956
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
DSIZE 0 30 61 1 . 49
ASIZE 1 30 138 1 . 50
BWSIZE 2 30 215 1 . 51
clk 3 29 291 1 . 55
reset 4 29 381 1 . 58
~std_logic_vector{{ASIZE-1}~downto~0}~12 5 5 470 1 . 60
~NATURAL~range~{ASIZE-1}~downto~0~12 6 5 750 1 . 60
"-" 10 10 1004 0 . 0
~ANONYMOUS 11 24 1073 0 . 0
~ANONYMOUS 12 24 1126 0 . 0
addr 22 29 1181 1 . 60
~std_logic_vector{{DSIZE-1}~downto~0}~12 23 5 1255 1 . 61
~NATURAL~range~{DSIZE-1}~downto~0~12 24 5 1537 1 . 61
data_in 25 29 1792 1 . 61
~std_logic_vector{{DSIZE-1}~downto~0}~122 26 5 1867 1 . 62
~NATURAL~range~{DSIZE-1}~downto~0~121 27 5 2149 1 . 62
data_out 28 29 2404 1 . 62
rd_wr_n 29 29 2480 1 . 63
addr_adv_ld_n 30 29 2571 1 . 64
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2661 1 . 65
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2943 1 . 65
dm 33 29 3198 1 . 65
~std_logic_vector{{ASIZE-1}~downto~0}~124 34 5 3273 1 . 67
~NATURAL~range~{ASIZE-1}~downto~0~123 35 5 3555 1 . 67
addr_reg 36 29 3810 1 . 67
~std_logic_vector{{DSIZE-1}~downto~0}~126 37 5 3885 1 . 68
~NATURAL~range~{DSIZE-1}~downto~0~125 38 5 4167 1 . 68
data_in_reg 39 29 4422 1 . 68
~std_logic_vector{{DSIZE-1}~downto~0}~128 40 5 4497 1 . 69
~NATURAL~range~{DSIZE-1}~downto~0~127 41 5 4779 1 . 69
data_out_reg 42 29 5034 1 . 69
rd_wr_n_reg 43 29 5112 1 . 70
addr_adv_ld_n_reg 44 29 5205 1 . 71
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5297 1 . 72
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5579 1 . 72
dm_reg 47 29 5834 1 . 72
#SPECIFICATION 
#END
I 000030 54 5909 0 pipe_stage
12
1
12
00000046
1
./src/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 10 0
0
54
0
2
0
0
12
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 22 2
2
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 3
3
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 4
4
67
0
1
12 ~ ~ 26 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 29 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 34 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 8
8
68
0
1
12 ~ ~ 34 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 9
9
68
0
1
12 ~ ~ 37 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 10
10
68
0
1
12 ~ ~ 40 6
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 43 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 10 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
I 000044 52 8625          1556616499112 syn
141_____
58
SYN
0
14
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
55
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 2 0
55
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire1
1
3
13 ~ ~ 3 1
56
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 4 2
57
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 5 1
58
1
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 6 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 6 0
58
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 7 3
58
6
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 8 2
59
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~131
521
5
13 ~ ~ 9 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 10 4
59
7
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire4
1
3
13 ~ ~ 11 5
60
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 12 6
61
9
1
13 ~ ~ 5 1
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire5
1
3
13 ~ ~ 13 7
62
10
1
13 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 14 8
63
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 15 3
64
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 16 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 17 9
64
12
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 18 4
65
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 19 0
65
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 20 10
65
13
1
13 ~ ~ 18 4
0
15 ieee std_logic_1164 5 3
0
0
1
18
altpll
1
18
13 ~ ~ 21 0
69
0
1
5
~STRING~13
-15871
5
13 ~ ~ 22 5
71
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 23 0
71
0
1
13 ~ ~ 22 5
0
15 STD STANDARD 90 10
2
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 24 0
72
1
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~132
-15871
5
13 ~ ~ 25 6
73
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 26 0
73
2
1
13 ~ ~ 25 6
0
15 STD STANDARD 90 10
2
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 27 0
74
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
lock_low
16385
30
13 ~ ~ 28 0
75
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 29 0
76
5
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 30 0
77
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~133
-15871
5
13 ~ ~ 31 7
78
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 32 0
78
7
1
13 ~ ~ 31 7
0
15 STD STANDARD 90 10
2
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 33 0
79
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~134
-15871
5
13 ~ ~ 34 8
80
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 35 0
80
9
1
13 ~ ~ 34 8
0
15 STD STANDARD 90 10
2
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 36 0
81
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~135
-15871
5
13 ~ ~ 37 9
82
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 38 0
82
11
1
13 ~ ~ 37 9
0
15 STD STANDARD 90 10
2
0
1
30
spread_frequency
16385
30
13 ~ ~ 39 0
83
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~136
-15871
5
13 ~ ~ 40 10
84
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 41 0
84
13
1
13 ~ ~ 40 10
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~137
-15871
5
13 ~ ~ 42 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 43 0
85
14
1
13 ~ ~ 42 11
0
15 STD STANDARD 90 10
2
0
1
30
lock_high
16385
30
13 ~ ~ 44 0
86
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
2
0
1
5
~STRING~138
-15871
5
13 ~ ~ 45 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 46 0
87
16
1
13 ~ ~ 45 12
0
15 STD STANDARD 90 10
2
0
1
5
~STRING~139
-15871
5
13 ~ ~ 47 13
88
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 48 0
88
17
1
13 ~ ~ 47 13
0
15 STD STANDARD 90 10
2
0
1
5
~std_logic_vector{5~downto~0}~1311
16897
5
13 ~ ~ 49 14
91
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1310
521
5
13 ~ ~ 50 0
91
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 51 11
91
0
67
0
1
13 ~ ~ 49 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~1313
16897
5
13 ~ ~ 52 15
92
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1312
521
5
13 ~ ~ 53 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 54 11
92
1
67
0
1
13 ~ ~ 52 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{3~downto~0}~1315
16897
5
13 ~ ~ 55 16
93
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1314
521
5
13 ~ ~ 56 0
93
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 57 11
93
2
67
0
1
13 ~ ~ 55 16
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 58 11
94
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~1317
16897
5
13 ~ ~ 59 17
95
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 60 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~1316
521
5
13 ~ ~ 60 0
95
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 61 11
95
4
68
0
1
13 ~ ~ 59 17
0
15 ieee std_logic_1164 5 3
0
0
18
5
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 140 0
112
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 21 0
0
0
0
0
1
0
0
V 000058 60 2688 1556616499109 ./src/PLL1.vhd*pll1|21+SYN
Ver. 1.01
     …58ß SYN.ß pll1(…7pß	 sub_wire0ß STD_LOGIC_VECTORØ   bØ     …8pß	 sub_wire1ß	 STD_LOGIC …9pß	 sub_wire2ß	 STD_LOGIC …:pß sub_wire3_bvß
 BIT_VECTORØ    bØ     …;pß	 sub_wire3ß STD_LOGIC_VECTORØ    bØ     …<pß	 sub_wire4ß STD_LOGIC_VECTORØ   bØ     …=pß sub_wire5_bvß
 BIT_VECTORØ    bØ     …>pß	 sub_wire5ß STD_LOGIC_VECTORØ    bØ     …?pß	 sub_wire6ß	 STD_LOGIC …@pß	 sub_wire7ß STD_LOGIC_VECTORØ   bØ     …Apß	 sub_wire8ß STD_LOGIC_VECTORØ   bØ     …Eiß altpll…F+…Gß bandwidth_typeß STRING …Hß clk0_duty_cycleß NATURAL …Iß lpm_typeß STRING …Jß clk0_multiply_byß NATURAL …Kß lock_lowß NATURAL …Lß invalid_lock_multiplierß NATURAL …Mß inclk0_input_frequencyß NATURAL …Nß gate_lock_signalß STRING …Oß clk0_divide_byß NATURAL …Pß pll_typeß STRING …Qß valid_lock_multiplierß NATURAL …Rß clk0_time_delayß STRING …Sß spread_frequencyß NATURAL …Tß intended_device_familyß STRING …Uß operation_modeß STRING …Vß	 lock_highß NATURAL …Wß compensate_clockß STRING …Xß clk0_phase_shiftß STRING…Y …Z,…[ß clkenauß STD_LOGIC_VECTORØ   bØ     …\ß inclkuß STD_LOGIC_VECTORØ   bØ     …]ß	 extclkenauß STD_LOGIC_VECTORØ   bØ     …^ß lockedvß	 STD_LOGIC …_ß clkvß STD_LOGIC_VECTORØ   bØ    …` …a*i …c)…dß sub_wire3_bvØ    bØ    ≠   "0" …eß	 sub_wire3ß To_stdlogicvectorß sub_wire3_bv …fß sub_wire5_bvØ    bØ    ≠   "0" …gß	 sub_wire5_ß To_stdlogicvectorß sub_wire5_bv …hß	 sub_wire1ß	 sub_wire0Ø     …iß c0ß	 sub_wire1 …jß lockedß	 sub_wire2 …kß	 sub_wire4ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire5Ø    bØ     …lß	 sub_wire6ß inclk0 …mß	 sub_wire7ß	 sub_wire3Ø    bØ    !ß	 sub_wire6 …nß	 sub_wire8ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ     …pß altpll_componentß altpll…q+6…rß bandwidth_type≠   "AUTO"…sß clk0_duty_cycleØ2   …tß lpm_type≠   "altpll"…uß clk0_multiply_byØ   …vß lock_lowØ   …wß invalid_lock_multiplierØ   …xß inclk0_input_frequencyØ_v  …yß gate_lock_signal≠   "NO"…zß clk0_divide_byØ   …{ß pll_type≠
   "ENHANCED"…|ß valid_lock_multiplierØ   …}ß clk0_time_delay≠   "0"…~ß spread_frequencyØ    …ß intended_device_family≠	   "Stratix"…Äß operation_mode≠   "NORMAL"…Åß	 lock_highØ   …Çß compensate_clock≠   "CLK0"…Éß clk0_phase_shift≠   "300"…Ñ…Ö,6…Üß clkenaß	 sub_wire4…áß inclkß	 sub_wire7…àß	 extclkenaß	 sub_wire8…âß clkß	 sub_wire0…äß lockedß	 sub_wire2…ã …è*ß SYN ™
V 000060 60 7 1556616499109 ./src/PLL1.vhd*pll1|21+SYN__opt
2V 000048 60 873 1556616499143 ./src/top.vhd*top
Ver. 1.01
     …&ß IEEE 'ß IEEE	ß std_logic_1164	1 …'ß IEEE	ß VITAL_timing	1 …'ß IEEE	ß VITAL_primitives	1 …&ß work …'ß work	ß	 gen_utils	1 …'ß work	ß conversions	1 …	2ß top(…+…ß FLOWTHROUGHß integerØ     …ß ASIZEß integerØ    …ß DSIZEß integerØ$    …ß BWSIZEß integerØ   … …,…ß clkuß	 std_logic …ß RESET_Nuß	 std_logic …ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …ß RD_WR_Nuß	 std_logic …ß ADDR_ADV_LD_Nuß	 std_logic …ß DMuß std_logic_vectorß BWSIZEØ   bØ     …"ß SAvß std_logic_vectorß ASIZEØ   bØ     …#ß DQwß std_logic_vectorß DSIZEØ   bØ     …$ß RW_Nvß	 std_logic …%ß ADV_LD_Nvß	 std_logic …&ß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …' …(*ß top ™
V 000051 60 7 1556616499143 ./src/top.vhd*top__opt
2I 000044 52 23113         1556616499218 rtl
189_____
58
RTL
4
20
std
.
.
1
1
18
PLL1
1
18
13 ~ ~ 0 0
51
0
1
29
inclk0
16385
29
13 ~ ~ 1 0
54
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c0
16385
29
13 ~ ~ 2 0
56
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 3 0
57
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 4 0
61
1
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 5 0
64
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 6 0
65
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 7 0
66
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 8 0
67
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 9 0
72
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 10 0
73
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 11 0
76
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 12 0
76
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 19 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 20 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 21 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
21
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 20 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 21 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 28 0
76
2
67
0
1
13 ~ ~ 11 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 29 1
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 30 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 31 0
77
3
67
0
1
13 ~ ~ 29 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 32 2
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 33 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 34 0
78
4
68
0
1
13 ~ ~ 32 2
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 35 0
79
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 36 0
80
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 37 3
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 38 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 39 0
81
7
67
0
1
13 ~ ~ 37 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 40 4
85
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 41 0
85
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 6 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 42 0
85
8
68
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
86
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
86
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 7 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 45 0
86
9
69
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 46 0
87
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 47 0
88
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 48 6
89
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 49 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1315
521
5
13 ~ ~ 49 0
89
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 8 0
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 50 0
89
12
68
0
1
13 ~ ~ 48 6
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
18
idt71v3556
1
18
13 ~ ~ 51 0
93
2
1
30
tipd_A0
16385
30
13 ~ ~ 52 0
95
0
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 53 0
96
1
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 54 0
97
2
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 55 0
98
3
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 56 0
99
4
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 57 0
100
5
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 58 0
101
6
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 59 0
102
7
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 60 0
103
8
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 61 0
104
9
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 62 0
105
10
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 63 0
106
11
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 64 0
107
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 65 0
108
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 66 0
109
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 67 0
110
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A16
16385
30
13 ~ ~ 68 0
111
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 69 0
112
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 70 0
113
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 71 0
114
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 72 0
115
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 73 0
116
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 74 0
117
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 75 0
118
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 76 0
119
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA8
16385
30
13 ~ ~ 77 0
120
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 78 0
121
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 79 0
122
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 80 0
123
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 81 0
124
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 82 0
125
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 83 0
126
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 84 0
127
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 85 0
128
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB8
16385
30
13 ~ ~ 86 0
129
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 87 0
130
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 88 0
131
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 89 0
132
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 90 0
133
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 91 0
134
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 92 0
135
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 93 0
136
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 94 0
137
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC8
16385
30
13 ~ ~ 95 0
138
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 96 0
139
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 97 0
140
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 98 0
141
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 99 0
142
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 100 0
143
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 101 0
144
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 102 0
145
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 103 0
146
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD8
16385
30
13 ~ ~ 104 0
147
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
29
A0
16385
29
13 ~ ~ 105 0
167
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 106 0
168
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 107 0
169
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 108 0
170
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 109 0
171
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 110 0
172
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 111 0
173
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 112 0
174
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 113 0
175
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 114 0
176
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 115 0
177
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 116 0
178
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 117 0
179
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 118 0
180
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 119 0
181
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 120 0
182
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A16
16385
29
13 ~ ~ 121 0
183
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 122 0
184
17
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 123 0
185
18
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 124 0
186
19
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 125 0
187
20
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 126 0
188
21
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 127 0
189
22
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 128 0
190
23
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 129 0
191
24
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA8
16385
29
13 ~ ~ 130 0
192
25
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 131 0
193
26
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 132 0
194
27
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 133 0
195
28
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 134 0
196
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 135 0
197
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 136 0
198
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 137 0
199
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 138 0
200
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB8
16385
29
13 ~ ~ 139 0
201
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 140 0
202
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 141 0
203
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 142 0
204
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 143 0
205
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 144 0
206
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 145 0
207
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 146 0
208
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 147 0
209
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC8
16385
29
13 ~ ~ 148 0
210
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 149 0
211
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 150 0
212
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 151 0
213
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 152 0
214
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 153 0
215
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 154 0
216
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 155 0
217
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 156 0
218
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD8
16385
29
13 ~ ~ 157 0
219
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 158 0
220
53
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 159 0
221
54
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 160 0
222
55
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 161 0
223
56
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 162 0
224
57
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 163 0
225
58
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 164 0
226
59
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 165 0
227
60
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 166 0
228
61
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 167 0
229
62
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
clk
16385
29
13 ~ ~ 168 0
230
63
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 169 0
231
64
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 170 0
232
65
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
53
66
1
3
PLL_clk
1
3
13 ~ ~ 171 0
237
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 172 1
237
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1318
513
5
13 ~ ~ 173 7
238
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 174 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1317
521
5
13 ~ ~ 174 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 175 2
238
15
1
13 ~ ~ 173 7
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 37 8
0
0
0
1
3
clkzbt
1
3
13 ~ ~ 176 3
239
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
adv_ld_n_m
1
3
13 ~ ~ 177 4
240
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 178 5
241
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1320
513
5
13 ~ ~ 179 8
242
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 180 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1319
521
5
13 ~ ~ 180 0
242
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 3 3
0
0
0
1
13 ~ ~ 19 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 181 6
242
19
1
13 ~ ~ 179 8
0
15 ieee std_logic_1164 5 3
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 186 0
248
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 187 0
254
1
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 4 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 188 0
281
2
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 51 0
0
0
0
0
1
0
0
V 000056 60 7772 1556616499214 ./src/top.vhd*top|21+RTL
Ver. 1.01
     ….8ß RTL.ß top(…3iß PLL1…5,…6ß inclk0uß	 std_logic …8ß c0vß	 std_logic …9ß lockedvß	 std_logic…: …;*i …=iß zbt_ctrl_top…?+…@ß FLOWTHROUGHß integerØ     …Aß ASIZEß integerØ    …Bß DSIZEß integerØ$    …Cß BWSIZEß integerØ   …D …F,…Hß clkuß	 std_logic …Iß RESET_Nuß	 std_logic …Lß ADDRuß std_logic_vectorß ASIZEØ   bØ     …Mß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …Nß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Oß RD_WR_Nuß	 std_logic …Pß ADDR_ADV_LD_Nuß	 std_logic …Qß DMuß std_logic_vectorß BWSIZEØ   bØ     …Uß SAvß std_logic_vectorß ASIZEØ   bØ     …Vß DQwß std_logic_vectorß DSIZEØ   bØ     …Wß RW_Nvß	 std_logic …Xß ADV_LD_Nvß	 std_logic …Yß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …Z …[*i …]iß
 idt71v3556…^+…_ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …aß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …bß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …cß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …dß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …eß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …fß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …gß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …hß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …iß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …jß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …kß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …lß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …mß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …nß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …oß tipd_A16ß VitalDelayType01ß VitalZeroDelay01 …pß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …qß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …rß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …sß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …tß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …uß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …vß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …wß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …xß	 tipd_DQA8ß VitalDelayType01ß VitalZeroDelay01 …yß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …zß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …{ß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …|ß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …}ß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …~ß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …ß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …Äß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …Åß	 tipd_DQB8ß VitalDelayType01ß VitalZeroDelay01 …Çß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Éß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …Ñß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …Öß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …Üß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …áß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …àß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …âß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …äß	 tipd_DQC8ß VitalDelayType01ß VitalZeroDelay01 …ãß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …åß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …çß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …éß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …èß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …êß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …ëß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …íß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …ìß	 tipd_DQD8ß VitalDelayType01ß VitalZeroDelay01…î …ï,…ßß A0uß	 std_logic¨U …®ß A1uß	 std_logic¨U …©ß A2uß	 std_logic¨U …™ß A3uß	 std_logic¨U …´ß A4uß	 std_logic¨U …¨ß A5uß	 std_logic¨U …≠ß A6uß	 std_logic¨U …Æß A7uß	 std_logic¨U …Øß A8uß	 std_logic¨U …∞ß A9uß	 std_logic¨U …±ß A10uß	 std_logic¨U …≤ß A11uß	 std_logic¨U …≥ß A12uß	 std_logic¨U …¥ß A13uß	 std_logic¨U …µß A14uß	 std_logic¨U …∂ß A15uß	 std_logic¨U …∑ß A16uß	 std_logic¨U …∏ß DQA0wß	 std_logic¨U …πß DQA1wß	 std_logic¨U …∫ß DQA2wß	 std_logic¨U …ªß DQA3wß	 std_logic¨U …ºß DQA4wß	 std_logic¨U …Ωß DQA5wß	 std_logic¨U …æß DQA6wß	 std_logic¨U …øß DQA7wß	 std_logic¨U …¿ß DQA8wß	 std_logic¨U …¡ß DQB0wß	 std_logic¨U …¬ß DQB1wß	 std_logic¨U …√ß DQB2wß	 std_logic¨U …ƒß DQB3wß	 std_logic¨U …≈ß DQB4wß	 std_logic¨U …∆ß DQB5wß	 std_logic¨U …«ß DQB6wß	 std_logic¨U …»ß DQB7wß	 std_logic¨U ……ß DQB8wß	 std_logic¨U … ß DQC0wß	 std_logic¨U …Àß DQC1wß	 std_logic¨U …Ãß DQC2wß	 std_logic¨U …Õß DQC3wß	 std_logic¨U …Œß DQC4wß	 std_logic¨U …œß DQC5wß	 std_logic¨U …–ß DQC6wß	 std_logic¨U …—ß DQC7wß	 std_logic¨U …“ß DQC8wß	 std_logic¨U …”ß DQD0wß	 std_logic¨U …‘ß DQD1wß	 std_logic¨U …’ß DQD2wß	 std_logic¨U …÷ß DQD3wß	 std_logic¨U …◊ß DQD4wß	 std_logic¨U …ÿß DQD5wß	 std_logic¨U …Ÿß DQD6wß	 std_logic¨U …⁄ß DQD7wß	 std_logic¨U …€ß DQD8wß	 std_logic¨U …‹ß ADVuß	 std_logic¨U …›ß Ruß	 std_logic¨U …ﬁß CLKENNeguß	 std_logic¨U …ﬂß BWDNeguß	 std_logic¨U …‡ß BWCNeguß	 std_logic¨U …·ß BWBNeguß	 std_logic¨U …‚ß BWANeguß	 std_logic¨U …„ß CE1Neguß	 std_logic¨U …‰ß CE2Neguß	 std_logic¨U …Âß CE2uß	 std_logic¨U …Êß clkuß	 std_logic¨U …Áß LBONeguß	 std_logic¨1 …Ëß OENeguß	 std_logic¨U…Í …Î*i …Ìpß PLL_clkß lockedß	 std_logic …Ópß satß std_logic_vectorß ASIZEØ   bØ    ß SA …Ôpß clkzbtß	 std_logic …pß
 adv_ld_n_mß	 std_logic …Òpß rw_n_mß	 std_logic …Úpß bw_n_mß std_logic_vectorß BWSIZEØ   bØ     …Û)…Ùß BW_Nß bw_n_m …ıß RW_Nß rw_n_m …ˆß ADV_LD_Nß
 adv_ld_n_m …˜ß satß ADDR …¯ß	 PLL1_instß PLL1,6…˘ß inclk0ß clk…˙ß lockedß locked…˚ß c0ß PLL_clk…¸ …˛ß zbt_ctrl_top_inst1ß zbt_ctrl_top ˇ   +6…ß FLOWTHROUGHß FLOWTHROUGH…ß ASIZEß ASIZE…ß DSIZEß DSIZE…ß BWSIZEß BWSIZE……,6…ß clkß PLL_clk…ß RESET_Nß RESET_N…ß ADDRß ADDR…ß DATA_INß DATA_IN…ß DATA_OUTß DATA_OUT…ß RD_WR_Nß RD_WR_N…ß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…ß DMß DM…ß SAß SA…ß DQß DQ…ß RW_Nß RW_N…ß ADV_LD_Nß ADV_LD_N…ß BW_Nß BW_N… …ß idt71v3556pß
 idt71v3556…,6…'ß A0ß satØ    …(ß A1ß satØ   …)ß A2ß satØ   …*ß A3ß satØ   …+ß A4ß satØ   …,ß A5ß satØ   …-ß A6ß satØ   ….ß A7ß satØ   …/ß A8ß satØ   …0ß A9ß satØ	   …1ß A10ß satØ
   …2ß A11ß satØ   …3ß A12ß satØ   …4ß A13ß satØ   …5ß A14ß satØ   …6ß A15ß satØ   …7ß A16ß satØ   …8ß DQA0ß DQØ    …9ß DQA1ß DQØ   …:ß DQA2ß DQØ   …;ß DQA3ß DQØ   …<ß DQA4ß DQØ   …=ß DQA5ß DQØ   …>ß DQA6ß DQØ   …?ß DQA7ß DQØ   …@ß DQA8ß DQØ   …Aß DQB0ß DQØ	   …Bß DQB1ß DQØ
   …Cß DQB2ß DQØ   …Dß DQB3ß DQØ   …Eß DQB4ß DQØ   …Fß DQB5ß DQØ   …Gß DQB6ß DQØ   …Hß DQB7ß DQØ   …Iß DQB8ß DQØ   …Jß DQC0ß DQØ   …Kß DQC1ß DQØ   …Lß DQC2ß DQØ   …Mß DQC3ß DQØ   …Nß DQC4ß DQØ   …Oß DQC5ß DQØ   …Pß DQC6ß DQØ   …Qß DQC7ß DQØ   …Rß DQC8ß DQØ   …Sß DQD0ß DQØ   …Tß DQD1ß DQØ   …Uß DQD2ß DQØ   …Vß DQD3ß DQØ   …Wß DQD4ß DQØ   …Xß DQD5ß DQØ    …Yß DQD6ß DQØ!   …Zß DQD7ß DQØ"   …[ß DQD8ß DQØ#   …\ß ADVß
 adv_ld_n_m…]ß Rß rw_n_m…_ß BWDNegß bw_n_mØ   …`ß BWCNegß bw_n_mØ   …aß BWBNegß bw_n_mØ   …bß BWANegß bw_n_mØ    …fß clkß clk…m …o* ™
V 000058 60 7 1556616499214 ./src/top.vhd*top|21+RTL__opt
2I 000034 11 582 1556616499144 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X top
I 000035 11 1533 1556616499144 top
#VLB_VERSION 59
#INFO
top
E 1556616499144
46
#ACCESS
~
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 54 1 . 12
ASIZE 1 30 130 1 . 13
DSIZE 2 30 207 1 . 14
BWSIZE 3 30 284 1 . 15
clk 4 29 360 1 . 20
RESET_N 5 29 450 1 . 22
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 539 1 . 25
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 819 1 . 25
"-" 14 10 1073 0 . 0
~ANONYMOUS 15 24 1142 0 . 0
~ANONYMOUS 16 24 1195 0 . 0
ADDR 23 29 1250 1 . 25
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1324 1 . 26
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1606 1 . 26
DATA_IN 26 29 1861 1 . 26
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1936 1 . 27
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2218 1 . 27
DATA_OUT 29 29 2473 1 . 27
RD_WR_N 30 29 2549 1 . 28
ADDR_ADV_LD_N 31 29 2640 1 . 29
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2730 1 . 30
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3012 1 . 30
DM 34 29 3267 1 . 30
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3342 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3624 1 . 34
SA 37 29 3879 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3954 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4236 1 . 35
DQ 40 29 4491 1 . 35
RW_N 41 29 4567 1 . 36
ADV_LD_N 42 29 4660 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4752 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5034 1 . 38
BW_N 45 29 5289 1 . 38
#SPECIFICATION 
#END
I 000023 54 5364 0 top
12
1
12
00000009
1
./src/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 14 0
0
54
0
2
0
0
16
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 16 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 14 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 766 1556616499260 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
     …*&ß ieee …+'ß ieee	ß std_logic_1164	1 ….2ß zbt_ctrl_top(…0+…1ß FLOWTHROUGHß integerØ     …2ß ASIZEß integerØ    …3ß DSIZEß integerØ$    …4ß BWSIZEß integerØ   …5 …7,…9ß clkuß	 std_logic …;ß RESET_Nuß	 std_logic …>ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …?ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …@ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …Aß RD_WR_Nuß	 std_logic …Bß ADDR_ADV_LD_Nuß	 std_logic …Cß DMuß std_logic_vectorß BWSIZEØ   bØ     …Gß SAvß std_logic_vectorß ASIZEØ   bØ     …Hß DQwß std_logic_vectorß DSIZEØ   bØ     …Iß RW_Nvß	 std_logic …Jß ADV_LD_Nvß	 std_logic …Kß BW_Nvß std_logic_vectorß BWSIZEØ   bØ    …L …M*ß zbt_ctrl_top ™
V 000069 60 7 1556616499260 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2I 000044 52 21585         1556616499340 rtl
138_____
58
RTL
4
24
std
.
.
1
1
18
pipe_stage
1
18
13 ~ ~ 0 0
98
0
1
30
DSIZE
16385
30
13 ~ ~ 1 0
101
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
1
30
ASIZE
16385
30
13 ~ ~ 2 0
102
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 3 0
103
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 4 0
107
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 5 0
110
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 6 0
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 7 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 11 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 12 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 13 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 12 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 13 0
0
-1
0
1
29
addr
16385
29
13 ~ ~ 23 0
112
2
67
0
1
13 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 24 1
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 25 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 26 0
113
3
67
0
1
13 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 27 2
114
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~139
521
5
13 ~ ~ 28 0
114
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 29 0
114
4
67
0
1
13 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 30 0
115
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 31 0
116
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 32 3
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 33 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 34 0
117
7
67
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 35 4
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1311
521
5
13 ~ ~ 36 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 37 0
119
8
68
0
1
13 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 38 5
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 39 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 40 0
120
9
68
0
1
13 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 41 6
121
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 42 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 42 0
121
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 43 0
121
10
68
0
1
13 ~ ~ 41 6
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 44 0
122
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 45 0
123
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 46 7
124
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1317
521
5
13 ~ ~ 47 0
124
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 3 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 48 0
124
13
68
0
1
13 ~ ~ 46 7
0
15 ieee std_logic_1164 5 3
0
0
3
14
1
18
addr_ctrl_out
1
18
13 ~ ~ 49 0
129
1
1
30
ASIZE
16385
30
13 ~ ~ 50 0
132
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 51 0
133
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 52 0
137
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 53 0
140
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 54 8
142
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 55 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1319
521
5
13 ~ ~ 55 0
142
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_addr
16385
29
13 ~ ~ 56 0
142
2
67
0
1
13 ~ ~ 54 8
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 57 9
143
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 58 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1321
521
5
13 ~ ~ 58 0
143
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 50 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 59 0
143
3
68
0
1
13 ~ ~ 57 9
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 60 0
144
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_rw_n
16385
29
13 ~ ~ 61 0
145
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 62 0
146
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 63 0
147
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 64 10
148
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1323
521
5
13 ~ ~ 65 0
148
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 66 0
148
8
67
0
1
13 ~ ~ 64 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 67 11
149
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1325
521
5
13 ~ ~ 68 0
149
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 51 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 69 0
149
9
68
0
1
13 ~ ~ 67 11
0
15 ieee std_logic_1164 5 3
0
0
2
10
1
18
pipe_delay
1
18
13 ~ ~ 70 0
154
2
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 71 0
157
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 72 0
158
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 73 0
159
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 74 0
163
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 75 0
166
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
lb_rw_n
16385
29
13 ~ ~ 76 0
168
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 77 12
169
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 78 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 78 0
169
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 79 0
169
3
68
0
1
13 ~ ~ 77 12
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 80 13
171
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 81 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1329
521
5
13 ~ ~ 81 0
171
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 82 0
171
4
67
0
1
13 ~ ~ 80 13
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 83 14
172
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 84 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 84 0
172
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 85 0
172
5
68
0
1
13 ~ ~ 83 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 86 15
174
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 87 0
174
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 88 0
174
6
68
0
1
13 ~ ~ 86 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 89 16
175
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 90 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1335
521
5
13 ~ ~ 90 0
175
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 72 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 91 0
175
7
67
0
1
13 ~ ~ 89 16
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
data_inout
1
18
13 ~ ~ 92 0
180
3
1
30
DSIZE
16385
30
13 ~ ~ 93 0
183
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 94 0
184
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 95 0
188
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 96 0
191
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 97 17
193
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 98 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1337
521
5
13 ~ ~ 98 0
193
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 99 0
193
2
67
0
1
13 ~ ~ 97 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 100 18
194
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 101 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 101 0
194
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 102 0
194
3
67
0
1
13 ~ ~ 100 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 103 19
195
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 104 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 104 0
195
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 105 0
195
4
69
0
1
13 ~ ~ 103 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 106 20
196
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 107 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1343
521
5
13 ~ ~ 107 0
196
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 93 0
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 108 0
196
5
68
0
1
13 ~ ~ 106 20
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
3
reset_t
1
3
13 ~ ~ 109 0
203
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
204
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1346
513
5
13 ~ ~ 111 21
205
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 112 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1345
521
5
13 ~ ~ 112 0
205
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
delay_rw_n
1
3
13 ~ ~ 113 2
205
15
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 114 3
206
16
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 115 4
206
17
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
data_in_reg
1
3
13 ~ ~ 116 5
208
18
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 117 6
208
19
1
13 ~ ~ 111 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1348
513
5
13 ~ ~ 118 22
209
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 119 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1347
521
5
13 ~ ~ 119 0
209
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 120 7
209
20
1
13 ~ ~ 118 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
210
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
210
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 3 3
0
0
0
1
13 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
210
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 124 9
211
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 125 10
211
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 134 0
236
0
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 135 0
265
1
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 49 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 136 0
288
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 70 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 137 0
312
3
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 92 0
0
0
0
0
1
0
0
V 000074 60 4020 1556616499337 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
     …S8ß RTL.ß zbt_ctrl_top(…biß
 pipe_stage…d+…eß DSIZEß integerØ$    …fß ASIZEß integerØ    …gß BWSIZEß integerØ   …h …j,…kß clkuß	 std_logic …nß resetuß	 std_logic …pß addruß std_logic_vectorß ASIZEØ   bØ     …qß data_inuß std_logic_vectorß DSIZEØ   bØ     …rß data_outuß std_logic_vectorß DSIZEØ   bØ     …sß rd_wr_nuß	 std_logic …tß addr_adv_ld_nuß	 std_logic …uß dmuß std_logic_vectorß BWSIZEØ   bØ     …wß addr_regvß std_logic_vectorß ASIZEØ   bØ     …xß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …yß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …zß rd_wr_n_regvß	 std_logic …{ß addr_adv_ld_n_regvß	 std_logic …|ß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …} …~*i …Åiß addr_ctrl_out…É+…Ñß ASIZEß integerØ    …Öß BWSIZEß integerØ   …Ü …à,…âß clkuß	 std_logic …åß resetuß	 std_logic …éß lb_addruß std_logic_vectorß ASIZEØ   bØ     …èß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …êß lb_rw_nuß	 std_logic …ëß ram_rw_nvß	 std_logic …íß lb_adv_ld_nuß	 std_logic …ìß ram_adv_ld_nvß	 std_logic …îß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …ïß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …ñ …ó*i …öiß
 pipe_delay…ú+…ùß FLOWTHROUGHß integerØ     …ûß DSIZEß integerØ    …üß BWSIZEß integerØ   …† …¢,…£ß clkuß	 std_logic …¶ß resetuß	 std_logic …®ß lb_rw_nuß	 std_logic …©ß
 delay_rw_nvß std_logic_vectorß DSIZEØ   bØ     …´ß
 lb_data_inuß std_logic_vectorß DSIZEØ   bØ     …¨ß delay_data_invß std_logic_vectorß DSIZEØ   bØ     …Æß lb_data_outvß std_logic_vectorß DSIZEØ   bØ     …Øß ram_data_outuß std_logic_vectorß DSIZEØ   bØ    …∞ …±*i …¥iß
 data_inout…∂+…∑ß DSIZEß integerØ    …∏ß BWSIZEß integerØ   …π …ª,…ºß clkuß	 std_logic …øß resetuß	 std_logic …¡ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …¬ß data_inuß std_logic_vectorß DSIZEØ   bØ     …√ß dqwß std_logic_vectorß DSIZEØ   bØ     …ƒß	 read_datavß std_logic_vectorß DSIZEØ   bØ    …≈ …∆*i …Àpß reset_tß	 std_logic …Ãpß clktß	 std_logic …Õpß
 delay_rw_nß std_logic_vectorß DSIZEØ   bØ     …Œpß delay_data_inß	 read_dataß std_logic_vectorß DSIZEØ   bØ     …–pß data_in_regß lb_data_outß std_logic_vectorß DSIZEØ   bØ     …—pß addr_regß std_logic_vectorß ASIZEØ   bØ     …“pß dm_regß std_logic_vectorß BWSIZEØ   bØ     …”pß rd_wr_n_regß addr_adv_ld_n_regß	 std_logic …÷)…Ÿß reset_t_ß RESET_N …⁄ß clktß clk …Ïß pipe_stage1ß
 pipe_stage…Ì+6…Óß ASIZEß ASIZE…Ôß DSIZEß DSIZE…ß BWSIZEß BWSIZE…Ò…Ú,6…Ûß clkß clkt…ˆß resetß reset_t…¯ß addrß addr…˘ß data_inß data_in…˙ß data_outß lb_data_out…˚ß rd_wr_nß rd_wr_n…¸ß addr_adv_ld_nß addr_adv_ld_n…˝ß dmß dm ˇ   ß addr_regß addr_reg…ß data_in_regß data_in_reg…ß data_out_regß data_out…ß rd_wr_n_regß rd_wr_n_reg…ß addr_adv_ld_n_regß addr_adv_ld_n_reg…ß dm_regß dm_reg… …
ß addr_ctrl_out1ß addr_ctrl_out…+6…ß ASIZEß ASIZE…ß BWSIZEß BWSIZE……,6…ß clkß clkt…ß resetß reset_t…ß lb_addrß addr_reg…ß ram_addrß SA…ß lb_rw_nß rd_wr_n_reg…ß ram_rw_nß RW_N…ß lb_adv_ld_nß addr_adv_ld_n_reg…ß ram_adv_ld_nß ADV_LD_N…ß lb_bwß dm_reg…ß ram_bw_nß BW_N… …!ß pipe_delay1ß
 pipe_delay…"+6…#ß FLOWTHROUGHß FLOWTHROUGH…$ß DSIZEß DSIZE…%ß BWSIZEß BWSIZE…&…',6…(ß clkß clkt…+ß resetß reset_t…-ß lb_rw_nß rd_wr_n_reg….ß
 delay_rw_nß
 delay_rw_n…0ß
 lb_data_inß data_in_reg…1ß delay_data_inß delay_data_in…3ß lb_data_outß lb_data_out…4ß ram_data_outß	 read_data…5 …9ß data_inout1ß
 data_inout…:+6…;ß DSIZEß DSIZE…<ß BWSIZEß BWSIZE…=…>,6…?ß clkß clkt…Bß resetß reset_t…Dß ctrl_in_rw_nß
 delay_rw_n…Eß data_inß delay_data_in…Fß dqß dq…Gß	 read_dataß	 read_data…H …M*ß RTL ™
V 000076 60 7 1556616499337 ./src/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2I 000043 11 600 1556616499261 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G FLOWTHROUGH INTEGER = 0
G ASIZE INTEGER = 17
G DSIZE INTEGER = 36
G BWSIZE INTEGER = 4
P clk _in std_logic
P RESET_N _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P RD_WR_N _in std_logic
P ADDR_ADV_LD_N _in std_logic
P DM _in std_logic_vector[BWSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
P RW_N _out std_logic
P ADV_LD_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
X zbt_ctrl_top
I 000044 11 1451 1556616499261 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1556616499261
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
FLOWTHROUGH 0 30 63 1 . 49
ASIZE 1 30 139 1 . 50
DSIZE 2 30 216 1 . 51
BWSIZE 3 30 293 1 . 52
clk 4 29 369 1 . 57
RESET_N 5 29 459 1 . 59
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 548 1 . 62
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 828 1 . 62
"-" 11 10 1082 0 . 0
~ANONYMOUS 12 24 1151 0 . 0
~ANONYMOUS 13 24 1204 0 . 0
ADDR 23 29 1259 1 . 62
~std_logic_vector{{DSIZE-1}~downto~0}~12 24 5 1333 1 . 63
~NATURAL~range~{DSIZE-1}~downto~0~12 25 5 1615 1 . 63
DATA_IN 26 29 1870 1 . 63
~std_logic_vector{{DSIZE-1}~downto~0}~122 27 5 1945 1 . 64
~NATURAL~range~{DSIZE-1}~downto~0~121 28 5 2227 1 . 64
DATA_OUT 29 29 2482 1 . 64
RD_WR_N 30 29 2558 1 . 65
ADDR_ADV_LD_N 31 29 2649 1 . 66
~std_logic_vector{{BWSIZE-1}~downto~0}~12 32 5 2739 1 . 67
~NATURAL~range~{BWSIZE-1}~downto~0~12 33 5 3021 1 . 67
DM 34 29 3276 1 . 67
~std_logic_vector{{ASIZE-1}~downto~0}~124 35 5 3351 1 . 71
~NATURAL~range~{ASIZE-1}~downto~0~123 36 5 3633 1 . 71
SA 37 29 3888 1 . 71
~std_logic_vector{{DSIZE-1}~downto~0}~126 38 5 3963 1 . 72
~NATURAL~range~{DSIZE-1}~downto~0~125 39 5 4245 1 . 72
DQ 40 29 4500 1 . 72
RW_N 41 29 4576 1 . 73
ADV_LD_N 42 29 4669 1 . 74
~std_logic_vector{{BWSIZE-1}~downto~0}~128 43 5 4761 1 . 75
~NATURAL~range~{BWSIZE-1}~downto~0~127 44 5 5043 1 . 75
BW_N 45 29 5298 1 . 75
#SPECIFICATION 
#END
I 000032 54 5373 0 zbt_ctrl_top
12
1
12
00000046
1
./src/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 2
2
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 3
3
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 4
4
68
0
1
12 ~ ~ 27 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 30 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 7
7
67
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 35 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 36 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 36 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 37 8
8
68
0
1
12 ~ ~ 35 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 38 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 39 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 39 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 40 9
9
69
0
1
12 ~ ~ 38 5
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 41 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 3 3
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
68
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000072 60 562 1556616499386 ./compile/addr_ctrl_out.vhd*addr_ctrl_out
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß addr_ctrl_out(…+…ß ASIZEß INTEGERØ    …ß BWSIZEß INTEGERØ   … …,…ß clkuß	 std_logic …ß lb_adv_ld_nuß	 std_logic … ß lb_rw_nuß	 std_logic …!ß resetuß	 std_logic …"ß lb_addruß std_logic_vectorß ASIZEØ   bØ     …#ß lb_bwuß std_logic_vectorß BWSIZEØ   bØ     …$ß ram_adv_ld_nvß	 std_logic …%ß ram_rw_nvß	 std_logic …&ß ram_addrvß std_logic_vectorß ASIZEØ   bØ     …'ß ram_bw_nvß std_logic_vectorß BWSIZEØ   bØ    …( …)*ß addr_ctrl_out ™
V 000075 60 7 1556616499386 ./compile/addr_ctrl_out.vhd*addr_ctrl_out__opt
2V 000044 52 1249          1556616499435 rtl
18______
58
RTL
2
11
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
47
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ addr_ctrl_out 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
lb_bw_n
1
3
13 ~ ~ 17 0
47
10
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000079 60 401 1556616499432 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL
Ver. 1.01
     …+8ß RTL.ß addr_ctrl_out(…/pß lb_bw_nß std_logic_vectorß BWSIZEØ   bØ     …1)…5;ß clkß reset…6)…7Bß reset¨1J…8ß ram_addr0¨0 …9ß ram_rw_n¨0 …:ß ram_adv_ld_n¨0 …;ß ram_bw_n0¨0 …<Kß rising_edgeß clkJ…=ß ram_addrß lb_addr …>ß ram_rw_nß lb_rw_n …?ß ram_adv_ld_nß lb_adv_ld_n …@ß ram_bw_nß lb_bw_n …A*B …B*; …Eß lb_bw_n_ß lb_bw …G*ß RTL ™
V 000082 60 7 1556616499432 ./compile/addr_ctrl_out.vhd*addr_ctrl_out|21+RTL__opt
2V 000044 11 449 1556616499387 addr_ctrl_out
E addr_ctrl_out VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
P clk _in std_logic
P lb_adv_ld_n _in std_logic
P lb_rw_n _in std_logic
P reset _in std_logic
P lb_addr _in std_logic_vector[ASIZE-1:0]
P lb_bw _in std_logic_vector[BWSIZE-1:0]
P ram_adv_ld_n _out std_logic
P ram_rw_n _out std_logic
P ram_addr _out std_logic_vector[ASIZE-1:0]
P ram_bw_n _out std_logic_vector[BWSIZE-1:0]
X addr_ctrl_out
V 000044 11 993 1556616499387 addr_ctrl_out
#VLB_VERSION 59
#INFO
addr_ctrl_out
E 1556616499387
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 68 1 . 26
BWSIZE 1 30 145 1 . 27
clk 2 29 221 1 . 30
lb_adv_ld_n 3 29 311 1 . 31
lb_rw_n 4 29 401 1 . 32
reset 5 29 491 1 . 33
~std_logic_vector{{ASIZE-1}~downto~0}~12 6 5 580 1 . 34
~NATURAL~range~{ASIZE-1}~downto~0~12 7 5 860 1 . 34
"-" 11 10 1114 0 . 0
~ANONYMOUS 12 24 1183 0 . 0
~ANONYMOUS 13 24 1236 0 . 0
lb_addr 23 29 1291 1 . 34
~std_logic_vector{{BWSIZE-1}~downto~0}~12 24 5 1365 1 . 35
~NATURAL~range~{BWSIZE-1}~downto~0~12 25 5 1647 1 . 35
lb_bw 26 29 1902 1 . 35
ram_adv_ld_n 27 29 1978 1 . 36
ram_rw_n 28 29 2069 1 . 37
~std_logic_vector{{ASIZE-1}~downto~0}~122 29 5 2159 1 . 38
~NATURAL~range~{ASIZE-1}~downto~0~121 30 5 2441 1 . 38
ram_addr 31 29 2696 1 . 38
~std_logic_vector{{BWSIZE-1}~downto~0}~124 32 5 2771 1 . 39
~NATURAL~range~{BWSIZE-1}~downto~0~123 33 5 3053 1 . 39
ram_bw_n 34 29 3308 1 . 39
#SPECIFICATION 
#END
V 000033 54 3381 0 addr_ctrl_out
12
1
12
00000024
1
./compile/addr_ctrl_out.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 11 0
0
54
0
2
0
0
13
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 12 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 23 4
4
67
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 5
5
67
0
1
12 ~ ~ 24 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 27 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 8
8
68
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 32 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 33 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 11 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 34 9
9
68
0
1
12 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000066 60 438 1556616499470 ./compile/data_inout.vhd*data_inout
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß
 data_inout(…+…ß BWSIZEß INTEGERØ    …ß DSIZEß INTEGERØ$   … …,…ß clkuß	 std_logic …ß resetuß	 std_logic … ß ctrl_in_rw_nuß std_logic_vectorß DSIZEØ   bØ     …!ß data_inuß std_logic_vectorß DSIZEØ   bØ     …"ß	 read_datavß std_logic_vectorß DSIZEØ   bØ     …#ß dqwß std_logic_vectorß DSIZEØ   bØ    …$ …%*ß
 data_inout ™
V 000069 60 7 1556616499470 ./compile/data_inout.vhd*data_inout__opt
2V 000044 52 1324          1556616499496 rtl
19______
58
RTL
2
8
std
.
.
1
1
10
"-"
9
10
13 ~ ~ 0 0
0
-1
54
0
2
0
0
2
0
1
15 STD STANDARD 101 0
1
1
10
"-"
105
10
13 ~ ~ 3 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 4 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 5 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
5
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 6 0
0
-1
55
0
2
0
0
8
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 9 0
0
-1
55
0
2
0
0
11
0
1
15 STD STANDARD 76 5
1
1
10
"-"
9
10
13 ~ ~ 12 0
0
-1
56
0
2
0
0
14
0
1
15 STD STANDARD 77 6
1
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
513
5
13 ~ ~ 15 0
43
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 16 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ data_inout 1 1
0
0
0
1
13 ~ ~ 3 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
tri_r_n_w
1
3
13 ~ ~ 17 0
43
6
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
write_data
1
3
13 ~ ~ 18 1
44
7
1
13 ~ ~ 15 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000074 60 2598 1556616499493 ./compile/data_inout.vhd*data_inout|21+RTL
Ver. 1.01
     …'8ß RTL.ß
 data_inout(…+pß	 tri_r_n_wß std_logic_vectorß DSIZEØ   bØ     …,pß
 write_dataß std_logic_vectorß DSIZEØ   bØ     ….)…2;ß clkß reset…3)…4Bß reset¨1J…5ß	 tri_r_n_w0¨0 …6ß
 write_data0¨0 …7*B …8Bß clk¨1J…9ß	 tri_r_n_w_ß ctrl_in_rw_n …:ß
 write_dataß data_in …;*B …<*; …?ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …@ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Bß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Cß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Dß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Eß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Fß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Gß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Hß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Iß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Jß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Kß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Lß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Mß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Nß dqØ!   ß
 write_dataØ!   Pß	 tri_r_n_wØ!   ¨1L¨Z …Oß dqØ"   ß
 write_dataØ"   Pß	 tri_r_n_wØ"   ¨1L¨Z …Pß dqØ#   ß
 write_dataØ#   Pß	 tri_r_n_wØ#   ¨1L¨Z …Qß	 read_dataß dq …Rß dqØ    ß
 write_dataØ    Pß	 tri_r_n_wØ    ¨1L¨Z …Sß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Tß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Uß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Vß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Wß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Xß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Yß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …Zß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …[ß dqØ	   ß
 write_dataØ	   Pß	 tri_r_n_wØ	   ¨1L¨Z …\ß dqØ
   ß
 write_dataØ
   Pß	 tri_r_n_wØ
   ¨1L¨Z …]ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …^ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …_ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …`ß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …aß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …bß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …cß dqØ   ß
 write_dataØ   Pß	 tri_r_n_wØ   ¨1L¨Z …e*ß RTL ™
V 000076 60 7 1556616499493 ./compile/data_inout.vhd*data_inout|21+RTL__opt
2V 000041 11 337 1556616499471 data_inout
E data_inout VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
P clk _in std_logic
P reset _in std_logic
P ctrl_in_rw_n _in std_logic_vector[DSIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P read_data _out std_logic_vector[DSIZE-1:0]
P dq _inout std_logic_vector[DSIZE-1:0]
X data_inout
V 000041 11 873 1556616499471 data_inout
#VLB_VERSION 59
#INFO
data_inout
E 1556616499471
31
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
BWSIZE 0 30 65 1 . 26
DSIZE 1 30 141 1 . 27
clk 2 29 218 1 . 30
reset 3 29 308 1 . 31
~std_logic_vector{{DSIZE-1}~downto~0}~12 4 5 397 1 . 32
~NATURAL~range~{DSIZE-1}~downto~0~12 5 5 676 1 . 32
"-" 9 10 929 0 . 0
~ANONYMOUS 10 24 997 0 . 0
~ANONYMOUS 11 24 1050 0 . 0
ctrl_in_rw_n 21 29 1105 1 . 32
~std_logic_vector{{DSIZE-1}~downto~0}~122 22 5 1179 1 . 33
~NATURAL~range~{DSIZE-1}~downto~0~121 23 5 1460 1 . 33
data_in 24 29 1714 1 . 33
~std_logic_vector{{DSIZE-1}~downto~0}~124 25 5 1789 1 . 34
~NATURAL~range~{DSIZE-1}~downto~0~123 26 5 2070 1 . 34
read_data 27 29 2324 1 . 34
~std_logic_vector{{DSIZE-1}~downto~0}~126 28 5 2399 1 . 35
~NATURAL~range~{DSIZE-1}~downto~0~125 29 5 2680 1 . 35
dq 30 29 2934 1 . 35
#SPECIFICATION 
#END
V 000030 54 3007 0 data_inout
12
1
12
00000024
1
./compile/data_inout.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 9 0
0
54
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 10 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 11 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 21 2
2
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 3
3
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 4
4
68
0
1
12 ~ ~ 25 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 5
5
69
0
1
12 ~ ~ 28 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000067 60 6949 1556616499550 ./compile/idt71v3556.vhd*idt71v3556
Ver. 1.01
     …&ß zaz …'ß zaz	ß	 gen_utils	1 …'ß zaz	ß conversions	1 …&ß ieee …'ß ieee	ß std_logic_1164	1 …'ß ieee	ß vital_timing	1 …'ß ieee	ß vital_primitives	1 …'ß zaz	ß conversions	1 …2ß
 idt71v3556(…+… ß InstancePathß STRINGß DefaultInstancePath …!ß MsgOnß BOOLEANß DefaultMsgOn …"ß SeverityModeß SEVERITY_LEVELß WARNING …#ß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …$ß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …%ß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …&ß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …'ß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …(ß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …)ß thold_R_CLKß VitalDelayTypeß	 UnitDelay …*ß TimingChecksOnß BOOLEANß DefaultTimingChecks …+ß TimingModelß STRINGß DefaultTimingModel …,ß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …-ß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 ….ß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …/ß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …0ß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …1ß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …2ß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …3ß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …4ß tipd_A16ß VitalDelayType01ß VitalZeroDelay01 …5ß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …6ß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …7ß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …8ß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …9ß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …:ß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …;ß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …<ß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …=ß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …>ß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …?ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …@ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …Aß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …Bß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …Cß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …Dß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …Eß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …Fß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …Gß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …Hß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …Iß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …Jß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …Kß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …Lß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …Mß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …Nß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …Oß	 tipd_DQA8ß VitalDelayType01ß VitalZeroDelay01 …Pß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …Qß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …Rß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …Sß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …Tß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …Uß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …Vß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …Wß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …Xß	 tipd_DQB8ß VitalDelayType01ß VitalZeroDelay01 …Yß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …Zß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …[ß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …\ß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …]ß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …^ß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …_ß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …`ß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …aß	 tipd_DQC8ß VitalDelayType01ß VitalZeroDelay01 …bß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …cß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …dß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …eß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …fß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …gß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …hß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …iß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …jß	 tipd_DQD8ß VitalDelayType01ß VitalZeroDelay01 …kß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …lß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …mß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …nß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …oß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …pß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …qß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …rß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …sß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …tß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …uß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …vß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …wß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …xß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …yß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay …zß XOnß BOOLEANß
 DefaultXon…{ …|,…}ß A0uß	 std_logic¨U …~ß A1uß	 std_logic¨U …ß A10uß	 std_logic¨U …Äß A11uß	 std_logic¨U …Åß A12uß	 std_logic¨U …Çß A13uß	 std_logic¨U …Éß A14uß	 std_logic¨U …Ñß A15uß	 std_logic¨U …Öß A16uß	 std_logic¨U …Üß A2uß	 std_logic¨U …áß A3uß	 std_logic¨U …àß A4uß	 std_logic¨U …âß A5uß	 std_logic¨U …äß A6uß	 std_logic¨U …ãß A7uß	 std_logic¨U …åß A8uß	 std_logic¨U …çß A9uß	 std_logic¨U …éß ADVuß	 std_logic¨U …èß BWANeguß	 std_logic¨U …êß BWBNeguß	 std_logic¨U …ëß BWCNeguß	 std_logic¨U …íß BWDNeguß	 std_logic¨U …ìß CE1Neguß	 std_logic¨U …îß CE2uß	 std_logic¨U …ïß CE2Neguß	 std_logic¨U …ñß CLKuß	 std_logic¨U …óß CLKENNeguß	 std_logic¨U …òß LBONeguß	 std_logic¨1 …ôß OENeguß	 std_logic¨U …öß Ruß	 std_logic¨U …õß DQA0wß	 std_logic¨U …úß DQA1wß	 std_logic¨U …ùß DQA2wß	 std_logic¨U …ûß DQA3wß	 std_logic¨U …üß DQA4wß	 std_logic¨U …†ß DQA5wß	 std_logic¨U …°ß DQA6wß	 std_logic¨U …¢ß DQA7wß	 std_logic¨U …£ß DQA8wß	 std_logic¨U …§ß DQB0wß	 std_logic¨U …•ß DQB1wß	 std_logic¨U …¶ß DQB2wß	 std_logic¨U …ßß DQB3wß	 std_logic¨U …®ß DQB4wß	 std_logic¨U …©ß DQB5wß	 std_logic¨U …™ß DQB6wß	 std_logic¨U …´ß DQB7wß	 std_logic¨U …¨ß DQB8wß	 std_logic¨U …≠ß DQC0wß	 std_logic¨U …Æß DQC1wß	 std_logic¨U …Øß DQC2wß	 std_logic¨U …∞ß DQC3wß	 std_logic¨U …±ß DQC4wß	 std_logic¨U …≤ß DQC5wß	 std_logic¨U …≥ß DQC6wß	 std_logic¨U …¥ß DQC7wß	 std_logic¨U …µß DQC8wß	 std_logic¨U …∂ß DQD0wß	 std_logic¨U …∑ß DQD1wß	 std_logic¨U …∏ß DQD2wß	 std_logic¨U …πß DQD3wß	 std_logic¨U …∫ß DQD4wß	 std_logic¨U …ªß DQD5wß	 std_logic¨U …ºß DQD6wß	 std_logic¨U …Ωß DQD7wß	 std_logic¨U …æß DQD8wß	 std_logic¨U…ø …¡dß VITAL_LEVEL0.ß
 idt71v35562(ß TRUE …√*ß
 idt71v3556 ™
V 000069 60 7 1556616499550 ./compile/idt71v3556.vhd*idt71v3556__opt
2V 000044 52 17562         1556616499633 rtl
1122____
58
rtl
161
154
std
.
.
1
1
11
VITAL_LEVEL0
1
11
13 ~ ~ 0 0
200
-1
78
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
rtl
0
0
0
0
1
5
~STRING~13
513
5
13 ~ ~ 1 0
201
2
5
1
5
1
15 STD STANDARD 90 10
1
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 STD STANDARD 4 2
11
3072 0
0
1
5
~POSITIVE~range~1~to~10~13
521
5
13 ~ ~ 2 0
201
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
4607182418800017408
0
1
1
0
4621819117588971520
0
0
0
0
1
13 ~ ~ 2 0
805371389 0
0
1
1
partID
7169
1
13 ~ ~ 3 0
201
91
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
1
1
145
1
"idt71v3156"
0
0
1
3
A0_ipd
1
3
13 ~ ~ 4 0
206
66
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A1_ipd
1
3
13 ~ ~ 5 1
207
67
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A2_ipd
1
3
13 ~ ~ 6 2
208
68
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A3_ipd
1
3
13 ~ ~ 7 3
209
69
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A4_ipd
1
3
13 ~ ~ 8 4
210
70
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A5_ipd
1
3
13 ~ ~ 9 5
211
71
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A6_ipd
1
3
13 ~ ~ 10 6
212
72
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A7_ipd
1
3
13 ~ ~ 11 7
213
73
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A8_ipd
1
3
13 ~ ~ 12 8
214
74
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A9_ipd
1
3
13 ~ ~ 13 9
215
75
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A10_ipd
1
3
13 ~ ~ 14 10
216
76
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A11_ipd
1
3
13 ~ ~ 15 11
217
77
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A12_ipd
1
3
13 ~ ~ 16 12
218
78
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A13_ipd
1
3
13 ~ ~ 17 13
219
79
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A14_ipd
1
3
13 ~ ~ 18 14
220
80
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A15_ipd
1
3
13 ~ ~ 19 15
221
81
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
A16_ipd
1
3
13 ~ ~ 20 16
222
82
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA0_ipd
1
3
13 ~ ~ 21 17
223
83
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA1_ipd
1
3
13 ~ ~ 22 18
224
84
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA2_ipd
1
3
13 ~ ~ 23 19
225
85
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA3_ipd
1
3
13 ~ ~ 24 20
226
86
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA4_ipd
1
3
13 ~ ~ 25 21
227
87
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA5_ipd
1
3
13 ~ ~ 26 22
228
88
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA6_ipd
1
3
13 ~ ~ 27 23
229
89
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA7_ipd
1
3
13 ~ ~ 28 24
230
90
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQA8_ipd
1
3
13 ~ ~ 29 25
231
91
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB0_ipd
1
3
13 ~ ~ 30 26
232
92
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB1_ipd
1
3
13 ~ ~ 31 27
233
93
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB2_ipd
1
3
13 ~ ~ 32 28
234
94
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB3_ipd
1
3
13 ~ ~ 33 29
235
95
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB4_ipd
1
3
13 ~ ~ 34 30
236
96
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB5_ipd
1
3
13 ~ ~ 35 31
237
97
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB6_ipd
1
3
13 ~ ~ 36 32
238
98
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB7_ipd
1
3
13 ~ ~ 37 33
239
99
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQB8_ipd
1
3
13 ~ ~ 38 34
240
100
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC0_ipd
1
3
13 ~ ~ 39 35
241
101
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC1_ipd
1
3
13 ~ ~ 40 36
242
102
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC2_ipd
1
3
13 ~ ~ 41 37
243
103
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC3_ipd
1
3
13 ~ ~ 42 38
244
104
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC4_ipd
1
3
13 ~ ~ 43 39
245
105
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC5_ipd
1
3
13 ~ ~ 44 40
246
106
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC6_ipd
1
3
13 ~ ~ 45 41
247
107
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC7_ipd
1
3
13 ~ ~ 46 42
248
108
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQC8_ipd
1
3
13 ~ ~ 47 43
249
109
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD0_ipd
1
3
13 ~ ~ 48 44
250
110
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD1_ipd
1
3
13 ~ ~ 49 45
251
111
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD2_ipd
1
3
13 ~ ~ 50 46
252
112
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD3_ipd
1
3
13 ~ ~ 51 47
253
113
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD4_ipd
1
3
13 ~ ~ 52 48
254
114
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD5_ipd
1
3
13 ~ ~ 53 49
255
115
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD6_ipd
1
3
13 ~ ~ 54 50
256
116
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD7_ipd
1
3
13 ~ ~ 55 51
257
117
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
DQD8_ipd
1
3
13 ~ ~ 56 52
258
118
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
ADV_ipd
1
3
13 ~ ~ 57 53
259
119
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
R_ipd
1
3
13 ~ ~ 58 54
260
120
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLKENNeg_ipd
1
3
13 ~ ~ 59 55
261
121
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWDNeg_ipd
1
3
13 ~ ~ 60 56
262
122
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWCNeg_ipd
1
3
13 ~ ~ 61 57
263
123
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWBNeg_ipd
1
3
13 ~ ~ 62 58
264
124
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
BWANeg_ipd
1
3
13 ~ ~ 63 59
265
125
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE1Neg_ipd
1
3
13 ~ ~ 64 60
266
126
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2Neg_ipd
1
3
13 ~ ~ 65 61
267
127
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CE2_ipd
1
3
13 ~ ~ 66 62
268
128
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
CLK_ipd
1
3
13 ~ ~ 67 63
269
129
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
1
3
LBONeg_ipd
1
3
13 ~ ~ 68 64
270
130
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
49
0
0
0
1
3
OENeg_ipd
1
3
13 ~ ~ 69 65
271
131
1
15 ieee std_logic_1164 0 0
3
1
1
145
69
0
85
0
0
0
0
1
2
1
33
33
33
~
1
33
13 ~ ~ 71 0
276
0
1
Behavior
0
0
1
1
29
BWDNIn
1
29
13 ~ ~ 72 66
277
132
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWCNIn
1
29
13 ~ ~ 73 66
278
133
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWBNIn
1
29
13 ~ ~ 74 66
279
134
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
BWANIn
1
29
13 ~ ~ 75 66
280
135
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 76 1
281
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 77 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 77 0
281
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatDIn
1
29
13 ~ ~ 78 66
281
136
67
0
1
13 ~ ~ 76 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~133
513
5
13 ~ ~ 79 2
282
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~132
521
5
13 ~ ~ 80 0
282
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatCIn
1
29
13 ~ ~ 81 66
282
137
67
0
1
13 ~ ~ 79 2
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~135
513
5
13 ~ ~ 82 3
283
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 83 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~134
521
5
13 ~ ~ 83 0
283
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatBIn
1
29
13 ~ ~ 84 66
283
138
67
0
1
13 ~ ~ 82 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{8~downto~0}~137
513
5
13 ~ ~ 85 4
284
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 86 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~136
521
5
13 ~ ~ 86 0
284
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DatAIn
1
29
13 ~ ~ 87 66
284
139
67
0
1
13 ~ ~ 85 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{35~downto~0}~13
513
5
13 ~ ~ 88 5
285
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~13
521
5
13 ~ ~ 89 0
285
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DataOut
1
29
13 ~ ~ 90 66
285
140
68
0
1
13 ~ ~ 88 5
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
90
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 89 0
0
0
1
29
CLKIn
1
29
13 ~ ~ 91 66
286
141
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CKENIn
1
29
13 ~ ~ 92 66
287
142
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 93 6
288
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 94 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 94 0
288
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
AddressIn
1
29
13 ~ ~ 95 66
288
143
67
0
1
13 ~ ~ 93 6
0
15 ieee std_logic_1164 5 3
0
1
29
OENegIn
1
29
13 ~ ~ 96 66
289
144
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
RIn
1
29
13 ~ ~ 97 66
290
145
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
ADVIn
1
29
13 ~ ~ 98 66
291
146
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2In
1
29
13 ~ ~ 99 66
292
147
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
LBONegIn
1
29
13 ~ ~ 100 66
293
148
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
49
0
0
1
29
CE1NegIn
1
29
13 ~ ~ 101 66
294
149
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
29
CE2NegIn
1
29
13 ~ ~ 102 66
295
150
67
0
1
15 ieee std_logic_1164 0 0
1
1
1
145
69
0
85
0
0
1
4
mem_state
1
4
13 ~ ~ 103 7
398
9
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4616189618054758400
0
0
0
0
1
13 ~ ~ 103 7
1
1
desel
0
1
1
begin_rd
1
1
1
begin_wr
2
1
1
burst_rd
3
1
1
burst_wr
4
0
64512 1024
0
1
3
state
1
3
13 ~ ~ 109 66
399
151
1
13 ~ ~ 103 7
1
0
0
1
5
~INTEGER~range~0~to~3~13
521
5
13 ~ ~ 110 0
400
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
5
~INTEGER~range~-3~to~3~13
513
5
13 ~ ~ 111 8
400
10
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
-4609434218613702656
0
1
1
0
4613937818241073152
0
1
536870912
0
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 111 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 112 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 113 0
0
-1
1
15 STD STANDARD 101 0
1
0
0
1
0
0
113
0
1
15 STD STANDARD 101 0
1
1
10
"-"
9
10
13 ~ ~ 114 0
0
-1
64
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 115 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
1
0
0
115
0
1
15 STD STANDARD 75 4
1
1
10
"-"
9
10
13 ~ ~ 116 0
0
-1
66
0
1
0
0
117
0
1
15 STD STANDARD 77 6
1
1
10
"-"
9
10
13 ~ ~ 118 0
0
-1
65
0
1
0
0
119
0
1
15 STD STANDARD 102 0
1
1
10
"-"
9
10
13 ~ ~ 120 0
0
-1
65
0
1
0
0
121
0
1
15 STD STANDARD 76 5
1
1
4
sequence
1
4
13 ~ ~ 122 9
400
11
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
1
13 ~ ~ 111 8
11
65024 0
0
1
5
~INTEGER~range~0~to~3~138
521
5
13 ~ ~ 123 0
401
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
805371389 0
0
1
4
seqtab
1
4
13 ~ ~ 124 10
401
12
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
1
13 ~ ~ 122 9
11
3584 0
0
1
1
il0
7169
1
13 ~ ~ 125 1
402
92
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il1
7169
1
13 ~ ~ 126 2
403
93
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il2
7169
1
13 ~ ~ 127 3
404
94
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il3
7169
1
13 ~ ~ 128 4
405
95
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
il
7169
1
13 ~ ~ 129 5
406
96
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 125 1
0
0
0
88
1
1
139
802
1
13 ~ ~ 126 2
0
0
0
88
1
1
139
802
1
13 ~ ~ 127 3
0
0
0
88
1
1
139
802
1
13 ~ ~ 128 4
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
1
ln0
7169
1
13 ~ ~ 130 6
407
97
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln1
7169
1
13 ~ ~ 131 7
408
98
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln2
7169
1
13 ~ ~ 132 8
409
99
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
1
0
0
0
0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln3
7169
1
13 ~ ~ 133 9
410
100
0
1
13 ~ ~ 122 9
1
1
1
87
1
4
88
1
1
145
147
1
0
0
0
0
0
0
88
1
1
145
147
1
3
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
2
0
0
0
1
13 ~ ~ 112 0
0
88
1
1
145
147
1
1
0
0
0
1
13 ~ ~ 112 0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 110 0
0
0
1
1
ln
7169
1
13 ~ ~ 134 10
411
101
0
1
13 ~ ~ 124 10
1
1
1
87
1
4
88
1
1
139
802
1
13 ~ ~ 130 6
0
0
0
88
1
1
139
802
1
13 ~ ~ 131 7
0
0
0
88
1
1
139
802
1
13 ~ ~ 132 8
0
0
0
88
1
1
139
802
1
13 ~ ~ 133 9
0
0
0
1
1
1
1
0
0
0
1
1
0
4613937818241073152
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
0
1
13 ~ ~ 123 0
0
0
1
3
Burst_Seq
1
3
13 ~ ~ 135 67
412
152
1
13 ~ ~ 124 10
1
0
0
1
5
~std_logic_vector{35~downto~0}~1310
513
5
13 ~ ~ 136 11
413
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 137 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~35~downto~0~139
521
5
13 ~ ~ 137 0
413
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D_zd
1
3
13 ~ ~ 138 68
413
153
1
13 ~ ~ 136 11
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
38
38
38
~
1
38
13 ~ ~ 1111 0
927
1
1
DataOutBlk
0
0
1
1
1
5
~INTEGER~range~15~downto~0~13
513
5
13 ~ ~ 1112 116
927
118
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
0
805371389 0
0
1
1
i
5125
1
13 ~ ~ 1113 68
927
159
0
1
13 ~ ~ 1112 116
0
15 STD STANDARD 75 4
0
0
0
0
0
0
1
33
33
33
~
1
33
13 ~ ~ 1121 0
935
2
1
WireDelay
0
0
1
0
0
0
0
0
V 000075 60 32435 1556616499620 ./compile/idt71v3556.vhd*idt71v3556|21+rtl
Ver. 1.01
     …≈8ß rtl.ß
 idt71v3556(…»dß VITAL_LEVEL0.ß rtl8(ß TRUE ……kß partIDß STRING≠   "idt71v3156" …Œpß A0_ipdß
 std_ulogic¨U …œpß A1_ipdß
 std_ulogic¨U …–pß A2_ipdß
 std_ulogic¨U …—pß A3_ipdß
 std_ulogic¨U …“pß A4_ipdß
 std_ulogic¨U …”pß A5_ipdß
 std_ulogic¨U …‘pß A6_ipdß
 std_ulogic¨U …’pß A7_ipdß
 std_ulogic¨U …÷pß A8_ipdß
 std_ulogic¨U …◊pß A9_ipdß
 std_ulogic¨U …ÿpß A10_ipdß
 std_ulogic¨U …Ÿpß A11_ipdß
 std_ulogic¨U …⁄pß A12_ipdß
 std_ulogic¨U …€pß A13_ipdß
 std_ulogic¨U …‹pß A14_ipdß
 std_ulogic¨U …›pß A15_ipdß
 std_ulogic¨U …ﬁpß A16_ipdß
 std_ulogic¨U …ﬂpß DQA0_ipdß
 std_ulogic¨U …‡pß DQA1_ipdß
 std_ulogic¨U …·pß DQA2_ipdß
 std_ulogic¨U …‚pß DQA3_ipdß
 std_ulogic¨U …„pß DQA4_ipdß
 std_ulogic¨U …‰pß DQA5_ipdß
 std_ulogic¨U …Âpß DQA6_ipdß
 std_ulogic¨U …Êpß DQA7_ipdß
 std_ulogic¨U …Ápß DQA8_ipdß
 std_ulogic¨U …Ëpß DQB0_ipdß
 std_ulogic¨U …Èpß DQB1_ipdß
 std_ulogic¨U …Ípß DQB2_ipdß
 std_ulogic¨U …Îpß DQB3_ipdß
 std_ulogic¨U …Ïpß DQB4_ipdß
 std_ulogic¨U …Ìpß DQB5_ipdß
 std_ulogic¨U …Ópß DQB6_ipdß
 std_ulogic¨U …Ôpß DQB7_ipdß
 std_ulogic¨U …pß DQB8_ipdß
 std_ulogic¨U …Òpß DQC0_ipdß
 std_ulogic¨U …Úpß DQC1_ipdß
 std_ulogic¨U …Ûpß DQC2_ipdß
 std_ulogic¨U …Ùpß DQC3_ipdß
 std_ulogic¨U …ıpß DQC4_ipdß
 std_ulogic¨U …ˆpß DQC5_ipdß
 std_ulogic¨U …˜pß DQC6_ipdß
 std_ulogic¨U …¯pß DQC7_ipdß
 std_ulogic¨U …˘pß DQC8_ipdß
 std_ulogic¨U …˙pß DQD0_ipdß
 std_ulogic¨U …˚pß DQD1_ipdß
 std_ulogic¨U …¸pß DQD2_ipdß
 std_ulogic¨U …˝pß DQD3_ipdß
 std_ulogic¨U …˛pß DQD4_ipdß
 std_ulogic¨U  ˇ   pß DQD5_ipdß
 std_ulogic¨U …pß DQD6_ipdß
 std_ulogic¨U …pß DQD7_ipdß
 std_ulogic¨U …pß DQD8_ipdß
 std_ulogic¨U …pß ADV_ipdß
 std_ulogic¨U …pß R_ipdß
 std_ulogic¨U …pß CLKENNeg_ipdß
 std_ulogic¨U …pß
 BWDNeg_ipdß
 std_ulogic¨U …pß
 BWCNeg_ipdß
 std_ulogic¨U …	pß
 BWBNeg_ipdß
 std_ulogic¨U …
pß
 BWANeg_ipdß
 std_ulogic¨U …pß
 CE1Neg_ipdß
 std_ulogic¨U …pß
 CE2Neg_ipdß
 std_ulogic¨U …pß CE2_ipdß
 std_ulogic¨U …pß CLK_ipdß
 std_ulogic¨U …pß
 LBONeg_ipdß
 std_ulogic¨1 …pß	 OENeg_ipdß
 std_ulogic¨U …)…ß Behavior9(…,ß BWDNInuß
 std_ulogic¨U …ß BWCNInuß
 std_ulogic¨U …ß BWBNInuß
 std_ulogic¨U …ß BWANInuß
 std_ulogic¨U …ß DatDInuß std_logic_vectorØ   bØ     …ß DatCInuß std_logic_vectorØ   bØ     …ß DatBInuß std_logic_vectorØ   bØ     …ß DatAInuß std_logic_vectorØ   bØ     …ß DataOutvß std_logic_vectorØ#   bØ    0¨Z …ß CLKInuß
 std_ulogic¨U … ß CKENInuß
 std_ulogic¨U …!ß	 AddressInuß std_logic_vectorØ   bØ     …"ß OENegInuß
 std_ulogic¨U …#ß RInuß
 std_ulogic¨U …$ß ADVInuß
 std_ulogic¨U …%ß CE2Inuß
 std_ulogic¨U …&ß LBONegInuß
 std_ulogic¨1 …'ß CE1NegInuß
 std_ulogic¨U …(ß CE2NegInuß
 std_ulogic¨U …),6ß BWDNInß
 BWDNeg_ipd…*ß BWCNInß
 BWCNeg_ipd…+ß BWBNInß
 BWBNeg_ipd…,ß BWANInß
 BWANeg_ipd…-ß CLKInß CLK_ipd….ß CKENInß CLKENNeg_ipd…/ß OENegInß	 OENeg_ipd…0ß RInß R_ipd…1ß ADVInß ADV_ipd…2ß CE2Inß CE2_ipd…3ß LBONegInß
 LBONeg_ipd…4ß CE1NegInß
 CE1Neg_ipd…5ß CE2NegInß
 CE2Neg_ipd…6ß DataOutØ    ß DQA0…7ß DataOutØ   ß DQA1…8ß DataOutØ   ß DQA2…9ß DataOutØ   ß DQA3…:ß DataOutØ   ß DQA4…;ß DataOutØ   ß DQA5…<ß DataOutØ   ß DQA6…=ß DataOutØ   ß DQA7…>ß DataOutØ   ß DQA8…?ß DataOutØ	   ß DQB0…@ß DataOutØ
   ß DQB1…Aß DataOutØ   ß DQB2…Bß DataOutØ   ß DQB3…Cß DataOutØ   ß DQB4…Dß DataOutØ   ß DQB5…Eß DataOutØ   ß DQB6…Fß DataOutØ   ß DQB7…Gß DataOutØ   ß DQB8…Hß DataOutØ   ß DQC0…Iß DataOutØ   ß DQC1…Jß DataOutØ   ß DQC2…Kß DataOutØ   ß DQC3…Lß DataOutØ   ß DQC4…Mß DataOutØ   ß DQC5…Nß DataOutØ   ß DQC6…Oß DataOutØ   ß DQC7…Pß DataOutØ   ß DQC8…Qß DataOutØ   ß DQD0…Rß DataOutØ   ß DQD1…Sß DataOutØ   ß DQD2…Tß DataOutØ   ß DQD3…Uß DataOutØ   ß DQD4…Vß DataOutØ    ß DQD5…Wß DataOutØ!   ß DQD6…Xß DataOutØ"   ß DQD7…Yß DataOutØ#   ß DQD8…Zß DatAInØ    ß DQA0_ipd…[ß DatAInØ   ß DQA1_ipd…\ß DatAInØ   ß DQA2_ipd…]ß DatAInØ   ß DQA3_ipd…^ß DatAInØ   ß DQA4_ipd…_ß DatAInØ   ß DQA5_ipd…`ß DatAInØ   ß DQA6_ipd…aß DatAInØ   ß DQA7_ipd…bß DatAInØ   ß DQA8_ipd…cß DatBInØ    ß DQB0_ipd…dß DatBInØ   ß DQB1_ipd…eß DatBInØ   ß DQB2_ipd…fß DatBInØ   ß DQB3_ipd…gß DatBInØ   ß DQB4_ipd…hß DatBInØ   ß DQB5_ipd…iß DatBInØ   ß DQB6_ipd…jß DatBInØ   ß DQB7_ipd…kß DatBInØ   ß DQB8_ipd…lß DatCInØ    ß DQC0_ipd…mß DatCInØ   ß DQC1_ipd…nß DatCInØ   ß DQC2_ipd…oß DatCInØ   ß DQC3_ipd…pß DatCInØ   ß DQC4_ipd…qß DatCInØ   ß DQC5_ipd…rß DatCInØ   ß DQC6_ipd…sß DatCInØ   ß DQC7_ipd…tß DatCInØ   ß DQC8_ipd…uß DatDInØ    ß DQD0_ipd…vß DatDInØ   ß DQD1_ipd…wß DatDInØ   ß DQD2_ipd…xß DatDInØ   ß DQD3_ipd…yß DatDInØ   ß DQD4_ipd…zß DatDInØ   ß DQD5_ipd…{ß DatDInØ   ß DQD6_ipd…|ß DatDInØ   ß DQD7_ipd…}ß DatDInØ   ß DQD8_ipd…~ß	 AddressInØ    ß A0_ipd…ß	 AddressInØ   ß A1_ipd…Äß	 AddressInØ   ß A2_ipd…Åß	 AddressInØ   ß A3_ipd…Çß	 AddressInØ   ß A4_ipd…Éß	 AddressInØ   ß A5_ipd…Ñß	 AddressInØ   ß A6_ipd…Öß	 AddressInØ   ß A7_ipd…Üß	 AddressInØ   ß A8_ipd…áß	 AddressInØ	   ß A9_ipd…àß	 AddressInØ
   ß A10_ipd…âß	 AddressInØ   ß A11_ipd…äß	 AddressInØ   ß A12_ipd…ãß	 AddressInØ   ß A13_ipd…åß	 AddressInØ   ß A14_ipd…çß	 AddressInØ   ß A15_ipd…éß	 AddressInØ   ß A16_ipd …èlß	 mem_state(ß deselß begin_rdß begin_wrß burst_rdß burst_wr …êpß stateß	 mem_state …ëlß sequence(gØ    aØ   .ß INTEGER`Ø   aØ    …ílß seqtab(gØ    aØ   .ß sequence …ìkß il0ß sequenceØ    Ø   Ø   Ø    …îkß il1ß sequenceØ    Ø   Ø   Ø    …ïkß il2ß sequenceØ    Ø   Ø   Ø    …ñkß il3ß sequenceØ    Ø   Ø   Ø    …ókß ilß seqtabß il0ß il1ß il2ß il3 …òkß ln0ß sequenceØ    Ø   Ø   Ø    …ôkß ln1ß sequenceØ    Ø   Ø   Ø    …ökß ln2ß sequenceØ    Ø   Ø   Ø    …õkß ln3ß sequenceØ    Ø   Ø   Ø    …úkß lnß seqtabß ln0ß ln1ß ln2ß ln3 …ùpß	 Burst_Seqß seqtab …ûpß D_zdß std_logic_vectorØ#   bØ     …ü)…†ß Burst_Setup;…°)…¢Bß LBONegIn¨1J…£ß	 Burst_Seqß il …§L…•ß	 Burst_Seqß ln …¶*B …ßD …®*; …©ß Behavior;ß BWDNInß BWCNInß BWBNInß BWANInß DatDInß DatCInß DatBInß DatAInß CLKInß CKENInß	 AddressInß RInß OENegInß ADVInß CE2Inß CE1NegInß CE2NegIn…™lß command_type(ß dsß burstß readß write …´sß Tviol_BWDN_CLKß X01¨0 …¨sß TD_BWDN_CLKß VitalTimingDataType …≠sß Tviol_BWCN_CLKß X01¨0 …Æsß TD_BWCN_CLKß VitalTimingDataType …Øsß Tviol_BWBN_CLKß X01¨0 …∞sß TD_BWBN_CLKß VitalTimingDataType …±sß Tviol_BWAN_CLKß X01¨0 …≤sß TD_BWAN_CLKß VitalTimingDataType …≥sß Tviol_CKENIn_CLKß X01¨0 …¥sß TD_CKENIn_CLKß VitalTimingDataType …µsß Tviol_ADVIn_CLKß X01¨0 …∂sß TD_ADVIn_CLKß VitalTimingDataType …∑sß Tviol_CE1NegIn_CLKß X01¨0 …∏sß TD_CE1NegIn_CLKß VitalTimingDataType …πsß Tviol_CE2NegIn_CLKß X01¨0 …∫sß TD_CE2NegIn_CLKß VitalTimingDataType …ªsß Tviol_CE2In_CLKß X01¨0 …ºsß TD_CE2In_CLKß VitalTimingDataType …Ωsß Tviol_RIn_CLKß X01¨0 …æsß
 TD_RIn_CLKß VitalTimingDataType …øsß Tviol_DatDIn_CLKß X01¨0 …¿sß TD_DatDIn_CLKß VitalTimingDataType …¡sß Tviol_DatCIn_CLKß X01¨0 …¬sß TD_DatCIn_CLKß VitalTimingDataType …√sß Tviol_DatBIn_CLKß X01¨0 …ƒsß TD_DatBIn_CLKß VitalTimingDataType …≈sß Tviol_DatAIn_CLKß X01¨0 …∆sß TD_DatAIn_CLKß VitalTimingDataType …«sß Tviol_AddressIn_CLKß X01¨0 …»sß TD_AddressIn_CLKß VitalTimingDataType ……sß	 Pviol_CLKß X01¨0 … sß PD_CLKß VitalPeriodDataTypeß VitalPeriodDataInit …Àlß MemStore(gØ    aØ÷¸  .ß INTEGER`Ø   aØˇ   …Ãsß MemDataAß MemStore …Õsß MemDataBß MemStore …Œsß MemDataCß MemStore …œsß MemDataDß MemStore …–sß MemAddrß NATURAL`Ø    aØ÷¸   …—sß MemAddr1ß NATURAL`Ø    aØ÷¸   …“sß	 startaddrß NATURAL`Ø    aØ÷¸   …”sß	 Burst_Cntß NATURAL`Ø    aØ   Ø     …‘sß memstartß NATURAL`Ø    aØ   Ø     …’sß offsetß INTEGER`Ø   aØ   Ø     …÷sß commandß command_type …◊sß BWD1ß UX01 …ÿsß BWC1ß UX01 …Ÿsß BWB1ß UX01 …⁄sß BWA1ß UX01 …€sß BWD2ß UX01 …‹sß BWC2ß UX01 …›sß BWB2ß UX01 …ﬁsß BWA2ß UX01 …ﬂsß wr1ß BOOLEANß false …‡sß wr2ß BOOLEANß false …·sß wr3ß BOOLEANß false …‚sß	 Violationß X01¨0 …„sß OBuf1ß std_logic_vectorØ#   bØ    0¨Z …‰sß OBuf2ß std_logic_vectorØ#   bØ    0¨Z …Â)…ÊBß TimingChecksOnJ…Áß VitalSetupHoldCheckß
 TestSignalß BWDNInß TestSignalName≠   "BWD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWDN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWDN_CLK …Ëß VitalSetupHoldCheckß
 TestSignalß BWCNInß TestSignalName≠   "BWC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWCN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWCN_CLK …Èß VitalSetupHoldCheckß
 TestSignalß BWBNInß TestSignalName≠   "BWB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWBN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWBN_CLK …Íß VitalSetupHoldCheckß
 TestSignalß BWANInß TestSignalName≠   "BWA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_BWANeg_CLKß SetupLowß tsetup_BWANeg_CLKß HoldHighß thold_BWANeg_CLKß HoldLowß thold_BWANeg_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_BWAN_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_BWAN_CLK …Îß VitalSetupHoldCheckß
 TestSignalß CKENInß TestSignalName≠
   "CLKENNeg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CLKENNeg_CLKß SetupLowß tsetup_CLKENNeg_CLKß HoldHighß thold_CLKENNeg_CLKß HoldLowß thold_CLKENNeg_CLKß CheckEnabledß TRUEß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CKENIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CKENIn_CLK …Ïß VitalSetupHoldCheckß
 TestSignalß ADVInß TestSignalName≠   "ADV"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_ADV_CLKß SetupLowß tsetup_ADV_CLKß HoldHighß thold_ADV_CLKß HoldLowß thold_ADV_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_ADVIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_ADVIn_CLK …Ìß VitalSetupHoldCheckß
 TestSignalß CE1NegInß TestSignalName≠   "CE1Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE1NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE1NegIn_CLK …Óß VitalSetupHoldCheckß
 TestSignalß CE2NegInß TestSignalName≠   "CE2Neg"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2NegIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2NegIn_CLK …Ôß VitalSetupHoldCheckß
 TestSignalß CE2Inß TestSignalName≠   "CE2"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_CE2_CLKß SetupLowß tsetup_CE2_CLKß HoldHighß thold_CE2_CLKß HoldLowß thold_CE2_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_CE2In_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_CE2In_CLK …ß VitalSetupHoldCheckß
 TestSignalß RInß TestSignalName≠   "R"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_R_CLKß SetupLowß tsetup_R_CLKß HoldHighß thold_R_CLKß HoldLowß thold_R_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß
 TD_RIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_RIn_CLK …Òß VitalSetupHoldCheckß
 TestSignalß	 AddressInß TestSignalName≠	   "Address"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_A0_CLKß SetupLowß tsetup_A0_CLKß HoldHighß thold_A0_CLKß HoldLowß thold_A0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_AddressIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_AddressIn_CLK …Úß VitalSetupHoldCheckß
 TestSignalß DatDInß TestSignalName≠   "DatD"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatDIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatDIn_CLK …Ûß VitalSetupHoldCheckß
 TestSignalß DatCInß TestSignalName≠   "DatC"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatCIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatCIn_CLK …Ùß VitalSetupHoldCheckß
 TestSignalß DatBInß TestSignalName≠   "DatB"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatBIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatBIn_CLK …ıß VitalSetupHoldCheckß
 TestSignalß DatAInß TestSignalName≠   "DatA"ß	 RefSignalß CLKInß RefSignalName≠   "CLK"ß	 SetupHighß tsetup_DQA0_CLKß SetupLowß tsetup_DQA0_CLKß HoldHighß thold_DQA0_CLKß HoldLowß thold_DQA0_CLKß CheckEnabledß CKENIn¨0ß RefTransition¨/ß	 HeaderMsgß InstancePath!ß partIDß
 TimingDataß TD_DatAIn_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß Tviol_DatAIn_CLK …ˆß VitalPeriodPulseCheckß
 TestSignalß CLKInß TestSignalName≠   "CLK"ß Periodß tperiod_CLK_posedgeß PulseWidthLowß tpw_CLK_negedgeß PulseWidthHighß tpw_CLK_posedgeß
 PeriodDataß PD_CLKß XOnß XOnß MsgOnß MsgOnß	 Violationß	 Pviol_CLKß	 HeaderMsgß InstancePath!ß partIDß CheckEnabledß CKENIn¨0 …˜ß	 Violationß	 Pviol_CLKXß Tviol_DatAIn_CLKXß Tviol_DatBIn_CLKXß Tviol_DatCIn_CLKXß Tviol_DatDIn_CLKXß Tviol_AddressIn_CLKXß Tviol_RIn_CLKXß Tviol_CE2In_CLKXß Tviol_CE2NegIn_CLKXß Tviol_CE1NegIn_CLKXß Tviol_ADVIn_CLKXß Tviol_CKENIn_CLKXß Tviol_BWAN_CLKXß Tviol_BWBN_CLKXß Tviol_BWCN_CLKXß Tviol_BWDN_CLK …¯Gß	 Violation¨0Hß InstancePath!ß partID!≠   ": simulation may be"!≠&   " inaccurate due to timing violations"Iß SeverityMode …˘*B …˙Bß rising_edgeß CLKInWß CKENIn¨0J…˚G_ß Is_Xß BWDNInHß InstancePath!ß partID!≠   ": Unusable value for BWDN"Iß SeverityMode …¸G_ß Is_Xß BWCNInHß InstancePath!ß partID!≠   ": Unusable value for BWCN"Iß SeverityMode …˝G_ß Is_Xß BWBNInHß InstancePath!ß partID!≠   ": Unusable value for BWBN"Iß SeverityMode …˛G_ß Is_Xß BWANInHß InstancePath!ß partID!≠   ": Unusable value for BWAN"Iß SeverityMode  ˛  G_ß Is_Xß RInHß InstancePath!ß partID!≠   ": Unusable value for R"Iß SeverityMode …G_ß Is_Xß ADVInHß InstancePath!ß partID!≠   ": Unusable value for ADV"Iß SeverityMode …G_ß Is_Xß CE2InHß InstancePath!ß partID!≠   ": Unusable value for CE2"Iß SeverityMode …G_ß Is_Xß CE1NegInHß InstancePath!ß partID!≠   ": Unusable value for CE1Neg"Iß SeverityMode …G_ß Is_Xß CE2NegInHß InstancePath!ß partID!≠   ": Unusable value for CE2Neg"Iß SeverityMode …Bß ADVIn¨0Wß CE1NegIn¨1Xß CE2NegIn¨1Xß CE2In¨0J…ß commandß ds …Kß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1Wß ADVIn¨0J…Bß RIn¨1J…	ß commandß read …
L…ß commandß write …*B …Kß ADVIn¨1Wß CE1NegIn¨0Wß CE2NegIn¨0Wß CE2In¨1J…ß commandß burst …L…Gß falseHß InstancePath!ß partID!≠   ": Could not decode "!≠
   "command."Iß SeverityMode …*B …ß wr3ß wr2 …ß wr2ß wr1 …ß wr1ß false …Bß wr3J…Bß BWA2¨0J…Bß	 Violation¨XJ…ß MemDataAß MemAddr1Ø    …L…ß MemDataAß MemAddr1ß to_natß DatAIn …*B …*B …Bß BWB2¨0J…Bß	 Violation¨XJ…ß MemDataBß MemAddr1Ø    … L…!ß MemDataBß MemAddr1ß to_natß DatBIn …"*B …#*B …$Bß BWC2¨0J…%Bß	 Violation¨XJ…&ß MemDataCß MemAddr1Ø    …'L…(ß MemDataCß MemAddr1ß to_natß DatCIn …)*B …**B …+Bß BWD2¨0J…,Bß	 Violation¨XJ…-ß MemDataDß MemAddr1Ø    ….L…/ß MemDataDß MemAddr1ß to_natß DatDIn …0*B …1*B …2*B …3ß MemAddr1ß MemAddr …4ß OBuf2ß OBuf1 …5Nß state(…6Pß desel…7Nß command(…8Pß ds…9ß OBuf10¨Z …:Pß read…;ß stateß begin_rd …<ß MemAddrß to_natß	 AddressIn …=ß	 startaddrß MemAddr …>ß memstartß to_natß	 AddressInØ   bØ     …?Bß MemDataAß MemAddrØ   J…@ß OBuf1Ø   bØ    0¨U …AKß MemDataAß MemAddrØ   J…Bß OBuf1Ø   bØ    0¨X …CL…Dß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …E*B …FBß MemDataBß MemAddrØ   J…Gß OBuf1Ø   bØ	   0¨U …HKß MemDataBß MemAddrØ   J…Iß OBuf1Ø   bØ	   0¨X …JL…Kß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …L*B …MBß MemDataCß MemAddrØ   J…Nß OBuf1Ø   bØ   0¨U …OKß MemDataCß MemAddrØ   J…Pß OBuf1Ø   bØ   0¨X …QL…Rß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …S*B …TBß MemDataDß MemAddrØ   J…Uß OBuf1Ø#   bØ   0¨U …VKß MemDataDß MemAddrØ   J…Wß OBuf1Ø#   bØ   0¨X …XL…Yß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Z*B …[Pß write…\ß stateß begin_wr …]ß MemAddrß to_natß	 AddressIn …^ß	 startaddrß MemAddr …_ß memstartß to_natß	 AddressInØ   bØ     …`ß OBuf10¨Z …aß BWA1ß BWANIn …bß BWB1ß BWBNIn …cß BWC1ß BWCNIn …dß BWD1ß BWDNIn …eß wr1ß TRUE …fPß burst…gß OBuf10¨Z …h*N …iPß begin_rd…jß	 Burst_CntØ     …kNß command(…lPß ds…mß stateß desel …nß OBuf10¨Z …oPß read…pß stateß begin_rd …qß MemAddrß to_natß	 AddressIn …rß	 startaddrß MemAddr …sß memstartß to_natß	 AddressInØ   bØ     …tBß MemDataAß MemAddrØ   J…uß OBuf1Ø   bØ    0¨U …vKß MemDataAß MemAddrØ   J…wß OBuf1Ø   bØ    0¨X …xL…yß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …z*B …{Bß MemDataBß MemAddrØ   J…|ß OBuf1Ø   bØ	   0¨U …}Kß MemDataBß MemAddrØ   J…~ß OBuf1Ø   bØ	   0¨X …L…Äß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …Å*B …ÇBß MemDataCß MemAddrØ   J…Éß OBuf1Ø   bØ   0¨U …ÑKß MemDataCß MemAddrØ   J…Öß OBuf1Ø   bØ   0¨X …ÜL…áß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …à*B …âBß MemDataDß MemAddrØ   J…äß OBuf1Ø#   bØ   0¨U …ãKß MemDataDß MemAddrØ   J…åß OBuf1Ø#   bØ   0¨X …çL…éß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …è*B …êPß write…ëß stateß begin_wr …íß MemAddrß to_natß	 AddressIn …ìß	 startaddrß MemAddr …îß memstartß to_natß	 AddressInØ   bØ     …ïß OBuf10¨Z …ñß BWA1ß BWANIn …óß BWB1ß BWBNIn …òß BWC1ß BWCNIn …ôß BWD1ß BWDNIn …öß wr1ß TRUE …õPß burst…úß stateß burst_rd …ùß	 Burst_Cntß	 Burst_CntØ    …ûBß	 Burst_CntØ   J…üß	 Burst_CntØ     …†*B …°ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …¢ß MemAddrß	 startaddrß offset …£Bß MemDataAß MemAddrØ   J…§ß OBuf1Ø   bØ    0¨U …•Kß MemDataAß MemAddrØ   J…¶ß OBuf1Ø   bØ    0¨X …ßL…®ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …©*B …™Bß MemDataBß MemAddrØ   J…´ß OBuf1Ø   bØ	   0¨U …¨Kß MemDataBß MemAddrØ   J…≠ß OBuf1Ø   bØ	   0¨X …ÆL…Øß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …∞*B …±Bß MemDataCß MemAddrØ   J…≤ß OBuf1Ø   bØ   0¨U …≥Kß MemDataCß MemAddrØ   J…¥ß OBuf1Ø   bØ   0¨X …µL…∂ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …∑*B …∏Bß MemDataDß MemAddrØ   J…πß OBuf1Ø#   bØ   0¨U …∫Kß MemDataDß MemAddrØ   J…ªß OBuf1Ø#   bØ   0¨X …ºL…Ωß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …æ*B …ø*N …¿Pß begin_wr…¡ß BWA2ß BWA1 …¬ß BWB2ß BWB1 …√ß BWC2ß BWC1 …ƒß BWD2ß BWD1 …≈ß	 Burst_CntØ     …∆Nß command(…«Pß ds…»ß stateß desel ……ß OBuf10¨Z … Pß read…Àß stateß begin_rd …Ãß MemAddrß to_natß	 AddressIn …Õß	 startaddrß MemAddr …Œß memstartß to_natß	 AddressInØ   bØ     …œBß MemDataAß MemAddrØ   J…–ß OBuf1Ø   bØ    0¨U …—Kß MemDataAß MemAddrØ   J…“ß OBuf1Ø   bØ    0¨X …”L…‘ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …’*B …÷Bß MemDataBß MemAddrØ   J…◊ß OBuf1Ø   bØ	   0¨U …ÿKß MemDataBß MemAddrØ   J…Ÿß OBuf1Ø   bØ	   0¨X …⁄L…€ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …‹*B …›Bß MemDataCß MemAddrØ   J…ﬁß OBuf1Ø   bØ   0¨U …ﬂKß MemDataCß MemAddrØ   J…‡ß OBuf1Ø   bØ   0¨X …·L…‚ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …„*B …‰Bß MemDataDß MemAddrØ   J…Âß OBuf1Ø#   bØ   0¨U …ÊKß MemDataDß MemAddrØ   J…Áß OBuf1Ø#   bØ   0¨X …ËL…Èß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …Í*B …ÎPß write…Ïß stateß begin_wr …Ìß MemAddrß to_natß	 AddressIn …Óß	 startaddrß MemAddr …Ôß OBuf10¨Z …ß BWA1ß BWANIn …Òß BWB1ß BWBNIn …Úß BWC1ß BWCNIn …Ûß BWD1ß BWDNIn …Ùß wr1ß TRUE …ıPß burst…ˆß stateß burst_wr …˜ß	 Burst_Cntß	 Burst_CntØ    …¯Bß	 Burst_CntØ   J…˘ß	 Burst_CntØ     …˙*B …˚ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …¸ß MemAddrß	 startaddrß offset …˝ß BWA1ß BWANIn …˛ß BWB1ß BWBNIn  ˝  ß BWC1ß BWCNIn …ß BWD1ß BWDNIn …ß wr1ß TRUE …*N …Pß burst_rd…Nß command(…Pß ds…ß stateß desel …ß OBuf10¨Z …	Pß read…
ß stateß begin_rd …ß MemAddrß to_natß	 AddressIn …ß	 startaddrß MemAddr …ß memstartß to_natß	 AddressInØ   bØ     …Bß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨U …Kß MemDataAß MemAddrØ   J…ß OBuf1Ø   bØ    0¨X …L…ß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …*B …Bß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨U …Kß MemDataBß MemAddrØ   J…ß OBuf1Ø   bØ	   0¨X …L…ß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …*B …Bß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨U …Kß MemDataCß MemAddrØ   J…ß OBuf1Ø   bØ   0¨X … L…!ß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …"*B …#Bß MemDataDß MemAddrØ   J…$ß OBuf1Ø#   bØ   0¨U …%Kß MemDataDß MemAddrØ   J…&ß OBuf1Ø#   bØ   0¨X …'L…(ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …)*B …*Pß write…+ß stateß begin_wr …,ß MemAddrß to_natß	 AddressIn …-ß	 startaddrß MemAddr ….ß memstartß to_natß	 AddressInØ   bØ     …/ß OBuf10¨Z …0ß BWA1ß BWANIn …1ß BWB1ß BWBNIn …2ß BWC1ß BWCNIn …3ß BWD1ß BWDNIn …4ß wr1ß TRUE …5Pß burst…6ß	 Burst_Cntß	 Burst_CntØ    …7Bß	 Burst_CntØ   J…8ß	 Burst_CntØ     …9*B …:ß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …;ß MemAddrß	 startaddrß offset …<Bß MemDataAß MemAddrØ   J…=ß OBuf1Ø   bØ    0¨U …>Kß MemDataAß MemAddrØ   J…?ß OBuf1Ø   bØ    0¨X …@L…Aß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …B*B …CBß MemDataBß MemAddrØ   J…Dß OBuf1Ø   bØ	   0¨U …EKß MemDataBß MemAddrØ   J…Fß OBuf1Ø   bØ	   0¨X …GL…Hß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …I*B …JBß MemDataCß MemAddrØ   J…Kß OBuf1Ø   bØ   0¨U …LKß MemDataCß MemAddrØ   J…Mß OBuf1Ø   bØ   0¨X …NL…Oß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …P*B …QBß MemDataDß MemAddrØ   J…Rß OBuf1Ø#   bØ   0¨U …SKß MemDataDß MemAddrØ   J…Tß OBuf1Ø#   bØ   0¨X …UL…Vß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …W*B …X*N …YPß burst_wr…ZNß command(…[Pß ds…\ß stateß desel …]ß OBuf10¨Z …^Pß read…_ß stateß begin_rd …`ß MemAddrß to_natß	 AddressIn …aß	 startaddrß MemAddr …bß memstartß to_natß	 AddressInØ   bØ     …cBß MemDataAß MemAddrØ   J…dß OBuf1Ø   bØ    0¨U …eKß MemDataAß MemAddrØ   J…fß OBuf1Ø   bØ    0¨X …gL…hß OBuf1Ø   bØ    ß to_slvß MemDataAß MemAddrØ	    …i*B …jBß MemDataBß MemAddrØ   J…kß OBuf1Ø   bØ	   0¨U …lKß MemDataBß MemAddrØ   J…mß OBuf1Ø   bØ	   0¨X …nL…oß OBuf1Ø   bØ	   ß to_slvß MemDataBß MemAddrØ	    …p*B …qBß MemDataCß MemAddrØ   J…rß OBuf1Ø   bØ   0¨U …sKß MemDataCß MemAddrØ   J…tß OBuf1Ø   bØ   0¨X …uL…vß OBuf1Ø   bØ   ß to_slvß MemDataCß MemAddrØ	    …w*B …xBß MemDataDß MemAddrØ   J…yß OBuf1Ø#   bØ   0¨U …zKß MemDataDß MemAddrØ   J…{ß OBuf1Ø#   bØ   0¨X …|L…}ß OBuf1Ø#   bØ   ß to_slvß MemDataDß MemAddrØ	    …~*B …Pß write…Äß stateß begin_wr …Åß MemAddrß to_natß	 AddressIn …Çß	 startaddrß MemAddr …Éß memstartß to_natß	 AddressInØ   bØ     …Ñß OBuf10¨Z …Öß BWA1ß BWANIn …Üß BWB1ß BWBNIn …áß BWC1ß BWCNIn …àß BWD1ß BWDNIn …âß wr1ß TRUE …äPß burst…ãß	 Burst_Cntß	 Burst_CntØ    …åBß	 Burst_CntØ   J…çß	 Burst_CntØ     …é*B …èß offsetß	 Burst_Seqß memstartß	 Burst_Cnt …êß MemAddrß	 startaddrß offset …ëß BWA1ß BWANIn …íß BWB1ß BWBNIn …ìß BWC1ß BWCNIn …îß BWD1ß BWDNIn …ïß wr1ß TRUE …ñ*N …ó*N …òBß OENegIn¨0J…ôß D_zd0¨Zß OBuf2}Ø   ß ns …ö*B …õ*B …úBß OENegIn¨1J…ùß D_zd0¨Z …ûL…üß D_zdß OBuf2 …†*B …°*; …¢ß
 DataOutBlk/ß iuØ   bØ    A…£ß DataOut_Delay;ß D_zdß i…§sß D_GlitchDataß VitalGlitchDataArrayTypeØ   bØ     …•)…¶ß VitalPathDelay01Zß	 OutSignalß DataOutß iß OutSignalName≠   "Data"ß OutTempß D_zdß iß Modeß VitalTransportß
 GlitchDataß D_GlitchDataß iß PathsØ   ß InputChangeTimeß CLKInß
 LAST_EVENTß	 PathDelayß tpd_CLK_DQA0ß PathConditionß OENegIn¨0Ø   ß InputChangeTimeß OENegInß
 LAST_EVENTß	 PathDelayß tpd_OENeg_DQA0ß PathConditionß TRUE …ß*; …®*Aß
 DataOutBlk …©*9ß Behavior …™ß	 WireDelay9(…´)…¨ß w_1ß VitalWireDelayß A0_ipdß A0ß tipd_A0 …≠ß w_2ß VitalWireDelayß A1_ipdß A1ß tipd_A1 …Æß w_3ß VitalWireDelayß A2_ipdß A2ß tipd_A2 …Øß w_4ß VitalWireDelayß A3_ipdß A3ß tipd_A3 …∞ß w_5ß VitalWireDelayß A4_ipdß A4ß tipd_A4 …±ß w_6ß VitalWireDelayß A5_ipdß A5ß tipd_A5 …≤ß w_7ß VitalWireDelayß A6_ipdß A6ß tipd_A6 …≥ß w_8ß VitalWireDelayß A7_ipdß A7ß tipd_A7 …¥ß w_9ß VitalWireDelayß A8_ipdß A8ß tipd_A8 …µß w_10ß VitalWireDelayß A9_ipdß A9ß tipd_A9 …∂ß w_11ß VitalWireDelayß A10_ipdß A10ß tipd_A10 …∑ß w_12ß VitalWireDelayß A11_ipdß A11ß tipd_A11 …∏ß w_13ß VitalWireDelayß A12_ipdß A12ß tipd_A12 …πß w_14ß VitalWireDelayß A13_ipdß A13ß tipd_A13 …∫ß w_15ß VitalWireDelayß A14_ipdß A14ß tipd_A14 …ªß w_16ß VitalWireDelayß A15_ipdß A15ß tipd_A15 …ºß w_17ß VitalWireDelayß A16_ipdß A16ß tipd_A16 …Ωß w_21ß VitalWireDelayß DQA0_ipdß DQA0ß	 tipd_DQA0 …æß w_22ß VitalWireDelayß DQA1_ipdß DQA1ß	 tipd_DQA1 …øß w_23ß VitalWireDelayß DQA2_ipdß DQA2ß	 tipd_DQA2 …¿ß w_24ß VitalWireDelayß DQA3_ipdß DQA3ß	 tipd_DQA3 …¡ß w_25ß VitalWireDelayß DQA4_ipdß DQA4ß	 tipd_DQA4 …¬ß w_26ß VitalWireDelayß DQA5_ipdß DQA5ß	 tipd_DQA5 …√ß w_27ß VitalWireDelayß DQA6_ipdß DQA6ß	 tipd_DQA6 …ƒß w_28ß VitalWireDelayß DQA7_ipdß DQA7ß	 tipd_DQA7 …≈ß w_29ß VitalWireDelayß DQA8_ipdß DQA8ß	 tipd_DQA8 …∆ß w_31ß VitalWireDelayß DQB0_ipdß DQB0ß	 tipd_DQB0 …«ß w_32ß VitalWireDelayß DQB1_ipdß DQB1ß	 tipd_DQB1 …»ß w_33ß VitalWireDelayß DQB2_ipdß DQB2ß	 tipd_DQB2 ……ß w_34ß VitalWireDelayß DQB3_ipdß DQB3ß	 tipd_DQB3 … ß w_35ß VitalWireDelayß DQB4_ipdß DQB4ß	 tipd_DQB4 …Àß w_36ß VitalWireDelayß DQB5_ipdß DQB5ß	 tipd_DQB5 …Ãß w_37ß VitalWireDelayß DQB6_ipdß DQB6ß	 tipd_DQB6 …Õß w_38ß VitalWireDelayß DQB7_ipdß DQB7ß	 tipd_DQB7 …Œß w_39ß VitalWireDelayß DQB8_ipdß DQB8ß	 tipd_DQB8 …œß w_41ß VitalWireDelayß DQC0_ipdß DQC0ß	 tipd_DQC0 …–ß w_42ß VitalWireDelayß DQC1_ipdß DQC1ß	 tipd_DQC1 …—ß w_43ß VitalWireDelayß DQC2_ipdß DQC2ß	 tipd_DQC2 …“ß w_44ß VitalWireDelayß DQC3_ipdß DQC3ß	 tipd_DQC3 …”ß w_45ß VitalWireDelayß DQC4_ipdß DQC4ß	 tipd_DQC4 …‘ß w_46ß VitalWireDelayß DQC5_ipdß DQC5ß	 tipd_DQC5 …’ß w_47ß VitalWireDelayß DQC6_ipdß DQC6ß	 tipd_DQC6 …÷ß w_48ß VitalWireDelayß DQC7_ipdß DQC7ß	 tipd_DQC7 …◊ß w_49ß VitalWireDelayß DQC8_ipdß DQC8ß	 tipd_DQC8 …ÿß w_51ß VitalWireDelayß DQD0_ipdß DQD0ß	 tipd_DQD0 …Ÿß w_52ß VitalWireDelayß DQD1_ipdß DQD1ß	 tipd_DQD1 …⁄ß w_53ß VitalWireDelayß DQD2_ipdß DQD2ß	 tipd_DQD2 …€ß w_54ß VitalWireDelayß DQD3_ipdß DQD3ß	 tipd_DQD3 …‹ß w_55ß VitalWireDelayß DQD4_ipdß DQD4ß	 tipd_DQD4 …›ß w_56ß VitalWireDelayß DQD5_ipdß DQD5ß	 tipd_DQD5 …ﬁß w_57ß VitalWireDelayß DQD6_ipdß DQD6ß	 tipd_DQD6 …ﬂß w_58ß VitalWireDelayß DQD7_ipdß DQD7ß	 tipd_DQD7 …‡ß w_59ß VitalWireDelayß DQD8_ipdß DQD8ß	 tipd_DQD8 …·ß w_61ß VitalWireDelayß ADV_ipdß ADVß tipd_ADV …‚ß w_62ß VitalWireDelayß R_ipdß Rß tipd_R …„ß w_63ß VitalWireDelayß CLKENNeg_ipdß CLKENNegß tipd_CLKENNeg …‰ß w_64ß VitalWireDelayß
 BWDNeg_ipdß BWDNegß tipd_BWDNeg …Âß w_65ß VitalWireDelayß
 BWCNeg_ipdß BWCNegß tipd_BWCNeg …Êß w_66ß VitalWireDelayß
 BWBNeg_ipdß BWBNegß tipd_BWBNeg …Áß w_67ß VitalWireDelayß
 BWANeg_ipdß BWANegß tipd_BWANeg …Ëß w_68ß VitalWireDelayß
 CE1Neg_ipdß CE1Negß tipd_CE1Neg …Èß w_69ß VitalWireDelayß
 CE2Neg_ipdß CE2Negß tipd_CE2Neg …Íß w_70ß VitalWireDelayß CE2_ipdß CE2ß tipd_CE2 …Îß w_71ß VitalWireDelayß CLK_ipdß CLKß tipd_CLK …Ïß w_72ß VitalWireDelayß
 LBONeg_ipdß LBONegß tipd_LBONeg …Ìß w_73ß VitalWireDelayß	 OENeg_ipdß OENegß
 tipd_OENeg …Ó*9ß	 WireDelay …*ß rtl ™
V 000076 60 7 1556616499620 ./compile/idt71v3556.vhd*idt71v3556|21+rtl__opt
2V 000042 11 6216 1556616499551 idt71v3556
E idt71v3556 VHDL
L STD;IEEE;
U STD.STANDARD;ieee.vital_timing;ieee.std_logic_1164;
G InstancePath STRING = DefaultInstancePath
G MsgOn BOOLEAN = DefaultMsgOn
G SeverityMode SEVERITY_LEVEL = WARNING
G thold_A0_CLK VitalDelayType = UnitDelay
G thold_ADV_CLK VitalDelayType = UnitDelay
G thold_BWANeg_CLK VitalDelayType = UnitDelay
G thold_CE2_CLK VitalDelayType = UnitDelay
G thold_CLKENNeg_CLK VitalDelayType = UnitDelay
G thold_DQA0_CLK VitalDelayType = UnitDelay
G thold_R_CLK VitalDelayType = UnitDelay
G TimingChecksOn BOOLEAN = DefaultTimingChecks
G TimingModel STRING = DefaultTimingModel
G tipd_A0 VitalDelayType01 = VitalZeroDelay01
G tipd_A1 VitalDelayType01 = VitalZeroDelay01
G tipd_A10 VitalDelayType01 = VitalZeroDelay01
G tipd_A11 VitalDelayType01 = VitalZeroDelay01
G tipd_A12 VitalDelayType01 = VitalZeroDelay01
G tipd_A13 VitalDelayType01 = VitalZeroDelay01
G tipd_A14 VitalDelayType01 = VitalZeroDelay01
G tipd_A15 VitalDelayType01 = VitalZeroDelay01
G tipd_A16 VitalDelayType01 = VitalZeroDelay01
G tipd_A2 VitalDelayType01 = VitalZeroDelay01
G tipd_A3 VitalDelayType01 = VitalZeroDelay01
G tipd_A4 VitalDelayType01 = VitalZeroDelay01
G tipd_A5 VitalDelayType01 = VitalZeroDelay01
G tipd_A6 VitalDelayType01 = VitalZeroDelay01
G tipd_A7 VitalDelayType01 = VitalZeroDelay01
G tipd_A8 VitalDelayType01 = VitalZeroDelay01
G tipd_A9 VitalDelayType01 = VitalZeroDelay01
G tipd_ADV VitalDelayType01 = VitalZeroDelay01
G tipd_BWANeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWBNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWCNeg VitalDelayType01 = VitalZeroDelay01
G tipd_BWDNeg VitalDelayType01 = VitalZeroDelay01
G tipd_CE1Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CE2 VitalDelayType01 = VitalZeroDelay01
G tipd_CE2Neg VitalDelayType01 = VitalZeroDelay01
G tipd_CLK VitalDelayType01 = VitalZeroDelay01
G tipd_CLKENNeg VitalDelayType01 = VitalZeroDelay01
G tipd_DQA0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQA8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQB8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQC8 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD0 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD1 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD2 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD3 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD4 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD5 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD6 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD7 VitalDelayType01 = VitalZeroDelay01
G tipd_DQD8 VitalDelayType01 = VitalZeroDelay01
G tipd_LBONeg VitalDelayType01 = VitalZeroDelay01
G tipd_OENeg VitalDelayType01 = VitalZeroDelay01
G tipd_R VitalDelayType01 = VitalZeroDelay01
G tpd_CLK_DQA0 VitalDelayType01Z = UnitDelay01Z
G tpd_OENeg_DQA0 VitalDelayType01Z = UnitDelay01Z
G tperiod_CLK_posedge VitalDelayType = UnitDelay
G tpw_CLK_negedge VitalDelayType = UnitDelay
G tpw_CLK_posedge VitalDelayType = UnitDelay
G tsetup_A0_CLK VitalDelayType = UnitDelay
G tsetup_ADV_CLK VitalDelayType = UnitDelay
G tsetup_BWANeg_CLK VitalDelayType = UnitDelay
G tsetup_CE2_CLK VitalDelayType = UnitDelay
G tsetup_CLKENNeg_CLK VitalDelayType = UnitDelay
G tsetup_DQA0_CLK VitalDelayType = UnitDelay
G tsetup_R_CLK VitalDelayType = UnitDelay
G XOn BOOLEAN = DefaultXon
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P A16 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P ADV _in std_logic = 'U'
P BWANeg _in std_logic = 'U'
P BWBNeg _in std_logic = 'U'
P BWCNeg _in std_logic = 'U'
P BWDNeg _in std_logic = 'U'
P CE1Neg _in std_logic = 'U'
P CE2 _in std_logic = 'U'
P CE2Neg _in std_logic = 'U'
P CLK _in std_logic = 'U'
P CLKENNeg _in std_logic = 'U'
P LBONeg _in std_logic = '1'
P OENeg _in std_logic = 'U'
P R _in std_logic = 'U'
P DQA0 _inout std_logic = 'U'
P DQA1 _inout std_logic = 'U'
P DQA2 _inout std_logic = 'U'
P DQA3 _inout std_logic = 'U'
P DQA4 _inout std_logic = 'U'
P DQA5 _inout std_logic = 'U'
P DQA6 _inout std_logic = 'U'
P DQA7 _inout std_logic = 'U'
P DQA8 _inout std_logic = 'U'
P DQB0 _inout std_logic = 'U'
P DQB1 _inout std_logic = 'U'
P DQB2 _inout std_logic = 'U'
P DQB3 _inout std_logic = 'U'
P DQB4 _inout std_logic = 'U'
P DQB5 _inout std_logic = 'U'
P DQB6 _inout std_logic = 'U'
P DQB7 _inout std_logic = 'U'
P DQB8 _inout std_logic = 'U'
P DQC0 _inout std_logic = 'U'
P DQC1 _inout std_logic = 'U'
P DQC2 _inout std_logic = 'U'
P DQC3 _inout std_logic = 'U'
P DQC4 _inout std_logic = 'U'
P DQC5 _inout std_logic = 'U'
P DQC6 _inout std_logic = 'U'
P DQC7 _inout std_logic = 'U'
P DQC8 _inout std_logic = 'U'
P DQD0 _inout std_logic = 'U'
P DQD1 _inout std_logic = 'U'
P DQD2 _inout std_logic = 'U'
P DQD3 _inout std_logic = 'U'
P DQD4 _inout std_logic = 'U'
P DQD5 _inout std_logic = 'U'
P DQD6 _inout std_logic = 'U'
P DQD7 _inout std_logic = 'U'
P DQD8 _inout std_logic = 'U'
X idt71v3556
V 000042 11 4822 1556616499551 idt71v3556
#VLB_VERSION 59
#INFO
idt71v3556
E 1556616499551
160
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
~STRING~12 0 5 66 1 . 32
InstancePath 1 30 179 1 . 32
MsgOn 2 30 281 1 . 33
SeverityMode 3 30 372 1 . 34
thold_A0_CLK 4 30 449 1 . 35
thold_ADV_CLK 5 30 564 1 . 36
thold_BWANeg_CLK 6 30 679 1 . 37
thold_CE2_CLK 7 30 794 1 . 38
thold_CLKENNeg_CLK 8 30 909 1 . 39
thold_DQA0_CLK 9 30 1024 1 . 40
thold_R_CLK 10 30 1139 1 . 41
TimingChecksOn 11 30 1255 1 . 42
~STRING~121 12 5 1347 1 . 43
TimingModel 13 30 1461 1 . 43
tipd_A0 14 30 1567 1 . 44
tipd_A1 15 30 1672 1 . 45
tipd_A10 16 30 1777 1 . 46
tipd_A11 17 30 1882 1 . 47
tipd_A12 18 30 1987 1 . 48
tipd_A13 19 30 2092 1 . 49
tipd_A14 20 30 2197 1 . 50
tipd_A15 21 30 2302 1 . 51
tipd_A16 22 30 2407 1 . 52
tipd_A2 23 30 2512 1 . 53
tipd_A3 24 30 2617 1 . 54
tipd_A4 25 30 2722 1 . 55
tipd_A5 26 30 2827 1 . 56
tipd_A6 27 30 2932 1 . 57
tipd_A7 28 30 3037 1 . 58
tipd_A8 29 30 3142 1 . 59
tipd_A9 30 30 3247 1 . 60
tipd_ADV 31 30 3352 1 . 61
tipd_BWANeg 32 30 3457 1 . 62
tipd_BWBNeg 33 30 3562 1 . 63
tipd_BWCNeg 34 30 3667 1 . 64
tipd_BWDNeg 35 30 3772 1 . 65
tipd_CE1Neg 36 30 3877 1 . 66
tipd_CE2 37 30 3982 1 . 67
tipd_CE2Neg 38 30 4087 1 . 68
tipd_CLK 39 30 4192 1 . 69
tipd_CLKENNeg 40 30 4297 1 . 70
tipd_DQA0 41 30 4402 1 . 71
tipd_DQA1 42 30 4507 1 . 72
tipd_DQA2 43 30 4612 1 . 73
tipd_DQA3 44 30 4717 1 . 74
tipd_DQA4 45 30 4822 1 . 75
tipd_DQA5 46 30 4927 1 . 76
tipd_DQA6 47 30 5032 1 . 77
tipd_DQA7 48 30 5137 1 . 78
tipd_DQA8 49 30 5242 1 . 79
tipd_DQB0 50 30 5347 1 . 80
tipd_DQB1 51 30 5452 1 . 81
tipd_DQB2 52 30 5557 1 . 82
tipd_DQB3 53 30 5662 1 . 83
tipd_DQB4 54 30 5767 1 . 84
tipd_DQB5 55 30 5872 1 . 85
tipd_DQB6 56 30 5977 1 . 86
tipd_DQB7 57 30 6082 1 . 87
tipd_DQB8 58 30 6187 1 . 88
tipd_DQC0 59 30 6292 1 . 89
tipd_DQC1 60 30 6397 1 . 90
tipd_DQC2 61 30 6502 1 . 91
tipd_DQC3 62 30 6607 1 . 92
tipd_DQC4 63 30 6712 1 . 93
tipd_DQC5 64 30 6817 1 . 94
tipd_DQC6 65 30 6922 1 . 95
tipd_DQC7 66 30 7027 1 . 96
tipd_DQC8 67 30 7132 1 . 97
tipd_DQD0 68 30 7237 1 . 98
tipd_DQD1 69 30 7342 1 . 99
tipd_DQD2 70 30 7447 1 . 100
tipd_DQD3 71 30 7552 1 . 101
tipd_DQD4 72 30 7657 1 . 102
tipd_DQD5 73 30 7762 1 . 103
tipd_DQD6 74 30 7867 1 . 104
tipd_DQD7 75 30 7972 1 . 105
tipd_DQD8 76 30 8077 1 . 106
tipd_LBONeg 77 30 8182 1 . 107
tipd_OENeg 78 30 8287 1 . 108
tipd_R 79 30 8392 1 . 109
tpd_CLK_DQA0 80 30 8497 1 . 110
tpd_OENeg_DQA0 81 30 8594 1 . 111
tperiod_CLK_posedge 82 30 8691 1 . 112
tpw_CLK_negedge 83 30 8809 1 . 113
tpw_CLK_posedge 84 30 8927 1 . 114
tsetup_A0_CLK 85 30 9045 1 . 115
tsetup_ADV_CLK 86 30 9163 1 . 116
tsetup_BWANeg_CLK 87 30 9281 1 . 117
tsetup_CE2_CLK 88 30 9399 1 . 118
tsetup_CLKENNeg_CLK 89 30 9517 1 . 119
tsetup_DQA0_CLK 90 30 9635 1 . 120
tsetup_R_CLK 91 30 9753 1 . 121
XOn 92 30 9871 1 . 122
A0 93 29 9964 1 . 125
A1 94 29 10073 1 . 126
A10 95 29 10182 1 . 127
A11 96 29 10291 1 . 128
A12 97 29 10400 1 . 129
A13 98 29 10509 1 . 130
A14 99 29 10618 1 . 131
A15 100 29 10727 1 . 132
A16 101 29 10837 1 . 133
A2 102 29 10947 1 . 134
A3 103 29 11057 1 . 135
A4 104 29 11169 1 . 136
A5 105 29 11281 1 . 137
A6 106 29 11393 1 . 138
A7 107 29 11505 1 . 139
A8 108 29 11617 1 . 140
A9 109 29 11729 1 . 141
ADV 110 29 11841 1 . 142
BWANeg 111 29 11953 1 . 143
BWBNeg 112 29 12065 1 . 144
BWCNeg 113 29 12177 1 . 145
BWDNeg 114 29 12289 1 . 146
CE1Neg 115 29 12401 1 . 147
CE2 116 29 12513 1 . 148
CE2Neg 117 29 12625 1 . 149
CLK 118 29 12737 1 . 150
CLKENNeg 119 29 12849 1 . 151
LBONeg 120 29 12961 1 . 152
OENeg 121 29 13073 1 . 153
R 122 29 13185 1 . 154
DQA0 123 29 13297 1 . 155
DQA1 124 29 13409 1 . 156
DQA2 125 29 13521 1 . 157
DQA3 126 29 13633 1 . 158
DQA4 127 29 13745 1 . 159
DQA5 128 29 13857 1 . 160
DQA6 129 29 13969 1 . 161
DQA7 130 29 14081 1 . 162
DQA8 131 29 14193 1 . 163
DQB0 132 29 14305 1 . 164
DQB1 133 29 14417 1 . 165
DQB2 134 29 14529 1 . 166
DQB3 135 29 14641 1 . 167
DQB4 136 29 14753 1 . 168
DQB5 137 29 14865 1 . 169
DQB6 138 29 14977 1 . 170
DQB7 139 29 15089 1 . 171
DQB8 140 29 15201 1 . 172
DQC0 141 29 15313 1 . 173
DQC1 142 29 15425 1 . 174
DQC2 143 29 15537 1 . 175
DQC3 144 29 15649 1 . 176
DQC4 145 29 15761 1 . 177
DQC5 146 29 15873 1 . 178
DQC6 147 29 15985 1 . 179
DQC7 148 29 16097 1 . 180
DQC8 149 29 16209 1 . 181
DQD0 150 29 16321 1 . 182
DQD1 151 29 16433 1 . 183
DQD2 152 29 16545 1 . 184
DQD3 153 29 16657 1 . 185
DQD4 154 29 16769 1 . 186
DQD5 155 29 16881 1 . 187
DQD6 156 29 16993 1 . 188
DQD7 157 29 17105 1 . 189
DQD8 158 29 17217 1 . 190
VITAL_LEVEL0 159 11 17329 1 . 193
#SPECIFICATION 
159
#END
V 000031 54 17453 0 idt71v3556
12
1
12
00000030
1
./compile/idt71v3556.vhd
4
1
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 1 0
0
1
12 ~ ~ 0 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
16
0
1
30
1
30
12 ~ ~ 2 1
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
19
0
1
30
1
30
12 ~ ~ 3 2
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
0
1
30
1
30
12 ~ ~ 4 3
3
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 5 4
4
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 6 5
5
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 7 6
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 8 7
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 9 8
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 10 9
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
3
0
1
30
1
30
12 ~ ~ 11 10
10
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
17
0
1
5
513
5
12 ~ ~ 12 1
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
0
1
30
1
30
12 ~ ~ 13 11
11
1
12 ~ ~ 12 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
0
1
30
1
30
12 ~ ~ 14 12
12
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 15 13
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 16 14
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 17 15
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 18 16
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 19 17
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 20 18
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 21 19
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 22 20
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 23 21
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 24 22
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 25 23
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 26 24
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 27 25
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 28 26
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 29 27
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 30 28
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 31 29
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 32 30
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 33 31
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 34 32
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 35 33
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 36 34
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 37 35
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 38 36
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 39 37
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 40 38
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 41 39
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 42 40
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 43 41
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 44 42
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 45 43
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 46 44
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 47 45
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 48 46
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 49 47
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 50 48
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 51 49
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 52 50
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 53 51
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 54 52
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 55 53
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 56 54
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 57 55
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 58 56
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 59 57
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 60 58
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 61 59
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 62 60
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 63 61
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 64 62
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 65 63
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 66 64
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 67 65
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 68 66
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 69 67
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 70 68
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 71 69
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 72 70
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 73 71
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 74 72
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 75 73
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 76 74
74
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 77 75
75
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 78 76
76
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 79 77
77
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
11
0
1
30
1
30
12 ~ ~ 80 78
78
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 81 79
79
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
1
0
1
30
1
30
12 ~ ~ 82 80
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
6
0
1
30
1
30
12 ~ ~ 83 81
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 84 82
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
7
0
1
30
1
30
12 ~ ~ 85 83
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 86 84
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 87 85
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 88 86
86
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 89 87
87
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 90 88
88
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 91 89
89
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
2
0
1
30
1
30
12 ~ ~ 92 90
90
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
18
0
1
29
1
29
12 ~ ~ 93 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 94 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 95 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 96 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 97 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 98 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 99 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 100 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 101 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 102 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 103 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 104 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 105 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 106 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 107 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 108 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 109 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 110 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 111 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 112 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 113 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 114 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 115 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 116 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 117 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 118 25
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 119 26
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 120 27
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
0
1
29
1
29
12 ~ ~ 121 28
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 122 29
29
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 123 30
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 124 31
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 125 32
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 126 33
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 127 34
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 128 35
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 129 36
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 130 37
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 131 38
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 132 39
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 133 40
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 134 41
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 135 42
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 136 43
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 137 44
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 138 45
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 139 46
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 140 47
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 141 48
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 142 49
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 143 50
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 144 51
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 145 52
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 146 53
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 147 54
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 148 55
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 149 56
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 150 57
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 151 58
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 152 59
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 153 60
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 154 61
61
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 155 62
62
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 156 63
63
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 157 64
64
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 158 65
65
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
11
1
11
12 ~ ~ 159 0
0
73
1
15 STD STANDARD 0 0
1
1
1
145
69
1
TRUE
0
0
1
1
1
157
1
1
idt71v3556
0
0
1
12
idt71v3556
zaz
0
0
0
V 000066 60 820 1556616499694 ./compile/pipe_stage.vhd*pipe_stage
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß
 pipe_stage(…+…ß ASIZEß INTEGERØ$    …ß BWSIZEß INTEGERØ    …ß DSIZEß INTEGERØ   … …,…ß addr_adv_ld_nuß	 std_logic … ß clkuß	 std_logic …!ß rd_wr_nuß	 std_logic …"ß resetuß	 std_logic …#ß addruß std_logic_vectorß ASIZEØ   bØ     …$ß data_inuß std_logic_vectorß DSIZEØ   bØ     …%ß data_outuß std_logic_vectorß DSIZEØ   bØ     …&ß dmuß std_logic_vectorß BWSIZEØ   bØ     …'ß addr_adv_ld_n_regvß	 std_logic …(ß rd_wr_n_regvß	 std_logic …)ß addr_regvß std_logic_vectorß ASIZEØ   bØ     …*ß data_in_regvß std_logic_vectorß DSIZEØ   bØ     …+ß data_out_regvß std_logic_vectorß DSIZEØ   bØ     …,ß dm_regvß std_logic_vectorß BWSIZEØ   bØ    …- ….*ß
 pipe_stage ™
V 000069 60 7 1556616499694 ./compile/pipe_stage.vhd*pipe_stage__opt
2V 000044 52 38            1556616499728 rtl
0_______
58
RTL
3
14
std
.
.
0
0
0
V 000073 60 425 1556616499725 ./compile/pipe_stage.vhd*pipe_stage|21+RTL
Ver. 1.01
     …08ß RTL.ß
 pipe_stage(…2)…6;ß clkß reset…7)…8Bß reset¨1J…9ß addr_reg0¨0 …:ß data_in_reg0¨0 …;ß data_out_reg0¨0 …<ß rd_wr_n_reg¨0 …=ß addr_adv_ld_n_reg¨0 …>ß dm_reg0¨0 …?*B …@Bß clk¨1J…Aß addr_regß addr …Bß data_in_regß data_in …Cß data_out_regß data_out …Dß rd_wr_n_regß rd_wr_n …Eß addr_adv_ld_n_regß addr_adv_ld_n …Fß dm_regß dm …G*B …H*; …J*ß RTL ™
V 000076 60 7 1556616499725 ./compile/pipe_stage.vhd*pipe_stage|21+RTL__opt
2V 000041 11 646 1556616499695 pipe_stage
E pipe_stage VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 36
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 17
P addr_adv_ld_n _in std_logic
P clk _in std_logic
P rd_wr_n _in std_logic
P reset _in std_logic
P addr _in std_logic_vector[ASIZE-1:0]
P data_in _in std_logic_vector[DSIZE-1:0]
P data_out _in std_logic_vector[DSIZE-1:0]
P dm _in std_logic_vector[BWSIZE-1:0]
P addr_adv_ld_n_reg _out std_logic
P rd_wr_n_reg _out std_logic
P addr_reg _out std_logic_vector[ASIZE-1:0]
P data_in_reg _out std_logic_vector[DSIZE-1:0]
P data_out_reg _out std_logic_vector[DSIZE-1:0]
P dm_reg _out std_logic_vector[BWSIZE-1:0]
X pipe_stage
V 000042 11 1596 1556616499695 pipe_stage
#VLB_VERSION 59
#INFO
pipe_stage
E 1556616499695
48
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 65 1 . 26
BWSIZE 1 30 142 1 . 27
DSIZE 2 30 218 1 . 28
addr_adv_ld_n 3 29 295 1 . 31
clk 4 29 385 1 . 32
rd_wr_n 5 29 475 1 . 33
reset 6 29 565 1 . 34
~std_logic_vector{{ASIZE-1}~downto~0}~12 7 5 654 1 . 35
~NATURAL~range~{ASIZE-1}~downto~0~12 8 5 934 1 . 35
"-" 12 10 1188 0 . 0
~ANONYMOUS 13 24 1257 0 . 0
~ANONYMOUS 14 24 1310 0 . 0
addr 24 29 1365 1 . 35
~std_logic_vector{{DSIZE-1}~downto~0}~12 25 5 1439 1 . 36
~NATURAL~range~{DSIZE-1}~downto~0~12 26 5 1721 1 . 36
data_in 27 29 1976 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~122 28 5 2051 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~121 29 5 2333 1 . 37
data_out 30 29 2588 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 31 5 2663 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 32 5 2945 1 . 38
dm 33 29 3200 1 . 38
addr_adv_ld_n_reg 34 29 3276 1 . 39
rd_wr_n_reg 35 29 3367 1 . 40
~std_logic_vector{{ASIZE-1}~downto~0}~124 36 5 3457 1 . 41
~NATURAL~range~{ASIZE-1}~downto~0~123 37 5 3739 1 . 41
addr_reg 38 29 3994 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~126 39 5 4071 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~125 40 5 4353 1 . 42
data_in_reg 41 29 4608 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~128 42 5 4685 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~127 43 5 4967 1 . 43
data_out_reg 44 29 5222 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~1210 45 5 5299 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~129 46 5 5581 1 . 44
dm_reg 47 29 5836 1 . 44
#SPECIFICATION 
#END
V 000030 54 5911 0 pipe_stage
12
1
12
00000024
1
./compile/pipe_stage.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 3 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 12 0
0
54
0
2
0
0
14
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 13 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 24 4
4
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 25 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 26 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 27 5
5
67
0
1
12 ~ ~ 25 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 28 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 29 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 30 6
6
67
0
1
12 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 31 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 32 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 33 7
7
67
0
1
12 ~ ~ 31 3
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 34 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 36 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 37 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 37 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 38 10
10
68
0
1
12 ~ ~ 36 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 39 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 40 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 40 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 41 11
11
68
0
1
12 ~ ~ 39 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 42 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 43 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 43 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 44 12
12
68
0
1
12 ~ ~ 42 6
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 45 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 46 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 46 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 12 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 47 13
13
68
0
1
12 ~ ~ 45 7
0
15 ieee std_logic_1164 5 3
0
0
0
V 000044 52 56191         1556616499854 syn
517_____
58
SYN
0
14
std
.
.
1
1
18
altpll
1
18
13 ~ ~ 0 0
41
0
1
30
bandwidth
16385
30
13 ~ ~ 1 0
43
0
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13
-15871
5
13 ~ ~ 2 0
44
0
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
bandwidth_type
16385
30
13 ~ ~ 3 0
44
1
1
13 ~ ~ 2 0
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
30
c0_high
16385
30
13 ~ ~ 4 0
45
2
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_initial
16385
30
13 ~ ~ 5 0
46
3
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c0_low
16385
30
13 ~ ~ 6 0
47
4
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~131
-15871
5
13 ~ ~ 7 1
48
1
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c0_mode
16385
30
13 ~ ~ 8 0
48
5
1
13 ~ ~ 7 1
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c0_ph
16385
30
13 ~ ~ 9 0
49
6
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c0_test_source
16385
30
13 ~ ~ 10 0
50
7
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
c1_high
16385
30
13 ~ ~ 11 0
51
8
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_initial
16385
30
13 ~ ~ 12 0
52
9
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c1_low
16385
30
13 ~ ~ 13 0
53
10
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~132
-15871
5
13 ~ ~ 14 2
54
2
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_mode
16385
30
13 ~ ~ 15 0
54
11
1
13 ~ ~ 14 2
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c1_ph
16385
30
13 ~ ~ 16 0
55
12
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c1_test_source
16385
30
13 ~ ~ 17 0
56
13
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~133
-15871
5
13 ~ ~ 18 3
57
3
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c1_use_casc_in
16385
30
13 ~ ~ 19 0
57
14
1
13 ~ ~ 18 3
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c2_high
16385
30
13 ~ ~ 20 0
58
15
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_initial
16385
30
13 ~ ~ 21 0
59
16
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c2_low
16385
30
13 ~ ~ 22 0
60
17
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~134
-15871
5
13 ~ ~ 23 4
61
4
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_mode
16385
30
13 ~ ~ 24 0
61
18
1
13 ~ ~ 23 4
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c2_ph
16385
30
13 ~ ~ 25 0
62
19
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c2_test_source
16385
30
13 ~ ~ 26 0
63
20
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~135
-15871
5
13 ~ ~ 27 5
64
5
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c2_use_casc_in
16385
30
13 ~ ~ 28 0
64
21
1
13 ~ ~ 27 5
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c3_high
16385
30
13 ~ ~ 29 0
65
22
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_initial
16385
30
13 ~ ~ 30 0
66
23
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c3_low
16385
30
13 ~ ~ 31 0
67
24
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~136
-15871
5
13 ~ ~ 32 6
68
6
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_mode
16385
30
13 ~ ~ 33 0
68
25
1
13 ~ ~ 32 6
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c3_ph
16385
30
13 ~ ~ 34 0
69
26
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c3_test_source
16385
30
13 ~ ~ 35 0
70
27
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~137
-15871
5
13 ~ ~ 36 7
71
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c3_use_casc_in
16385
30
13 ~ ~ 37 0
71
28
1
13 ~ ~ 36 7
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c4_high
16385
30
13 ~ ~ 38 0
72
29
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_initial
16385
30
13 ~ ~ 39 0
73
30
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c4_low
16385
30
13 ~ ~ 40 0
74
31
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~138
-15871
5
13 ~ ~ 41 8
75
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_mode
16385
30
13 ~ ~ 42 0
75
32
1
13 ~ ~ 41 8
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c4_ph
16385
30
13 ~ ~ 43 0
76
33
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c4_test_source
16385
30
13 ~ ~ 44 0
77
34
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 45 9
78
9
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c4_use_casc_in
16385
30
13 ~ ~ 46 0
78
35
1
13 ~ ~ 45 9
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
c5_high
16385
30
13 ~ ~ 47 0
79
36
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_initial
16385
30
13 ~ ~ 48 0
80
37
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
c5_low
16385
30
13 ~ ~ 49 0
81
38
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1310
-15871
5
13 ~ ~ 50 10
82
10
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_mode
16385
30
13 ~ ~ 51 0
82
39
1
13 ~ ~ 50 10
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
c5_ph
16385
30
13 ~ ~ 52 0
83
40
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
c5_test_source
16385
30
13 ~ ~ 53 0
84
41
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1311
-15871
5
13 ~ ~ 54 11
85
11
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
c5_use_casc_in
16385
30
13 ~ ~ 55 0
85
42
1
13 ~ ~ 54 11
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
charge_pump_current
16385
30
13 ~ ~ 56 0
86
43
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
2
0
0
0
0
0
1
5
~STRING~1312
-15871
5
13 ~ ~ 57 12
87
12
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_counter
16385
30
13 ~ ~ 58 0
87
44
1
13 ~ ~ 57 12
0
15 STD STANDARD 90 10
3
1
145
1
"g0"
0
0
0
1
30
clk0_divide_by
16385
30
13 ~ ~ 59 0
88
45
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_duty_cycle
16385
30
13 ~ ~ 60 0
89
46
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk0_multiply_by
16385
30
13 ~ ~ 61 0
90
47
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk0_output_frequency
16385
30
13 ~ ~ 62 0
91
48
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1313
-15871
5
13 ~ ~ 63 13
92
13
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_phase_shift
16385
30
13 ~ ~ 64 0
92
49
1
13 ~ ~ 63 13
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1314
-15871
5
13 ~ ~ 65 14
93
14
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk0_time_delay
16385
30
13 ~ ~ 66 0
93
50
1
13 ~ ~ 65 14
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1315
-15871
5
13 ~ ~ 67 15
94
15
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_counter
16385
30
13 ~ ~ 68 0
94
51
1
13 ~ ~ 67 15
0
15 STD STANDARD 90 10
3
1
145
1
"g1"
0
0
0
1
30
clk1_divide_by
16385
30
13 ~ ~ 69 0
95
52
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_duty_cycle
16385
30
13 ~ ~ 70 0
96
53
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk1_multiply_by
16385
30
13 ~ ~ 71 0
97
54
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk1_output_frequency
16385
30
13 ~ ~ 72 0
98
55
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1316
-15871
5
13 ~ ~ 73 16
99
16
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_phase_shift
16385
30
13 ~ ~ 74 0
99
56
1
13 ~ ~ 73 16
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1317
-15871
5
13 ~ ~ 75 17
100
17
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk1_time_delay
16385
30
13 ~ ~ 76 0
100
57
1
13 ~ ~ 75 17
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1318
-15871
5
13 ~ ~ 77 18
101
18
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_counter
16385
30
13 ~ ~ 78 0
101
58
1
13 ~ ~ 77 18
0
15 STD STANDARD 90 10
3
1
145
1
"g2"
0
0
0
1
30
clk2_divide_by
16385
30
13 ~ ~ 79 0
102
59
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_duty_cycle
16385
30
13 ~ ~ 80 0
103
60
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk2_multiply_by
16385
30
13 ~ ~ 81 0
104
61
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk2_output_frequency
16385
30
13 ~ ~ 82 0
105
62
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1319
-15871
5
13 ~ ~ 83 19
106
19
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_phase_shift
16385
30
13 ~ ~ 84 0
106
63
1
13 ~ ~ 83 19
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1320
-15871
5
13 ~ ~ 85 20
107
20
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk2_time_delay
16385
30
13 ~ ~ 86 0
107
64
1
13 ~ ~ 85 20
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1321
-15871
5
13 ~ ~ 87 21
108
21
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_counter
16385
30
13 ~ ~ 88 0
108
65
1
13 ~ ~ 87 21
0
15 STD STANDARD 90 10
3
1
145
1
"g3"
0
0
0
1
30
clk3_divide_by
16385
30
13 ~ ~ 89 0
109
66
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk3_duty_cycle
16385
30
13 ~ ~ 90 0
110
67
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk3_multiply_by
16385
30
13 ~ ~ 91 0
111
68
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1322
-15871
5
13 ~ ~ 92 22
112
22
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_phase_shift
16385
30
13 ~ ~ 93 0
112
69
1
13 ~ ~ 92 22
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1323
-15871
5
13 ~ ~ 94 23
113
23
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk3_time_delay
16385
30
13 ~ ~ 95 0
113
70
1
13 ~ ~ 94 23
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1324
-15871
5
13 ~ ~ 96 24
114
24
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_counter
16385
30
13 ~ ~ 97 0
114
71
1
13 ~ ~ 96 24
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
30
clk4_divide_by
16385
30
13 ~ ~ 98 0
115
72
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk4_duty_cycle
16385
30
13 ~ ~ 99 0
116
73
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk4_multiply_by
16385
30
13 ~ ~ 100 0
117
74
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1325
-15871
5
13 ~ ~ 101 25
118
25
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_phase_shift
16385
30
13 ~ ~ 102 0
118
75
1
13 ~ ~ 101 25
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1326
-15871
5
13 ~ ~ 103 26
119
26
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk4_time_delay
16385
30
13 ~ ~ 104 0
119
76
1
13 ~ ~ 103 26
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1327
-15871
5
13 ~ ~ 105 27
120
27
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_counter
16385
30
13 ~ ~ 106 0
120
77
1
13 ~ ~ 105 27
0
15 STD STANDARD 90 10
3
1
145
1
"l1"
0
0
0
1
30
clk5_divide_by
16385
30
13 ~ ~ 107 0
121
78
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
clk5_duty_cycle
16385
30
13 ~ ~ 108 0
122
79
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
clk5_multiply_by
16385
30
13 ~ ~ 109 0
123
80
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1328
-15871
5
13 ~ ~ 110 28
124
28
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_phase_shift
16385
30
13 ~ ~ 111 0
124
81
1
13 ~ ~ 110 28
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1329
-15871
5
13 ~ ~ 112 29
125
29
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
clk5_time_delay
16385
30
13 ~ ~ 113 0
125
82
1
13 ~ ~ 112 29
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1330
-15871
5
13 ~ ~ 114 30
126
30
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
compensate_clock
16385
30
13 ~ ~ 115 0
126
83
1
13 ~ ~ 114 30
0
15 STD STANDARD 90 10
3
1
145
1
"CLK0"
0
0
0
1
5
~STRING~1331
-15871
5
13 ~ ~ 116 31
127
31
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
down_spread
16385
30
13 ~ ~ 117 0
127
84
1
13 ~ ~ 116 31
0
15 STD STANDARD 90 10
3
1
145
1
"0.0"
0
0
0
1
30
e0_high
16385
30
13 ~ ~ 118 0
128
85
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_initial
16385
30
13 ~ ~ 119 0
129
86
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e0_low
16385
30
13 ~ ~ 120 0
130
87
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1332
-15871
5
13 ~ ~ 121 32
131
32
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e0_mode
16385
30
13 ~ ~ 122 0
131
88
1
13 ~ ~ 121 32
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e0_ph
16385
30
13 ~ ~ 123 0
132
89
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e0_time_delay
16385
30
13 ~ ~ 124 0
133
90
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_high
16385
30
13 ~ ~ 125 0
134
91
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_initial
16385
30
13 ~ ~ 126 0
135
92
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e1_low
16385
30
13 ~ ~ 127 0
136
93
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1333
-15871
5
13 ~ ~ 128 33
137
33
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e1_mode
16385
30
13 ~ ~ 129 0
137
94
1
13 ~ ~ 128 33
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e1_ph
16385
30
13 ~ ~ 130 0
138
95
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e1_time_delay
16385
30
13 ~ ~ 131 0
139
96
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_high
16385
30
13 ~ ~ 132 0
140
97
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_initial
16385
30
13 ~ ~ 133 0
141
98
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e2_low
16385
30
13 ~ ~ 134 0
142
99
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1334
-15871
5
13 ~ ~ 135 34
143
34
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e2_mode
16385
30
13 ~ ~ 136 0
143
100
1
13 ~ ~ 135 34
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e2_ph
16385
30
13 ~ ~ 137 0
144
101
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e2_time_delay
16385
30
13 ~ ~ 138 0
145
102
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_high
16385
30
13 ~ ~ 139 0
146
103
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_initial
16385
30
13 ~ ~ 140 0
147
104
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
e3_low
16385
30
13 ~ ~ 141 0
148
105
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1335
-15871
5
13 ~ ~ 142 35
149
35
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
e3_mode
16385
30
13 ~ ~ 143 0
149
106
1
13 ~ ~ 142 35
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
e3_ph
16385
30
13 ~ ~ 144 0
150
107
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
e3_time_delay
16385
30
13 ~ ~ 145 0
151
108
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1336
-15871
5
13 ~ ~ 146 36
152
36
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable0_counter
16385
30
13 ~ ~ 147 0
152
109
1
13 ~ ~ 146 36
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1337
-15871
5
13 ~ ~ 148 37
153
37
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable1_counter
16385
30
13 ~ ~ 149 0
153
110
1
13 ~ ~ 148 37
0
15 STD STANDARD 90 10
3
1
145
1
"l0"
0
0
0
1
5
~STRING~1338
-15871
5
13 ~ ~ 150 38
154
38
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
enable_switch_over_counter
16385
30
13 ~ ~ 151 0
154
111
1
13 ~ ~ 150 38
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~1339
-15871
5
13 ~ ~ 152 39
155
39
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_counter
16385
30
13 ~ ~ 153 0
155
112
1
13 ~ ~ 152 39
0
15 STD STANDARD 90 10
3
1
145
1
"e0"
0
0
0
1
30
extclk0_divide_by
16385
30
13 ~ ~ 154 0
156
113
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk0_duty_cycle
16385
30
13 ~ ~ 155 0
157
114
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk0_multiply_by
16385
30
13 ~ ~ 156 0
158
115
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1340
-15871
5
13 ~ ~ 157 40
159
40
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_phase_shift
16385
30
13 ~ ~ 158 0
159
116
1
13 ~ ~ 157 40
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1341
-15871
5
13 ~ ~ 159 41
160
41
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk0_time_delay
16385
30
13 ~ ~ 160 0
160
117
1
13 ~ ~ 159 41
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1342
-15871
5
13 ~ ~ 161 42
161
42
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_counter
16385
30
13 ~ ~ 162 0
161
118
1
13 ~ ~ 161 42
0
15 STD STANDARD 90 10
3
1
145
1
"e1"
0
0
0
1
30
extclk1_divide_by
16385
30
13 ~ ~ 163 0
162
119
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk1_duty_cycle
16385
30
13 ~ ~ 164 0
163
120
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk1_multiply_by
16385
30
13 ~ ~ 165 0
164
121
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1343
-15871
5
13 ~ ~ 166 43
165
43
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_phase_shift
16385
30
13 ~ ~ 167 0
165
122
1
13 ~ ~ 166 43
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1344
-15871
5
13 ~ ~ 168 44
166
44
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk1_time_delay
16385
30
13 ~ ~ 169 0
166
123
1
13 ~ ~ 168 44
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1345
-15871
5
13 ~ ~ 170 45
167
45
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_counter
16385
30
13 ~ ~ 171 0
167
124
1
13 ~ ~ 170 45
0
15 STD STANDARD 90 10
3
1
145
1
"e2"
0
0
0
1
30
extclk2_divide_by
16385
30
13 ~ ~ 172 0
168
125
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk2_duty_cycle
16385
30
13 ~ ~ 173 0
169
126
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk2_multiply_by
16385
30
13 ~ ~ 174 0
170
127
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1346
-15871
5
13 ~ ~ 175 46
171
46
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_phase_shift
16385
30
13 ~ ~ 176 0
171
128
1
13 ~ ~ 175 46
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1347
-15871
5
13 ~ ~ 177 47
172
47
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk2_time_delay
16385
30
13 ~ ~ 178 0
172
129
1
13 ~ ~ 177 47
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1348
-15871
5
13 ~ ~ 179 48
173
48
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_counter
16385
30
13 ~ ~ 180 0
173
130
1
13 ~ ~ 179 48
0
15 STD STANDARD 90 10
3
1
145
1
"e3"
0
0
0
1
30
extclk3_divide_by
16385
30
13 ~ ~ 181 0
174
131
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
extclk3_duty_cycle
16385
30
13 ~ ~ 182 0
175
132
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
50
0
0
0
0
0
1
30
extclk3_multiply_by
16385
30
13 ~ ~ 183 0
176
133
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1349
-15871
5
13 ~ ~ 184 49
177
49
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_phase_shift
16385
30
13 ~ ~ 185 0
177
134
1
13 ~ ~ 184 49
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1350
-15871
5
13 ~ ~ 186 50
178
50
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
extclk3_time_delay
16385
30
13 ~ ~ 187 0
178
135
1
13 ~ ~ 186 50
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~1351
-15871
5
13 ~ ~ 188 51
179
51
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
feedback_source
16385
30
13 ~ ~ 189 0
179
136
1
13 ~ ~ 188 51
0
15 STD STANDARD 90 10
3
1
145
1
"EXTCLK0"
0
0
0
1
30
g0_high
16385
30
13 ~ ~ 190 0
180
137
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_initial
16385
30
13 ~ ~ 191 0
181
138
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g0_low
16385
30
13 ~ ~ 192 0
182
139
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1352
-15871
5
13 ~ ~ 193 52
183
52
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g0_mode
16385
30
13 ~ ~ 194 0
183
140
1
13 ~ ~ 193 52
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g0_ph
16385
30
13 ~ ~ 195 0
184
141
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g0_time_delay
16385
30
13 ~ ~ 196 0
185
142
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_high
16385
30
13 ~ ~ 197 0
186
143
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_initial
16385
30
13 ~ ~ 198 0
187
144
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g1_low
16385
30
13 ~ ~ 199 0
188
145
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1353
-15871
5
13 ~ ~ 200 53
189
53
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g1_mode
16385
30
13 ~ ~ 201 0
189
146
1
13 ~ ~ 200 53
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g1_ph
16385
30
13 ~ ~ 202 0
190
147
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g1_time_delay
16385
30
13 ~ ~ 203 0
191
148
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_high
16385
30
13 ~ ~ 204 0
192
149
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_initial
16385
30
13 ~ ~ 205 0
193
150
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g2_low
16385
30
13 ~ ~ 206 0
194
151
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1354
-15871
5
13 ~ ~ 207 54
195
54
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g2_mode
16385
30
13 ~ ~ 208 0
195
152
1
13 ~ ~ 207 54
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g2_ph
16385
30
13 ~ ~ 209 0
196
153
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g2_time_delay
16385
30
13 ~ ~ 210 0
197
154
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_high
16385
30
13 ~ ~ 211 0
198
155
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_initial
16385
30
13 ~ ~ 212 0
199
156
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
g3_low
16385
30
13 ~ ~ 213 0
200
157
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1355
-15871
5
13 ~ ~ 214 55
201
55
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
g3_mode
16385
30
13 ~ ~ 215 0
201
158
1
13 ~ ~ 214 55
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
g3_ph
16385
30
13 ~ ~ 216 0
202
159
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
g3_time_delay
16385
30
13 ~ ~ 217 0
203
160
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
gate_lock_counter
16385
30
13 ~ ~ 218 0
204
161
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1356
-15871
5
13 ~ ~ 219 56
205
56
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
gate_lock_signal
16385
30
13 ~ ~ 220 0
205
162
1
13 ~ ~ 219 56
0
15 STD STANDARD 90 10
3
1
145
1
"NO"
0
0
0
1
30
inclk0_input_frequency
16385
30
13 ~ ~ 221 0
206
163
1
15 STD STANDARD 89 9
0
15 STD STANDARD 75 4
2
0
1
30
inclk1_input_frequency
16385
30
13 ~ ~ 222 0
207
164
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1357
-15871
5
13 ~ ~ 223 57
208
57
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
intended_device_family
16385
30
13 ~ ~ 224 0
208
165
1
13 ~ ~ 223 57
0
15 STD STANDARD 90 10
3
1
145
1
"Stratix"
0
0
0
1
30
invalid_lock_multiplier
16385
30
13 ~ ~ 225 0
209
166
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
l0_high
16385
30
13 ~ ~ 226 0
210
167
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_initial
16385
30
13 ~ ~ 227 0
211
168
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l0_low
16385
30
13 ~ ~ 228 0
212
169
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1358
-15871
5
13 ~ ~ 229 58
213
58
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l0_mode
16385
30
13 ~ ~ 230 0
213
170
1
13 ~ ~ 229 58
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l0_ph
16385
30
13 ~ ~ 231 0
214
171
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l0_time_delay
16385
30
13 ~ ~ 232 0
215
172
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_high
16385
30
13 ~ ~ 233 0
216
173
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_initial
16385
30
13 ~ ~ 234 0
217
174
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
l1_low
16385
30
13 ~ ~ 235 0
218
175
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
5
~STRING~1359
-15871
5
13 ~ ~ 236 59
219
59
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
l1_mode
16385
30
13 ~ ~ 237 0
219
176
1
13 ~ ~ 236 59
0
15 STD STANDARD 90 10
3
1
145
1
"bypass"
0
0
0
1
30
l1_ph
16385
30
13 ~ ~ 238 0
220
177
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
l1_time_delay
16385
30
13 ~ ~ 239 0
221
178
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
lock_high
16385
30
13 ~ ~ 240 0
222
179
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
lock_low
16385
30
13 ~ ~ 241 0
223
180
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
30
loop_filter_c
16385
30
13 ~ ~ 242 0
224
181
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
5
0
0
0
0
0
1
5
~STRING~1360
-15871
5
13 ~ ~ 243 60
225
60
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
loop_filter_r
16385
30
13 ~ ~ 244 0
225
182
1
13 ~ ~ 243 60
0
15 STD STANDARD 90 10
3
1
145
1
" 1.000000"
0
0
0
1
5
~STRING~1361
-15871
5
13 ~ ~ 245 61
226
61
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_hint
16385
30
13 ~ ~ 246 0
226
183
1
13 ~ ~ 245 61
0
15 STD STANDARD 90 10
3
1
145
1
"UNUSED"
0
0
0
1
5
~STRING~1362
-15871
5
13 ~ ~ 247 62
227
62
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
lpm_type
16385
30
13 ~ ~ 248 0
227
184
1
13 ~ ~ 247 62
0
15 STD STANDARD 90 10
3
1
145
1
"altpll"
0
0
0
1
30
m
16385
30
13 ~ ~ 249 0
228
185
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m2
16385
30
13 ~ ~ 250 0
229
186
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_initial
16385
30
13 ~ ~ 251 0
230
187
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
m_ph
16385
30
13 ~ ~ 252 0
231
188
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
m_test_source
16385
30
13 ~ ~ 253 0
232
189
1
15 STD STANDARD 75 4
1
3
1
145
147
1
5
0
0
0
0
0
1
30
m_time_delay
16385
30
13 ~ ~ 254 0
233
190
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
n
16385
30
13 ~ ~ 255 0
234
191
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n2
16385
30
13 ~ ~ 256 0
235
192
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
n_time_delay
16385
30
13 ~ ~ 257 0
236
193
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1363
-15871
5
13 ~ ~ 258 63
237
63
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
operation_mode
16385
30
13 ~ ~ 259 0
237
194
1
13 ~ ~ 258 63
0
15 STD STANDARD 90 10
3
1
145
1
"NORMAL"
0
0
0
1
30
pfd_max
16385
30
13 ~ ~ 260 0
238
195
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
pfd_min
16385
30
13 ~ ~ 261 0
239
196
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~1364
-15871
5
13 ~ ~ 262 64
240
64
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
pll_type
16385
30
13 ~ ~ 263 0
240
197
1
13 ~ ~ 262 64
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
5
~STRING~1365
-15871
5
13 ~ ~ 264 65
241
65
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_activeclock
16385
30
13 ~ ~ 265 0
241
198
1
13 ~ ~ 264 65
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1366
-15871
5
13 ~ ~ 266 66
242
66
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_areset
16385
30
13 ~ ~ 267 0
242
199
1
13 ~ ~ 266 66
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1367
-15871
5
13 ~ ~ 268 67
243
67
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk0
16385
30
13 ~ ~ 269 0
243
200
1
13 ~ ~ 268 67
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1368
-15871
5
13 ~ ~ 270 68
244
68
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk1
16385
30
13 ~ ~ 271 0
244
201
1
13 ~ ~ 270 68
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1369
-15871
5
13 ~ ~ 272 69
245
69
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk2
16385
30
13 ~ ~ 273 0
245
202
1
13 ~ ~ 272 69
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1370
-15871
5
13 ~ ~ 274 70
246
70
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk3
16385
30
13 ~ ~ 275 0
246
203
1
13 ~ ~ 274 70
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1371
-15871
5
13 ~ ~ 276 71
247
71
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk4
16385
30
13 ~ ~ 277 0
247
204
1
13 ~ ~ 276 71
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1372
-15871
5
13 ~ ~ 278 72
248
72
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clk5
16385
30
13 ~ ~ 279 0
248
205
1
13 ~ ~ 278 72
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1373
-15871
5
13 ~ ~ 280 73
249
73
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad0
16385
30
13 ~ ~ 281 0
249
206
1
13 ~ ~ 280 73
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1374
-15871
5
13 ~ ~ 282 74
250
74
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkbad1
16385
30
13 ~ ~ 283 0
250
207
1
13 ~ ~ 282 74
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1375
-15871
5
13 ~ ~ 284 75
251
75
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena0
16385
30
13 ~ ~ 285 0
251
208
1
13 ~ ~ 284 75
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1376
-15871
5
13 ~ ~ 286 76
252
76
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena1
16385
30
13 ~ ~ 287 0
252
209
1
13 ~ ~ 286 76
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1377
-15871
5
13 ~ ~ 288 77
253
77
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena2
16385
30
13 ~ ~ 289 0
253
210
1
13 ~ ~ 288 77
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1378
-15871
5
13 ~ ~ 290 78
254
78
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena3
16385
30
13 ~ ~ 291 0
254
211
1
13 ~ ~ 290 78
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1379
-15871
5
13 ~ ~ 292 79
255
79
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena4
16385
30
13 ~ ~ 293 0
255
212
1
13 ~ ~ 292 79
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1380
-15871
5
13 ~ ~ 294 80
256
80
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkena5
16385
30
13 ~ ~ 295 0
256
213
1
13 ~ ~ 294 80
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1381
-15871
5
13 ~ ~ 296 81
257
81
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkloss
16385
30
13 ~ ~ 297 0
257
214
1
13 ~ ~ 296 81
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1382
-15871
5
13 ~ ~ 298 82
258
82
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_clkswitch
16385
30
13 ~ ~ 299 0
258
215
1
13 ~ ~ 298 82
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1383
-15871
5
13 ~ ~ 300 83
259
83
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable0
16385
30
13 ~ ~ 301 0
259
216
1
13 ~ ~ 300 83
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1384
-15871
5
13 ~ ~ 302 84
260
84
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_enable1
16385
30
13 ~ ~ 303 0
260
217
1
13 ~ ~ 302 84
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1385
-15871
5
13 ~ ~ 304 85
261
85
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk0
16385
30
13 ~ ~ 305 0
261
218
1
13 ~ ~ 304 85
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1386
-15871
5
13 ~ ~ 306 86
262
86
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk1
16385
30
13 ~ ~ 307 0
262
219
1
13 ~ ~ 306 86
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1387
-15871
5
13 ~ ~ 308 87
263
87
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk2
16385
30
13 ~ ~ 309 0
263
220
1
13 ~ ~ 308 87
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1388
-15871
5
13 ~ ~ 310 88
264
88
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclk3
16385
30
13 ~ ~ 311 0
264
221
1
13 ~ ~ 310 88
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1389
-15871
5
13 ~ ~ 312 89
265
89
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena0
16385
30
13 ~ ~ 313 0
265
222
1
13 ~ ~ 312 89
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1390
-15871
5
13 ~ ~ 314 90
266
90
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena1
16385
30
13 ~ ~ 315 0
266
223
1
13 ~ ~ 314 90
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1391
-15871
5
13 ~ ~ 316 91
267
91
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena2
16385
30
13 ~ ~ 317 0
267
224
1
13 ~ ~ 316 91
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1392
-15871
5
13 ~ ~ 318 92
268
92
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_extclkena3
16385
30
13 ~ ~ 319 0
268
225
1
13 ~ ~ 318 92
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1393
-15871
5
13 ~ ~ 320 93
269
93
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_fbin
16385
30
13 ~ ~ 321 0
269
226
1
13 ~ ~ 320 93
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1394
-15871
5
13 ~ ~ 322 94
270
94
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk0
16385
30
13 ~ ~ 323 0
270
227
1
13 ~ ~ 322 94
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1395
-15871
5
13 ~ ~ 324 95
271
95
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_inclk1
16385
30
13 ~ ~ 325 0
271
228
1
13 ~ ~ 324 95
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1396
-15871
5
13 ~ ~ 326 96
272
96
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pfdena
16385
30
13 ~ ~ 327 0
272
229
1
13 ~ ~ 326 96
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1397
-15871
5
13 ~ ~ 328 97
273
97
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_pllena
16385
30
13 ~ ~ 329 0
273
230
1
13 ~ ~ 328 97
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1398
-15871
5
13 ~ ~ 330 98
274
98
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanaclr
16385
30
13 ~ ~ 331 0
274
231
1
13 ~ ~ 330 98
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~1399
-15871
5
13 ~ ~ 332 99
275
99
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanclk
16385
30
13 ~ ~ 333 0
275
232
1
13 ~ ~ 332 99
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13100
-15871
5
13 ~ ~ 334 100
276
100
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandata
16385
30
13 ~ ~ 335 0
276
233
1
13 ~ ~ 334 100
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13101
-15871
5
13 ~ ~ 336 101
277
101
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandataout
16385
30
13 ~ ~ 337 0
277
234
1
13 ~ ~ 336 101
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13102
-15871
5
13 ~ ~ 338 102
278
102
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scandone
16385
30
13 ~ ~ 339 0
278
235
1
13 ~ ~ 338 102
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13103
-15871
5
13 ~ ~ 340 103
279
103
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanread
16385
30
13 ~ ~ 341 0
279
236
1
13 ~ ~ 340 103
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13104
-15871
5
13 ~ ~ 342 104
280
104
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_scanwrite
16385
30
13 ~ ~ 343 0
280
237
1
13 ~ ~ 342 104
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13105
-15871
5
13 ~ ~ 344 105
281
105
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout0
16385
30
13 ~ ~ 345 0
281
238
1
13 ~ ~ 344 105
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13106
-15871
5
13 ~ ~ 346 106
282
106
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
port_sclkout1
16385
30
13 ~ ~ 347 0
282
239
1
13 ~ ~ 346 106
0
15 STD STANDARD 90 10
3
1
145
1
"PORT_CONNECTIVITY"
0
0
0
1
5
~STRING~13107
-15871
5
13 ~ ~ 348 107
283
107
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
primary_clock
16385
30
13 ~ ~ 349 0
283
240
1
13 ~ ~ 348 107
0
15 STD STANDARD 90 10
3
1
145
1
"inclk0"
0
0
0
1
5
~STRING~13108
-15871
5
13 ~ ~ 350 108
284
108
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
qualify_conf_done
16385
30
13 ~ ~ 351 0
284
241
1
13 ~ ~ 350 108
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13109
-15871
5
13 ~ ~ 352 109
285
109
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
scan_chain
16385
30
13 ~ ~ 353 0
285
242
1
13 ~ ~ 352 109
0
15 STD STANDARD 90 10
3
1
145
1
"LONG"
0
0
0
1
5
~STRING~13110
-15871
5
13 ~ ~ 354 110
286
110
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout0_phase_shift
16385
30
13 ~ ~ 355 0
286
243
1
13 ~ ~ 354 110
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13111
-15871
5
13 ~ ~ 356 111
287
111
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
sclkout1_phase_shift
16385
30
13 ~ ~ 357 0
287
244
1
13 ~ ~ 356 111
0
15 STD STANDARD 90 10
3
1
145
1
"0"
0
0
0
1
5
~STRING~13112
-15871
5
13 ~ ~ 358 112
288
112
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
self_reset_on_gated_loss_lock
16385
30
13 ~ ~ 359 0
288
245
1
13 ~ ~ 358 112
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13113
-15871
5
13 ~ ~ 360 113
289
113
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
simulation_type
16385
30
13 ~ ~ 361 0
289
246
1
13 ~ ~ 360 113
0
15 STD STANDARD 90 10
3
1
145
1
"functional"
0
0
0
1
5
~STRING~13114
-15871
5
13 ~ ~ 362 114
290
114
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
skip_vco
16385
30
13 ~ ~ 363 0
290
247
1
13 ~ ~ 362 114
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
5
~STRING~13115
-15871
5
13 ~ ~ 364 115
291
115
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
source_is_pll
16385
30
13 ~ ~ 365 0
291
248
1
13 ~ ~ 364 115
0
15 STD STANDARD 90 10
3
1
145
1
"off"
0
0
0
1
30
spread_frequency
16385
30
13 ~ ~ 366 0
292
249
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
ss
16385
30
13 ~ ~ 367 0
293
250
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
switch_over_counter
16385
30
13 ~ ~ 368 0
294
251
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
5
~STRING~13116
-15871
5
13 ~ ~ 369 116
295
116
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_gated_lock
16385
30
13 ~ ~ 370 0
295
252
1
13 ~ ~ 369 116
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13117
-15871
5
13 ~ ~ 371 117
296
117
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_on_lossclk
16385
30
13 ~ ~ 372 0
296
253
1
13 ~ ~ 371 117
0
15 STD STANDARD 90 10
3
1
145
1
"OFF"
0
0
0
1
5
~STRING~13118
-15871
5
13 ~ ~ 373 118
297
118
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
switch_over_type
16385
30
13 ~ ~ 374 0
297
254
1
13 ~ ~ 373 118
0
15 STD STANDARD 90 10
3
1
145
1
"AUTO"
0
0
0
1
30
valid_lock_multiplier
16385
30
13 ~ ~ 375 0
298
255
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
1
0
0
0
0
0
1
30
vco_center
16385
30
13 ~ ~ 376 0
299
256
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_divide_by
16385
30
13 ~ ~ 377 0
300
257
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_max
16385
30
13 ~ ~ 378 0
301
258
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_min
16385
30
13 ~ ~ 379 0
302
259
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_multiply_by
16385
30
13 ~ ~ 380 0
303
260
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
30
vco_post_scale
16385
30
13 ~ ~ 381 0
304
261
1
15 STD STANDARD 88 8
0
15 STD STANDARD 75 4
3
1
145
147
1
0
0
0
0
0
0
1
29
areset
16385
29
13 ~ ~ 382 0
307
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{5~downto~0}~13
16897
5
13 ~ ~ 383 119
308
119
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 384 0
308
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkena
16385
29
13 ~ ~ 385 0
308
1
67
0
1
13 ~ ~ 383 119
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 384 0
0
0
1
29
clkswitch
16385
29
13 ~ ~ 386 0
309
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
comparator
16385
29
13 ~ ~ 387 0
310
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
5
~std_logic_vector{3~downto~0}~13
16897
5
13 ~ ~ 388 120
311
120
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 389 0
311
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclkena
16385
29
13 ~ ~ 390 0
311
4
67
0
1
13 ~ ~ 388 120
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
49
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 389 0
0
0
1
29
fbin
16385
29
13 ~ ~ 391 0
312
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
5
~std_logic_vector{1~downto~0}~13
16897
5
13 ~ ~ 392 121
313
121
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 393 0
313
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
inclk
16385
29
13 ~ ~ 394 0
313
6
67
0
1
13 ~ ~ 392 121
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 393 0
0
0
1
29
pfdena
16385
29
13 ~ ~ 395 0
314
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
pllena
16385
29
13 ~ ~ 396 0
315
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
scanaclr
16385
29
13 ~ ~ 397 0
316
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanclk
16385
29
13 ~ ~ 398 0
317
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scandata
16385
29
13 ~ ~ 399 0
318
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanread
16385
29
13 ~ ~ 400 0
319
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
scanwrite
16385
29
13 ~ ~ 401 0
320
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
activeclock
16385
29
13 ~ ~ 402 0
321
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{5~downto~0}~13120
16897
5
13 ~ ~ 403 122
322
122
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 404 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13119
521
5
13 ~ ~ 404 0
322
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clk
16385
29
13 ~ ~ 405 0
322
15
68
0
1
13 ~ ~ 403 122
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{1~downto~0}~13122
16897
5
13 ~ ~ 406 123
323
123
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 407 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13121
521
5
13 ~ ~ 407 0
323
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
clkbad
16385
29
13 ~ ~ 408 0
323
16
68
0
1
13 ~ ~ 406 123
0
15 ieee std_logic_1164 5 3
0
1
29
clkloss
16385
29
13 ~ ~ 409 0
324
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable0
16385
29
13 ~ ~ 410 0
325
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
enable1
16385
29
13 ~ ~ 411 0
326
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{3~downto~0}~13124
16897
5
13 ~ ~ 412 124
327
124
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 413 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13123
521
5
13 ~ ~ 413 0
327
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
extclk
16385
29
13 ~ ~ 414 0
327
20
68
0
1
13 ~ ~ 412 124
0
15 ieee std_logic_1164 5 3
0
1
29
locked
16385
29
13 ~ ~ 415 0
328
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandataout
16385
29
13 ~ ~ 416 0
329
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
scandone
16385
29
13 ~ ~ 417 0
330
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout0
16385
29
13 ~ ~ 418 0
331
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
sclkout1
16385
29
13 ~ ~ 419 0
332
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
262
26
1
3
sub_wire1
1
3
13 ~ ~ 420 0
338
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire2
1
3
13 ~ ~ 421 1
339
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
sub_wire6
1
3
13 ~ ~ 422 2
340
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{5~downto~0}~13126
513
5
13 ~ ~ 423 125
341
125
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 424 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13125
521
5
13 ~ ~ 424 0
341
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire0
1
3
13 ~ ~ 425 3
341
6
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 426 126
342
126
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 427 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 427 0
342
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3
1
3
13 ~ ~ 428 4
342
7
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
5
~BIT_VECTOR{0~downto~0}~13
513
5
13 ~ ~ 429 127
343
127
5
1
5
1
15 STD STANDARD 91 11
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 430 0
0
1
15 STD STANDARD 3 1
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13127
521
5
13 ~ ~ 430 0
343
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire3_bv
1
3
13 ~ ~ 431 5
343
8
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
3
sub_wire4
1
3
13 ~ ~ 432 6
344
9
1
13 ~ ~ 423 125
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5
1
3
13 ~ ~ 433 7
345
10
1
13 ~ ~ 426 126
0
15 ieee std_logic_1164 5 3
0
0
1
3
sub_wire5_bv
1
3
13 ~ ~ 434 8
346
11
1
13 ~ ~ 429 127
0
15 STD STANDARD 91 11
0
0
1
5
~std_logic_vector{1~downto~0}~13129
513
5
13 ~ ~ 435 128
347
128
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 436 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13128
521
5
13 ~ ~ 436 0
347
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire7
1
3
13 ~ ~ 437 9
347
12
1
13 ~ ~ 435 128
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13131
513
5
13 ~ ~ 438 129
348
129
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 439 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13130
521
5
13 ~ ~ 439 0
348
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sub_wire8
1
3
13 ~ ~ 440 10
348
13
1
13 ~ ~ 438 129
0
15 ieee std_logic_1164 5 3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 516 0
368
0
1
altpll_component
1
114
1
altpll
0
1
18
13 ~ ~ 0 0
0
0
0
1
0
0
1
altpll
altera_mf
0
0
1
1
altpll_component
0
0
0
0
2
0
0
V 000063 60 13100 1556616499847 ./compile/pll1.vhd*pll1|21+SYN
Ver. 1.01
     …%8ß SYN.ß pll1(…)iß altpll…*+…+ß	 bandwidthß NATURALØ     …,ß bandwidth_typeß STRING≠   "UNUSED" …-ß c0_highß NATURALØ    ….ß
 c0_initialß NATURALØ    …/ß c0_lowß NATURALØ    …0ß c0_modeß STRING≠   "bypass" …1ß c0_phß NATURALØ     …2ß c0_test_sourceß INTEGERØ    …3ß c1_highß NATURALØ    …4ß
 c1_initialß NATURALØ    …5ß c1_lowß NATURALØ    …6ß c1_modeß STRING≠   "bypass" …7ß c1_phß NATURALØ     …8ß c1_test_sourceß INTEGERØ    …9ß c1_use_casc_inß STRING≠   "off" …:ß c2_highß NATURALØ    …;ß
 c2_initialß NATURALØ    …<ß c2_lowß NATURALØ    …=ß c2_modeß STRING≠   "bypass" …>ß c2_phß NATURALØ     …?ß c2_test_sourceß INTEGERØ    …@ß c2_use_casc_inß STRING≠   "off" …Aß c3_highß NATURALØ    …Bß
 c3_initialß NATURALØ    …Cß c3_lowß NATURALØ    …Dß c3_modeß STRING≠   "bypass" …Eß c3_phß NATURALØ     …Fß c3_test_sourceß INTEGERØ    …Gß c3_use_casc_inß STRING≠   "off" …Hß c4_highß NATURALØ    …Iß
 c4_initialß NATURALØ    …Jß c4_lowß NATURALØ    …Kß c4_modeß STRING≠   "bypass" …Lß c4_phß NATURALØ     …Mß c4_test_sourceß INTEGERØ    …Nß c4_use_casc_inß STRING≠   "off" …Oß c5_highß NATURALØ    …Pß
 c5_initialß NATURALØ    …Qß c5_lowß NATURALØ    …Rß c5_modeß STRING≠   "bypass" …Sß c5_phß NATURALØ     …Tß c5_test_sourceß INTEGERØ    …Uß c5_use_casc_inß STRING≠   "off" …Vß charge_pump_currentß NATURALØ    …Wß clk0_counterß STRING≠   "g0" …Xß clk0_divide_byß POSITIVEØ    …Yß clk0_duty_cycleß NATURALØ2    …Zß clk0_multiply_byß POSITIVEØ    …[ß clk0_output_frequencyß NATURALØ     …\ß clk0_phase_shiftß STRING≠   "0" …]ß clk0_time_delayß STRING≠   "0" …^ß clk1_counterß STRING≠   "g1" …_ß clk1_divide_byß POSITIVEØ    …`ß clk1_duty_cycleß NATURALØ2    …aß clk1_multiply_byß POSITIVEØ    …bß clk1_output_frequencyß NATURALØ     …cß clk1_phase_shiftß STRING≠   "0" …dß clk1_time_delayß STRING≠   "0" …eß clk2_counterß STRING≠   "g2" …fß clk2_divide_byß POSITIVEØ    …gß clk2_duty_cycleß NATURALØ2    …hß clk2_multiply_byß POSITIVEØ    …iß clk2_output_frequencyß NATURALØ     …jß clk2_phase_shiftß STRING≠   "0" …kß clk2_time_delayß STRING≠   "0" …lß clk3_counterß STRING≠   "g3" …mß clk3_divide_byß POSITIVEØ    …nß clk3_duty_cycleß NATURALØ2    …oß clk3_multiply_byß POSITIVEØ    …pß clk3_phase_shiftß STRING≠   "0" …qß clk3_time_delayß STRING≠   "0" …rß clk4_counterß STRING≠   "l0" …sß clk4_divide_byß POSITIVEØ    …tß clk4_duty_cycleß NATURALØ2    …uß clk4_multiply_byß POSITIVEØ    …vß clk4_phase_shiftß STRING≠   "0" …wß clk4_time_delayß STRING≠   "0" …xß clk5_counterß STRING≠   "l1" …yß clk5_divide_byß POSITIVEØ    …zß clk5_duty_cycleß NATURALØ2    …{ß clk5_multiply_byß POSITIVEØ    …|ß clk5_phase_shiftß STRING≠   "0" …}ß clk5_time_delayß STRING≠   "0" …~ß compensate_clockß STRING≠   "CLK0" …ß down_spreadß STRING≠   "0.0" …Äß e0_highß NATURALØ    …Åß
 e0_initialß NATURALØ    …Çß e0_lowß NATURALØ    …Éß e0_modeß STRING≠   "bypass" …Ñß e0_phß NATURALØ     …Öß e0_time_delayß NATURALØ     …Üß e1_highß NATURALØ    …áß
 e1_initialß NATURALØ    …àß e1_lowß NATURALØ    …âß e1_modeß STRING≠   "bypass" …äß e1_phß NATURALØ     …ãß e1_time_delayß NATURALØ     …åß e2_highß NATURALØ    …çß
 e2_initialß NATURALØ    …éß e2_lowß NATURALØ    …èß e2_modeß STRING≠   "bypass" …êß e2_phß NATURALØ     …ëß e2_time_delayß NATURALØ     …íß e3_highß NATURALØ    …ìß
 e3_initialß NATURALØ    …îß e3_lowß NATURALØ    …ïß e3_modeß STRING≠   "bypass" …ñß e3_phß NATURALØ     …óß e3_time_delayß NATURALØ     …òß enable0_counterß STRING≠   "l0" …ôß enable1_counterß STRING≠   "l0" …öß enable_switch_over_counterß STRING≠   "OFF" …õß extclk0_counterß STRING≠   "e0" …úß extclk0_divide_byß POSITIVEØ    …ùß extclk0_duty_cycleß NATURALØ2    …ûß extclk0_multiply_byß POSITIVEØ    …üß extclk0_phase_shiftß STRING≠   "0" …†ß extclk0_time_delayß STRING≠   "0" …°ß extclk1_counterß STRING≠   "e1" …¢ß extclk1_divide_byß POSITIVEØ    …£ß extclk1_duty_cycleß NATURALØ2    …§ß extclk1_multiply_byß POSITIVEØ    …•ß extclk1_phase_shiftß STRING≠   "0" …¶ß extclk1_time_delayß STRING≠   "0" …ßß extclk2_counterß STRING≠   "e2" …®ß extclk2_divide_byß POSITIVEØ    …©ß extclk2_duty_cycleß NATURALØ2    …™ß extclk2_multiply_byß POSITIVEØ    …´ß extclk2_phase_shiftß STRING≠   "0" …¨ß extclk2_time_delayß STRING≠   "0" …≠ß extclk3_counterß STRING≠   "e3" …Æß extclk3_divide_byß POSITIVEØ    …Øß extclk3_duty_cycleß NATURALØ2    …∞ß extclk3_multiply_byß POSITIVEØ    …±ß extclk3_phase_shiftß STRING≠   "0" …≤ß extclk3_time_delayß STRING≠   "0" …≥ß feedback_sourceß STRING≠	   "EXTCLK0" …¥ß g0_highß NATURALØ    …µß
 g0_initialß NATURALØ    …∂ß g0_lowß NATURALØ    …∑ß g0_modeß STRING≠   "bypass" …∏ß g0_phß NATURALØ     …πß g0_time_delayß NATURALØ     …∫ß g1_highß NATURALØ    …ªß
 g1_initialß NATURALØ    …ºß g1_lowß NATURALØ    …Ωß g1_modeß STRING≠   "bypass" …æß g1_phß NATURALØ     …øß g1_time_delayß NATURALØ     …¿ß g2_highß NATURALØ    …¡ß
 g2_initialß NATURALØ    …¬ß g2_lowß NATURALØ    …√ß g2_modeß STRING≠   "bypass" …ƒß g2_phß NATURALØ     …≈ß g2_time_delayß NATURALØ     …∆ß g3_highß NATURALØ    …«ß
 g3_initialß NATURALØ    …»ß g3_lowß NATURALØ    ……ß g3_modeß STRING≠   "bypass" … ß g3_phß NATURALØ     …Àß g3_time_delayß NATURALØ     …Ãß gate_lock_counterß INTEGERØ     …Õß gate_lock_signalß STRING≠   "NO" …Œß inclk0_input_frequencyß POSITIVE …œß inclk1_input_frequencyß NATURALØ     …–ß intended_device_familyß STRING≠	   "Stratix" …—ß invalid_lock_multiplierß NATURALØ    …“ß l0_highß NATURALØ    …”ß
 l0_initialß NATURALØ    …‘ß l0_lowß NATURALØ    …’ß l0_modeß STRING≠   "bypass" …÷ß l0_phß NATURALØ     …◊ß l0_time_delayß NATURALØ     …ÿß l1_highß NATURALØ    …Ÿß
 l1_initialß NATURALØ    …⁄ß l1_lowß NATURALØ    …€ß l1_modeß STRING≠   "bypass" …‹ß l1_phß NATURALØ     …›ß l1_time_delayß NATURALØ     …ﬁß	 lock_highß NATURALØ    …ﬂß lock_lowß NATURALØ    …‡ß loop_filter_cß NATURALØ    …·ß loop_filter_rß STRING≠   " 1.000000" …‚ß lpm_hintß STRING≠   "UNUSED" …„ß lpm_typeß STRING≠   "altpll" …‰ß mß NATURALØ     …Âß m2ß NATURALØ    …Êß	 m_initialß NATURALØ    …Áß m_phß NATURALØ     …Ëß m_test_sourceß INTEGERØ    …Èß m_time_delayß NATURALØ     …Íß nß NATURALØ    …Îß n2ß NATURALØ    …Ïß n_time_delayß NATURALØ     …Ìß operation_modeß STRING≠   "NORMAL" …Óß pfd_maxß NATURALØ     …Ôß pfd_minß NATURALØ     …ß pll_typeß STRING≠   "AUTO" …Òß port_activeclockß STRING≠   "PORT_CONNECTIVITY" …Úß port_aresetß STRING≠   "PORT_CONNECTIVITY" …Ûß	 port_clk0ß STRING≠   "PORT_CONNECTIVITY" …Ùß	 port_clk1ß STRING≠   "PORT_CONNECTIVITY" …ıß	 port_clk2ß STRING≠   "PORT_CONNECTIVITY" …ˆß	 port_clk3ß STRING≠   "PORT_CONNECTIVITY" …˜ß	 port_clk4ß STRING≠   "PORT_CONNECTIVITY" …¯ß	 port_clk5ß STRING≠   "PORT_CONNECTIVITY" …˘ß port_clkbad0ß STRING≠   "PORT_CONNECTIVITY" …˙ß port_clkbad1ß STRING≠   "PORT_CONNECTIVITY" …˚ß port_clkena0ß STRING≠   "PORT_CONNECTIVITY" …¸ß port_clkena1ß STRING≠   "PORT_CONNECTIVITY" …˝ß port_clkena2ß STRING≠   "PORT_CONNECTIVITY" …˛ß port_clkena3ß STRING≠   "PORT_CONNECTIVITY"  ˇ   ß port_clkena4ß STRING≠   "PORT_CONNECTIVITY" …ß port_clkena5ß STRING≠   "PORT_CONNECTIVITY" …ß port_clklossß STRING≠   "PORT_CONNECTIVITY" …ß port_clkswitchß STRING≠   "PORT_CONNECTIVITY" …ß port_enable0ß STRING≠   "PORT_CONNECTIVITY" …ß port_enable1ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclk0ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclk1ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclk2ß STRING≠   "PORT_CONNECTIVITY" …	ß port_extclk3ß STRING≠   "PORT_CONNECTIVITY" …
ß port_extclkena0ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclkena1ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclkena2ß STRING≠   "PORT_CONNECTIVITY" …ß port_extclkena3ß STRING≠   "PORT_CONNECTIVITY" …ß	 port_fbinß STRING≠   "PORT_CONNECTIVITY" …ß port_inclk0ß STRING≠   "PORT_CONNECTIVITY" …ß port_inclk1ß STRING≠   "PORT_CONNECTIVITY" …ß port_pfdenaß STRING≠   "PORT_CONNECTIVITY" …ß port_pllenaß STRING≠   "PORT_CONNECTIVITY" …ß port_scanaclrß STRING≠   "PORT_CONNECTIVITY" …ß port_scanclkß STRING≠   "PORT_CONNECTIVITY" …ß port_scandataß STRING≠   "PORT_CONNECTIVITY" …ß port_scandataoutß STRING≠   "PORT_CONNECTIVITY" …ß port_scandoneß STRING≠   "PORT_CONNECTIVITY" …ß port_scanreadß STRING≠   "PORT_CONNECTIVITY" …ß port_scanwriteß STRING≠   "PORT_CONNECTIVITY" …ß port_sclkout0ß STRING≠   "PORT_CONNECTIVITY" …ß port_sclkout1ß STRING≠   "PORT_CONNECTIVITY" …ß primary_clockß STRING≠   "inclk0" …ß qualify_conf_doneß STRING≠   "OFF" …ß
 scan_chainß STRING≠   "LONG" …ß sclkout0_phase_shiftß STRING≠   "0" … ß sclkout1_phase_shiftß STRING≠   "0" …!ß self_reset_on_gated_loss_lockß STRING≠   "OFF" …"ß simulation_typeß STRING≠   "functional" …#ß skip_vcoß STRING≠   "off" …$ß source_is_pllß STRING≠   "off" …%ß spread_frequencyß NATURALØ     …&ß ssß NATURALØ     …'ß switch_over_counterß NATURALØ     …(ß switch_over_on_gated_lockß STRING≠   "OFF" …)ß switch_over_on_lossclkß STRING≠   "OFF" …*ß switch_over_typeß STRING≠   "AUTO" …+ß valid_lock_multiplierß NATURALØ    …,ß
 vco_centerß NATURALØ     …-ß vco_divide_byß INTEGERØ     ….ß vco_maxß NATURALØ     …/ß vco_minß NATURALØ     …0ß vco_multiply_byß INTEGERØ     …1ß vco_post_scaleß NATURALØ    …2 …3,…4ß aresetuß	 STD_LOGIC¨0 …5ß clkenauß STD_LOGIC_VECTORØ   bØ    0¨1 …6ß	 clkswitchuß	 STD_LOGIC¨0 …7ß
 comparatoruß	 STD_LOGIC¨0 …8ß	 extclkenauß STD_LOGIC_VECTORØ   bØ    0¨1 …9ß fbinuß	 STD_LOGIC¨1 …:ß inclkuß STD_LOGIC_VECTORØ   bØ    0¨0 …;ß pfdenauß	 STD_LOGIC¨1 …<ß pllenauß	 STD_LOGIC¨1 …=ß scanaclruß	 STD_LOGIC¨0 …>ß scanclkuß	 STD_LOGIC¨0 …?ß scandatauß	 STD_LOGIC¨0 …@ß scanreaduß	 STD_LOGIC¨0 …Aß	 scanwriteuß	 STD_LOGIC¨0 …Bß activeclockvß	 STD_LOGIC …Cß clkvß STD_LOGIC_VECTORØ   bØ     …Dß clkbadvß STD_LOGIC_VECTORØ   bØ     …Eß clklossvß	 STD_LOGIC …Fß enable0vß	 STD_LOGIC …Gß enable1vß	 STD_LOGIC …Hß extclkvß STD_LOGIC_VECTORØ   bØ     …Iß lockedvß	 STD_LOGIC …Jß scandataoutvß	 STD_LOGIC …Kß scandonevß	 STD_LOGIC …Lß sclkout0vß	 STD_LOGIC …Mß sclkout1vß	 STD_LOGIC…N …O*i …Spß	 sub_wire1ß	 STD_LOGIC …Tpß	 sub_wire2ß	 STD_LOGIC …Upß	 sub_wire6ß	 STD_LOGIC …Vpß	 sub_wire0ß STD_LOGIC_VECTORØ   bØ     …Wpß	 sub_wire3ß STD_LOGIC_VECTORØ    bØ     …Xpß sub_wire3_bvß
 BIT_VECTORØ    bØ     …Ypß	 sub_wire4ß STD_LOGIC_VECTORØ   bØ     …Zpß	 sub_wire5ß STD_LOGIC_VECTORØ    bØ     …[pß sub_wire5_bvß
 BIT_VECTORØ    bØ     …\pß	 sub_wire7ß STD_LOGIC_VECTORØ   bØ     …]pß	 sub_wire8ß STD_LOGIC_VECTORØ   bØ     …a/ß altpll_componentß altpll'2ß	 altera_mf	ß altpll …c)…fß	 sub_wire1ß	 sub_wire0Ø     …gß sub_wire3_bvØ    bØ    ≠   "0" …hß	 sub_wire3ß To_stdlogicvectorß sub_wire3_bv …iß sub_wire5_bvØ    bØ    ≠   "0" …jß	 sub_wire5_ß To_stdlogicvectorß sub_wire5_bv …kß	 sub_wire4ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire5Ø    bØ     …lß	 sub_wire7ß	 sub_wire3Ø    bØ    !ß	 sub_wire6 …mß	 sub_wire8ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ    !ß	 sub_wire3Ø    bØ     …qß altpll_componentß altpll…r+6…sß bandwidth_type≠   "AUTO"…tß clk0_divide_byØ   …uß clk0_duty_cycleØ2   …vß clk0_multiply_byØ   …wß clk0_phase_shift≠   "300"…xß clk0_time_delay≠   "0"…yß compensate_clock≠   "CLK0"…zß gate_lock_signal≠   "NO"…{ß inclk0_input_frequencyØ_v  …|ß intended_device_family≠	   "Stratix"…}ß invalid_lock_multiplierØ   …~ß	 lock_highØ   …ß lock_lowØ   …Äß lpm_type≠   "altpll"…Åß operation_mode≠   "NORMAL"…Çß pll_type≠
   "ENHANCED"…Éß spread_frequencyØ    …Ñß valid_lock_multiplierØ   …Ö…Ü,6…áß clkß	 sub_wire0…àß clkenaß	 sub_wire4…âß	 extclkenaß	 sub_wire8…äß inclkß	 sub_wire7…ãß lockedß	 sub_wire2…å …íß	 sub_wire6ß inclk0 …ïß c0ß	 sub_wire1 …ñß lockedß	 sub_wire2 …ô*ß SYN ™
V 000064 60 7 1556616499847 ./compile/pll1.vhd*pll1|21+SYN__opt
2V 000052 60 899 1556616499955 ./compile/top.vhd*top
Ver. 1.01
     …&ß zaz …'ß zaz	ß	 gen_utils	1 …'ß zaz	ß conversions	1 …&ß ieee …'ß ieee	ß std_logic_1164	1 …'ß ieee	ß vital_timing	1 …'ß ieee	ß vital_primitives	1 …'ß zaz	ß conversions	1 …2ß top(…+… ß ASIZEß INTEGERØ    …!ß BWSIZEß INTEGERØ    …"ß DSIZEß INTEGERØ$    …#ß FLOWTHROUGHß INTEGERØ    …$ …%,…&ß ADDR_ADV_LD_Nuß	 std_logic …'ß RD_WR_Nuß	 std_logic …(ß RESET_Nuß	 std_logic …)ß clkuß	 std_logic …*ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …+ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …,ß DMuß std_logic_vectorß BWSIZEØ   bØ     …-ß ADV_LD_Nvß	 std_logic ….ß RW_Nvß	 std_logic …/ß BW_Nvß std_logic_vectorß BWSIZEØ   bØ     …0ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …1ß SAvß std_logic_vectorß ASIZEØ   bØ     …2ß DQwß std_logic_vectorß DSIZEØ   bØ    …3 …4*ß top ™
V 000055 60 7 1556616499955 ./compile/top.vhd*top__opt
2I 000044 52 27089         1556616500002 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1556616499999 ./compile/top.vhd*top|21+RTL
Ver. 1.01
     …68ß RTL.ß top(…:iß
 idt71v3556…;+…<ß InstancePathß STRINGß DefaultInstancePath …=ß MsgOnß BOOLEANß DefaultMsgOn …>ß SeverityModeß SEVERITY_LEVELß WARNING …?ß TimingChecksOnß BOOLEANß DefaultTimingChecks …@ß TimingModelß STRINGß DefaultTimingModel …Aß XOnß BOOLEANß
 DefaultXon …Bß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …Cß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …Dß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …Eß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …Fß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …Gß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …Hß thold_R_CLKß VitalDelayTypeß	 UnitDelay …Iß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …Jß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …Kß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …Lß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …Mß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …Nß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …Oß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …Pß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …Qß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …Rß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …Sß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …Tß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …Uß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …Vß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …Wß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …Xß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …Yß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …Zß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …[ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …\ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …]ß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …^ß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …_ß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …aß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …bß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …cß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …dß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …eß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …fß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …gß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …hß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …iß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …jß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …kß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …lß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …mß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …nß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …oß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …pß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …qß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …rß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …sß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …tß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …uß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …vß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …wß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …xß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …yß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …zß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …{ß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …|ß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …}ß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …~ß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …ß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …Äß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …Åß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …Çß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …Éß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …Ñß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …Öß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …Üß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …áß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …àß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …âß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …äß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …ãß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …åß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …çß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …éß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …èß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …êß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …ëß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay…í …ì,…îß A0uß	 STD_LOGIC¨U …ïß A1uß	 STD_LOGIC¨U …ñß A10uß	 STD_LOGIC¨U …óß A11uß	 STD_LOGIC¨U …òß A12uß	 STD_LOGIC¨U …ôß A13uß	 STD_LOGIC¨U …öß A14uß	 STD_LOGIC¨U …õß A15uß	 STD_LOGIC¨U …úß A2uß	 STD_LOGIC¨U …ùß A3uß	 STD_LOGIC¨U …ûß A4uß	 STD_LOGIC¨U …üß A5uß	 STD_LOGIC¨U …†ß A6uß	 STD_LOGIC¨U …°ß A7uß	 STD_LOGIC¨U …¢ß A8uß	 STD_LOGIC¨U …£ß A9uß	 STD_LOGIC¨U …§ß ADVuß	 STD_LOGIC¨U …•ß BWANeguß	 STD_LOGIC¨U …¶ß BWBNeguß	 STD_LOGIC¨U …ßß BWCNeguß	 STD_LOGIC¨U …®ß BWDNeguß	 STD_LOGIC¨U …©ß CE1Neguß	 STD_LOGIC¨U …™ß CE2uß	 STD_LOGIC¨U …´ß CE2Neguß	 STD_LOGIC¨U …¨ß CLKuß	 STD_LOGIC¨U …≠ß CLKENNeguß	 STD_LOGIC¨U …Æß LBONeguß	 STD_LOGIC¨1 …Øß OENeguß	 STD_LOGIC¨U …∞ß Ruß	 STD_LOGIC¨U …±ß DQA0wß	 STD_LOGIC¨U …≤ß DQA1wß	 STD_LOGIC¨U …≥ß DQA2wß	 STD_LOGIC¨U …¥ß DQA3wß	 STD_LOGIC¨U …µß DQA4wß	 STD_LOGIC¨U …∂ß DQA5wß	 STD_LOGIC¨U …∑ß DQA6wß	 STD_LOGIC¨U …∏ß DQA7wß	 STD_LOGIC¨U …πß DQB0wß	 STD_LOGIC¨U …∫ß DQB1wß	 STD_LOGIC¨U …ªß DQB2wß	 STD_LOGIC¨U …ºß DQB3wß	 STD_LOGIC¨U …Ωß DQB4wß	 STD_LOGIC¨U …æß DQB5wß	 STD_LOGIC¨U …øß DQB6wß	 STD_LOGIC¨U …¿ß DQB7wß	 STD_LOGIC¨U …¡ß DQC0wß	 STD_LOGIC¨U …¬ß DQC1wß	 STD_LOGIC¨U …√ß DQC2wß	 STD_LOGIC¨U …ƒß DQC3wß	 STD_LOGIC¨U …≈ß DQC4wß	 STD_LOGIC¨U …∆ß DQC5wß	 STD_LOGIC¨U …«ß DQC6wß	 STD_LOGIC¨U …»ß DQC7wß	 STD_LOGIC¨U ……ß DQD0wß	 STD_LOGIC¨U … ß DQD1wß	 STD_LOGIC¨U …Àß DQD2wß	 STD_LOGIC¨U …Ãß DQD3wß	 STD_LOGIC¨U …Õß DQD4wß	 STD_LOGIC¨U …Œß DQD5wß	 STD_LOGIC¨U …œß DQD6wß	 STD_LOGIC¨U …–ß DQD7wß	 STD_LOGIC¨U…— …“*i …”iß PLL1…‘,…’ß inclk0uß	 STD_LOGIC¨0 …÷ß c0vß	 STD_LOGIC …◊ß lockedvß	 STD_LOGIC…ÿ …Ÿ*i …⁄iß zbt_ctrl_top…€+…‹ß ASIZEß INTEGERØ    …›ß BWSIZEß INTEGERØ    …ﬁß DSIZEß INTEGERØ     …ﬂß FLOWTHROUGHß INTEGERØ    …‡ …·,…‚ß ADDRuß STD_LOGIC_VECTORß ASIZEØ   bØ     …„ß ADDR_ADV_LD_Nuß	 STD_LOGIC …‰ß DATA_INuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Âß DMuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Êß RD_WR_Nuß	 STD_LOGIC …Áß RESET_Nuß	 STD_LOGIC …Ëß CLKuß	 STD_LOGIC …Èß ADV_LD_Nvß	 STD_LOGIC …Íß BW_Nvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Îß DATA_OUTvß STD_LOGIC_VECTORß DSIZEØ   bØ     …Ïß RW_Nvß	 STD_LOGIC …Ìß SAvß STD_LOGIC_VECTORß ASIZEØ   bØ     …Óß DQwß STD_LOGIC_VECTORß DSIZEØ   bØ    …Ô …*i …Ùpß
 adv_ld_n_mß	 STD_LOGIC …ıpß clkzbtß	 STD_LOGIC …ˆpß lockedß	 STD_LOGIC …˜pß PLL_clkß	 STD_LOGIC …¯pß rw_n_mß	 STD_LOGIC …˘pß bw_n_mß STD_LOGIC_VECTORß BWSIZEØ   bØ     …˙pß satß STD_LOGIC_VECTORß ASIZEØ   bØ    ß SA …¸) ˇ   ß BW_Nß bw_n_m …ß satß ADDR …ß	 PLL1_instß PLL1…,6…ß c0ß PLL_clk…ß inclk0ß CLK…	ß lockedß locked…
 …ß RW_Nß rw_n_m …ß ADV_LD_Nß
 adv_ld_n_m …ß idt71v3556pß
 idt71v3556…,6…ß A0ß satØ    …ß A1ß satØ   …ß A10ß satØ
   …ß A11ß satØ   …ß A12ß satØ   …ß A13ß satØ   …ß A14ß satØ   …ß A15ß satØ   …ß A2ß satØ   …ß A3ß satØ   …ß A4ß satØ   …ß A5ß satØ   …ß A6ß satØ   …ß A7ß satØ   … ß A8ß satØ   …!ß A9ß satØ	   …"ß ADVß
 adv_ld_n_m…#ß BWANegß bw_n_mØ    …$ß BWBNegß bw_n_mØ   …%ß BWCNegß bw_n_mØ   …&ß BWDNegß bw_n_mØ   …'ß CLKß CLK…(ß DQA0ß DQØ    …)ß DQA1ß DQØ   …*ß DQA2ß DQØ   …+ß DQA3ß DQØ   …,ß DQA4ß DQØ   …-ß DQA5ß DQØ   ….ß DQA6ß DQØ   …/ß DQA7ß DQØ   …0ß DQB0ß DQØ	   …1ß DQB1ß DQØ
   …2ß DQB2ß DQØ   …3ß DQB3ß DQØ   …4ß DQB4ß DQØ   …5ß DQB5ß DQØ   …6ß DQB6ß DQØ   …7ß DQB7ß DQØ   …8ß DQC0ß DQØ   …9ß DQC1ß DQØ   …:ß DQC2ß DQØ   …;ß DQC3ß DQØ   …<ß DQC4ß DQØ   …=ß DQC5ß DQØ   …>ß DQC6ß DQØ   …?ß DQC7ß DQØ   …@ß DQD0ß DQØ   …Aß DQD1ß DQØ   …Bß DQD2ß DQØ   …Cß DQD3ß DQØ   …Dß DQD4ß DQØ   …Eß DQD5ß DQØ    …Fß DQD6ß DQØ!   …Gß DQD7ß DQØ"   …Hß Rß rw_n_m…I …Kß zbt_ctrl_top_inst1ß zbt_ctrl_top…L+6…Mß ASIZEß ASIZE…Nß BWSIZEß BWSIZE…Oß DSIZEß DSIZE…Pß FLOWTHROUGHß FLOWTHROUGH…Q…R,6…Sß ADDRß ADDRß ASIZEØ   bØ    …Tß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…Uß ADV_LD_Nß ADV_LD_N…Vß BW_Nß BW_Nß BWSIZEØ   bØ    …Wß DATA_INß DATA_INß DSIZEØ   bØ    …Xß DATA_OUTß DATA_OUTß DSIZEØ   bØ    …Yß DMß DMß BWSIZEØ   bØ    …Zß DQß DQß DSIZEØ   bØ    …[ß RD_WR_Nß RD_WR_N…\ß RESET_Nß RESET_N…]ß RW_Nß RW_N…^ß SAß SAß ASIZEØ   bØ    …_ß CLKß PLL_clk…` …c*ß RTL ™
V 000062 60 7 1556616499999 ./compile/top.vhd*top|21+RTL__opt
2V 000034 11 582 1556616499956 top
E top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X top
V 000035 11 1527 1556616499956 top
#VLB_VERSION 59
#INFO
top
E 1556616499956
46
#ACCESS
zaz
conversions all .
gen_utils all .
.
std
.
ieee
vital_primitives all .
vital_timing all .
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 58 1 . 32
BWSIZE 1 30 135 1 . 33
DSIZE 2 30 211 1 . 34
FLOWTHROUGH 3 30 288 1 . 35
ADDR_ADV_LD_N 4 29 364 1 . 38
RD_WR_N 5 29 454 1 . 39
RESET_N 6 29 544 1 . 40
clk 7 29 634 1 . 41
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 723 1 . 42
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1003 1 . 42
"-" 16 10 1257 0 . 0
~ANONYMOUS 17 24 1326 0 . 0
~ANONYMOUS 18 24 1379 0 . 0
ADDR 25 29 1434 1 . 42
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1508 1 . 43
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1790 1 . 43
DATA_IN 28 29 2045 1 . 43
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2120 1 . 44
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2402 1 . 44
DM 31 29 2657 1 . 44
ADV_LD_N 32 29 2733 1 . 45
RW_N 33 29 2824 1 . 46
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2914 1 . 47
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3196 1 . 47
BW_N 36 29 3451 1 . 47
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3526 1 . 48
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3808 1 . 48
DATA_OUT 39 29 4063 1 . 48
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4140 1 . 49
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4422 1 . 49
SA 42 29 4677 1 . 49
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4754 1 . 50
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5036 1 . 50
DQ 45 29 5291 1 . 50
#SPECIFICATION 
#END
V 000023 54 5366 0 top
12
1
12
00000030
1
./compile/top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 16 0
0
54
0
2
0
0
18
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 17 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 18 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 16 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000070 60 766 1556616500040 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top
Ver. 1.01
     …&ß ieee …'ß ieee	ß std_logic_1164	1 …2ß zbt_ctrl_top(…+…ß ASIZEß INTEGERØ    …ß BWSIZEß INTEGERØ    …ß DSIZEß INTEGERØ$    …ß FLOWTHROUGHß INTEGERØ    … …,… ß ADDR_ADV_LD_Nuß	 std_logic …!ß RD_WR_Nuß	 std_logic …"ß RESET_Nuß	 std_logic …#ß clkuß	 std_logic …$ß ADDRuß std_logic_vectorß ASIZEØ   bØ     …%ß DATA_INuß std_logic_vectorß DSIZEØ   bØ     …&ß DMuß std_logic_vectorß BWSIZEØ   bØ     …'ß ADV_LD_Nvß	 std_logic …(ß RW_Nvß	 std_logic …)ß BW_Nvß std_logic_vectorß BWSIZEØ   bØ     …*ß DATA_OUTvß std_logic_vectorß DSIZEØ   bØ     …+ß SAvß std_logic_vectorß ASIZEØ   bØ     …,ß DQwß std_logic_vectorß DSIZEØ   bØ    …- ….*ß zbt_ctrl_top ™
V 000073 60 7 1556616500040 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top__opt
2V 000044 52 21486         1556616500097 rtl
150_____
58
RTL
4
24
std
.
.
1
1
18
addr_ctrl_out
1
18
13 ~ ~ 0 0
52
0
1
30
ASIZE
16385
30
13 ~ ~ 1 0
54
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 2 0
55
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 3 0
58
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 4 0
59
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 5 0
59
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 9 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 10 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 11 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
11
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 10 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 11 0
0
-1
0
1
29
lb_addr
16385
29
13 ~ ~ 21 0
59
1
67
0
1
13 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
1
29
lb_adv_ld_n
16385
29
13 ~ ~ 22 0
60
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 23 1
61
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 24 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_bw
16385
29
13 ~ ~ 25 0
61
3
67
0
1
13 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 26 0
62
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 27 0
63
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1310
16897
5
13 ~ ~ 28 2
64
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~139
521
5
13 ~ ~ 29 0
64
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 1 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_addr
16385
29
13 ~ ~ 30 0
64
6
68
0
1
13 ~ ~ 28 2
0
15 ieee std_logic_1164 5 3
0
1
29
ram_adv_ld_n
16385
29
13 ~ ~ 31 0
65
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1312
16897
5
13 ~ ~ 32 3
66
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 33 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1311
521
5
13 ~ ~ 33 0
66
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 2 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_bw_n
16385
29
13 ~ ~ 34 0
66
8
68
0
1
13 ~ ~ 32 3
0
15 ieee std_logic_1164 5 3
0
1
29
ram_rw_n
16385
29
13 ~ ~ 35 0
67
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
2
10
1
18
data_inout
1
18
13 ~ ~ 36 0
70
1
1
30
BWSIZE
16385
30
13 ~ ~ 37 0
72
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 38 0
73
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 39 0
76
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 40 4
77
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 41 0
77
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ctrl_in_rw_n
16385
29
13 ~ ~ 42 0
77
1
67
0
1
13 ~ ~ 40 4
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1314
16897
5
13 ~ ~ 43 5
78
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1313
521
5
13 ~ ~ 44 0
78
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 45 0
78
2
67
0
1
13 ~ ~ 43 5
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 46 0
79
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1316
16897
5
13 ~ ~ 47 6
80
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 48 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1315
521
5
13 ~ ~ 48 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
read_data
16385
29
13 ~ ~ 49 0
80
4
68
0
1
13 ~ ~ 47 6
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1318
16897
5
13 ~ ~ 50 7
81
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 51 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1317
521
5
13 ~ ~ 51 0
81
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 38 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dq
16385
29
13 ~ ~ 52 0
81
5
69
0
1
13 ~ ~ 50 7
0
15 ieee std_logic_1164 5 3
0
0
2
6
1
18
pipe_delay
1
18
13 ~ ~ 53 0
84
2
1
30
BWSIZE
16385
30
13 ~ ~ 54 0
86
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 55 0
87
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 56 0
88
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
29
clk
16385
29
13 ~ ~ 57 0
91
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1320
16897
5
13 ~ ~ 58 8
92
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1319
521
5
13 ~ ~ 59 0
92
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_in
16385
29
13 ~ ~ 60 0
92
1
67
0
1
13 ~ ~ 58 8
0
15 ieee std_logic_1164 5 3
0
1
29
lb_rw_n
16385
29
13 ~ ~ 61 0
93
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1322
16897
5
13 ~ ~ 62 9
94
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 63 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1321
521
5
13 ~ ~ 63 0
94
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
ram_data_out
16385
29
13 ~ ~ 64 0
94
3
67
0
1
13 ~ ~ 62 9
0
15 ieee std_logic_1164 5 3
0
1
29
reset
16385
29
13 ~ ~ 65 0
95
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1324
16897
5
13 ~ ~ 66 10
96
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 67 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1323
521
5
13 ~ ~ 67 0
96
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_data_in
16385
29
13 ~ ~ 68 0
96
5
68
0
1
13 ~ ~ 66 10
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1326
16897
5
13 ~ ~ 69 11
97
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 70 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1325
521
5
13 ~ ~ 70 0
97
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
delay_rw_n
16385
29
13 ~ ~ 71 0
97
6
68
0
1
13 ~ ~ 69 11
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1328
16897
5
13 ~ ~ 72 12
98
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 73 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1327
521
5
13 ~ ~ 73 0
98
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 55 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
lb_data_out
16385
29
13 ~ ~ 74 0
98
7
68
0
1
13 ~ ~ 72 12
0
15 ieee std_logic_1164 5 3
0
0
3
8
1
18
pipe_stage
1
18
13 ~ ~ 75 0
101
3
1
30
ASIZE
16385
30
13 ~ ~ 76 0
103
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 77 0
104
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 78 0
105
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1330
16897
5
13 ~ ~ 79 13
108
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 80 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1329
521
5
13 ~ ~ 80 0
108
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr
16385
29
13 ~ ~ 81 0
108
0
67
0
1
13 ~ ~ 79 13
0
15 ieee std_logic_1164 5 3
0
1
29
addr_adv_ld_n
16385
29
13 ~ ~ 82 0
109
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clk
16385
29
13 ~ ~ 83 0
110
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1332
16897
5
13 ~ ~ 84 14
111
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 85 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1331
521
5
13 ~ ~ 85 0
111
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in
16385
29
13 ~ ~ 86 0
111
3
67
0
1
13 ~ ~ 84 14
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1334
16897
5
13 ~ ~ 87 15
112
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 88 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1333
521
5
13 ~ ~ 88 0
112
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out
16385
29
13 ~ ~ 89 0
112
4
67
0
1
13 ~ ~ 87 15
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1336
16897
5
13 ~ ~ 90 16
113
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1335
521
5
13 ~ ~ 91 0
113
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm
16385
29
13 ~ ~ 92 0
113
5
67
0
1
13 ~ ~ 90 16
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n
16385
29
13 ~ ~ 93 0
114
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 94 0
115
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
addr_adv_ld_n_reg
16385
29
13 ~ ~ 95 0
116
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1338
16897
5
13 ~ ~ 96 17
117
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 97 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1337
521
5
13 ~ ~ 97 0
117
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 76 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
addr_reg
16385
29
13 ~ ~ 98 0
117
9
68
0
1
13 ~ ~ 96 17
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1340
16897
5
13 ~ ~ 99 18
118
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 100 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1339
521
5
13 ~ ~ 100 0
118
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_in_reg
16385
29
13 ~ ~ 101 0
118
10
68
0
1
13 ~ ~ 99 18
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1342
16897
5
13 ~ ~ 102 19
119
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 103 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1341
521
5
13 ~ ~ 103 0
119
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 78 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
data_out_reg
16385
29
13 ~ ~ 104 0
119
11
68
0
1
13 ~ ~ 102 19
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1344
16897
5
13 ~ ~ 105 20
120
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 106 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1343
521
5
13 ~ ~ 106 0
120
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 77 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
dm_reg
16385
29
13 ~ ~ 107 0
120
12
68
0
1
13 ~ ~ 105 20
0
15 ieee std_logic_1164 5 3
0
1
29
rd_wr_n_reg
16385
29
13 ~ ~ 108 0
121
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
3
14
1
3
addr_adv_ld_n_reg
1
3
13 ~ ~ 109 0
127
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkt
1
3
13 ~ ~ 110 1
128
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rd_wr_n_reg
1
3
13 ~ ~ 111 2
129
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset_t
1
3
13 ~ ~ 112 3
130
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1346
513
5
13 ~ ~ 113 21
131
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 114 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1345
521
5
13 ~ ~ 114 0
131
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 0 0
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
addr_reg
1
3
13 ~ ~ 115 4
131
17
1
13 ~ ~ 113 21
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1348
513
5
13 ~ ~ 116 22
132
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 117 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1347
521
5
13 ~ ~ 117 0
132
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 2 2
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
data_in_reg
1
3
13 ~ ~ 118 5
132
18
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_data_in
1
3
13 ~ ~ 119 6
133
19
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
delay_rw_n
1
3
13 ~ ~ 120 7
134
20
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1350
513
5
13 ~ ~ 121 23
135
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 122 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1349
521
5
13 ~ ~ 122 0
135
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ zbt_ctrl_top 1 1
0
0
0
1
13 ~ ~ 9 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
dm_reg
1
3
13 ~ ~ 123 8
135
21
1
13 ~ ~ 121 23
0
15 ieee std_logic_1164 5 3
0
0
1
3
lb_data_out
1
3
13 ~ ~ 124 9
136
22
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
1
3
read_data
1
3
13 ~ ~ 125 10
137
23
1
13 ~ ~ 116 22
0
15 ieee std_logic_1164 5 3
0
0
0
1
4
1
39
39
39
~
1
39
13 ~ ~ 126 0
143
0
1
addr_ctrl_out1
1
114
1
addr_ctrl_out
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 138 0
163
1
1
data_inout1
1
114
1
data_inout
0
1
18
13 ~ ~ 36 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 143 0
177
2
1
pipe_delay1
1
114
1
pipe_delay
0
1
18
13 ~ ~ 53 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 149 0
194
3
1
pipe_stage1
1
114
1
pipe_stage
0
1
18
13 ~ ~ 75 0
0
0
0
0
1
0
0
V 000078 60 4591 1556616500094 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL
Ver. 1.01
     …08ß RTL.ß zbt_ctrl_top(…4iß addr_ctrl_out…5+…6ß ASIZEß INTEGERØ    …7ß BWSIZEß INTEGERØ   …8 …9,…:ß clkuß	 STD_LOGIC …;ß lb_addruß STD_LOGIC_VECTORß ASIZEØ   bØ     …<ß lb_adv_ld_nuß	 STD_LOGIC …=ß lb_bwuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …>ß lb_rw_nuß	 STD_LOGIC …?ß resetuß	 STD_LOGIC …@ß ram_addrvß STD_LOGIC_VECTORß ASIZEØ   bØ     …Aß ram_adv_ld_nvß	 STD_LOGIC …Bß ram_bw_nvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Cß ram_rw_nvß	 STD_LOGIC…D …E*i …Fiß
 data_inout…G+…Hß BWSIZEß INTEGERØ    …Iß DSIZEß INTEGERØ    …J …K,…Lß clkuß	 STD_LOGIC …Mß ctrl_in_rw_nuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Nß data_inuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Oß resetuß	 STD_LOGIC …Pß	 read_datavß STD_LOGIC_VECTORß DSIZEØ   bØ     …Qß dqwß STD_LOGIC_VECTORß DSIZEØ   bØ    …R …S*i …Tiß
 pipe_delay…U+…Vß BWSIZEß INTEGERØ    …Wß DSIZEß INTEGERØ     …Xß FLOWTHROUGHß INTEGERØ    …Y …Z,…[ß clkuß	 STD_LOGIC …\ß
 lb_data_inuß STD_LOGIC_VECTORß DSIZEØ   bØ     …]ß lb_rw_nuß	 STD_LOGIC …^ß ram_data_outuß STD_LOGIC_VECTORß DSIZEØ   bØ     …_ß resetuß	 STD_LOGIC …`ß delay_data_invß STD_LOGIC_VECTORß DSIZEØ   bØ     …aß
 delay_rw_nvß STD_LOGIC_VECTORß DSIZEØ   bØ     …bß lb_data_outvß STD_LOGIC_VECTORß DSIZEØ   bØ    …c …d*i …eiß
 pipe_stage…f+…gß ASIZEß INTEGERØ    …hß BWSIZEß INTEGERØ    …iß DSIZEß INTEGERØ    …j …k,…lß addruß STD_LOGIC_VECTORß ASIZEØ   bØ     …mß addr_adv_ld_nuß	 STD_LOGIC …nß clkuß	 STD_LOGIC …oß data_inuß STD_LOGIC_VECTORß DSIZEØ   bØ     …pß data_outuß STD_LOGIC_VECTORß DSIZEØ   bØ     …qß dmuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …rß rd_wr_nuß	 STD_LOGIC …sß resetuß	 STD_LOGIC …tß addr_adv_ld_n_regvß	 STD_LOGIC …uß addr_regvß STD_LOGIC_VECTORß ASIZEØ   bØ     …vß data_in_regvß STD_LOGIC_VECTORß DSIZEØ   bØ     …wß data_out_regvß STD_LOGIC_VECTORß DSIZEØ   bØ     …xß dm_regvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …yß rd_wr_n_regvß	 STD_LOGIC…z …{*i …pß addr_adv_ld_n_regß	 STD_LOGIC …Äpß clktß	 STD_LOGIC …Åpß rd_wr_n_regß	 STD_LOGIC …Çpß reset_tß	 STD_LOGIC …Épß addr_regß STD_LOGIC_VECTORß ASIZEØ   bØ     …Ñpß data_in_regß STD_LOGIC_VECTORß DSIZEØ   bØ     …Öpß delay_data_inß STD_LOGIC_VECTORß DSIZEØ   bØ     …Üpß
 delay_rw_nß STD_LOGIC_VECTORß DSIZEØ   bØ     …ápß dm_regß STD_LOGIC_VECTORß BWSIZEØ   bØ     …àpß lb_data_outß STD_LOGIC_VECTORß DSIZEØ   bØ     …âpß	 read_dataß STD_LOGIC_VECTORß DSIZEØ   bØ     …ã)…èß addr_ctrl_out1ß addr_ctrl_out…ê+6…ëß ASIZEß ASIZE…íß BWSIZEß BWSIZE…ì…î,6…ïß clkß clkt…ñß lb_addrß addr_regß ASIZEØ   bØ    …óß lb_adv_ld_nß addr_adv_ld_n_reg…òß lb_bwß dm_regß BWSIZEØ   bØ    …ôß lb_rw_nß rd_wr_n_reg…öß ram_addrß SAß ASIZEØ   bØ    …õß ram_adv_ld_nß ADV_LD_N…úß ram_bw_nß BW_Nß BWSIZEØ   bØ    …ùß ram_rw_nß RW_N…ûß resetß reset_t…ü …°ß reset_t_ß RESET_N …£ß data_inout1ß
 data_inout…§+6…•ß BWSIZEß BWSIZE…¶ß DSIZEß DSIZE…ß…®,6…©ß clkß clkt…™ß ctrl_in_rw_nß
 delay_rw_nß DSIZEØ   bØ    …´ß data_inß delay_data_inß DSIZEØ   bØ    …¨ß dqß dqß DSIZEØ   bØ    …≠ß	 read_dataß	 read_dataß DSIZEØ   bØ    …Æß resetß reset_t…Ø …±ß pipe_delay1ß
 pipe_delay…≤+6…≥ß BWSIZEß BWSIZE…¥ß DSIZEß DSIZE…µß FLOWTHROUGHß FLOWTHROUGH…∂…∑,6…∏ß clkß clkt…πß delay_data_inß delay_data_inß DSIZEØ   bØ    …∫ß
 delay_rw_nß
 delay_rw_nß DSIZEØ   bØ    …ªß
 lb_data_inß data_in_regß DSIZEØ   bØ    …ºß lb_data_outß lb_data_outß DSIZEØ   bØ    …Ωß lb_rw_nß rd_wr_n_reg…æß ram_data_outß	 read_dataß DSIZEØ   bØ    …øß resetß reset_t…¿ …¬ß pipe_stage1ß
 pipe_stage…√+6…ƒß ASIZEß ASIZE…≈ß BWSIZEß BWSIZE…∆ß DSIZEß DSIZE…«…»,6……ß addrß addrß ASIZEØ   bØ    … ß addr_adv_ld_nß addr_adv_ld_n…Àß addr_adv_ld_n_regß addr_adv_ld_n_reg…Ãß addr_regß addr_regß ASIZEØ   bØ    …Õß clkß clkt…Œß data_inß data_inß DSIZEØ   bØ    …œß data_in_regß data_in_regß DSIZEØ   bØ    …–ß data_outß lb_data_outß DSIZEØ   bØ    …—ß data_out_regß data_outß DSIZEØ   bØ    …“ß dmß dmß BWSIZEØ   bØ    …”ß dm_regß dm_regß BWSIZEØ   bØ    …‘ß rd_wr_nß rd_wr_n…’ß rd_wr_n_regß rd_wr_n_reg…÷ß resetß reset_t…◊ …›ß clktß clk …‡*ß RTL ™
V 000080 60 7 1556616500094 ./compile/zbt_ctrl_top.vhd*zbt_ctrl_top|21+RTL__opt
2V 000043 11 600 1556616500041 zbt_ctrl_top
E zbt_ctrl_top VHDL
L STD;IEEE;
U STD.STANDARD;ieee.std_logic_1164;
G ASIZE INTEGER = 17
G BWSIZE INTEGER = 4
G DSIZE INTEGER = 36
G FLOWTHROUGH INTEGER = 0
P ADDR_ADV_LD_N _in std_logic
P RD_WR_N _in std_logic
P RESET_N _in std_logic
P clk _in std_logic
P ADDR _in std_logic_vector[ASIZE-1:0]
P DATA_IN _in std_logic_vector[DSIZE-1:0]
P DM _in std_logic_vector[BWSIZE-1:0]
P ADV_LD_N _out std_logic
P RW_N _out std_logic
P BW_N _out std_logic_vector[BWSIZE-1:0]
P DATA_OUT _out std_logic_vector[DSIZE-1:0]
P SA _out std_logic_vector[ASIZE-1:0]
P DQ _inout std_logic_vector[DSIZE-1:0]
X zbt_ctrl_top
V 000044 11 1448 1556616500041 zbt_ctrl_top
#VLB_VERSION 59
#INFO
zbt_ctrl_top
E 1556616500041
46
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
ASIZE 0 30 67 1 . 26
BWSIZE 1 30 144 1 . 27
DSIZE 2 30 220 1 . 28
FLOWTHROUGH 3 30 297 1 . 29
ADDR_ADV_LD_N 4 29 373 1 . 32
RD_WR_N 5 29 463 1 . 33
RESET_N 6 29 553 1 . 34
clk 7 29 643 1 . 35
~std_logic_vector{{ASIZE-1}~downto~0}~12 8 5 732 1 . 36
~NATURAL~range~{ASIZE-1}~downto~0~12 9 5 1012 1 . 36
"-" 13 10 1266 0 . 0
~ANONYMOUS 14 24 1335 0 . 0
~ANONYMOUS 15 24 1388 0 . 0
ADDR 25 29 1443 1 . 36
~std_logic_vector{{DSIZE-1}~downto~0}~12 26 5 1517 1 . 37
~NATURAL~range~{DSIZE-1}~downto~0~12 27 5 1799 1 . 37
DATA_IN 28 29 2054 1 . 37
~std_logic_vector{{BWSIZE-1}~downto~0}~12 29 5 2129 1 . 38
~NATURAL~range~{BWSIZE-1}~downto~0~12 30 5 2411 1 . 38
DM 31 29 2666 1 . 38
ADV_LD_N 32 29 2742 1 . 39
RW_N 33 29 2833 1 . 40
~std_logic_vector{{BWSIZE-1}~downto~0}~122 34 5 2923 1 . 41
~NATURAL~range~{BWSIZE-1}~downto~0~121 35 5 3205 1 . 41
BW_N 36 29 3460 1 . 41
~std_logic_vector{{DSIZE-1}~downto~0}~124 37 5 3535 1 . 42
~NATURAL~range~{DSIZE-1}~downto~0~123 38 5 3817 1 . 42
DATA_OUT 39 29 4072 1 . 42
~std_logic_vector{{ASIZE-1}~downto~0}~126 40 5 4149 1 . 43
~NATURAL~range~{ASIZE-1}~downto~0~125 41 5 4431 1 . 43
SA 42 29 4686 1 . 43
~std_logic_vector{{DSIZE-1}~downto~0}~128 43 5 4763 1 . 44
~NATURAL~range~{DSIZE-1}~downto~0~127 44 5 5045 1 . 44
DQ 45 29 5300 1 . 44
#SPECIFICATION 
#END
V 000032 54 5375 0 zbt_ctrl_top
12
1
12
00000024
1
./compile/zbt_ctrl_top.vhd
0
0 0 0 0 0 0
1
1
30
1
30
12 ~ ~ 0 0
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
17
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 1 1
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 2 2
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
36
0
0
0
0
0
0
1
30
1
30
12 ~ ~ 3 3
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
0
1
29
1
29
12 ~ ~ 4 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
105
10
12 ~ ~ 13 0
0
54
0
2
0
0
15
0
1
15 STD STANDARD 75 4
1
1
1
24
9
24
12 ~ ~ 14 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
9
24
12 ~ ~ 15 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
29
1
29
12 ~ ~ 25 4
4
67
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 26 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 27 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 27 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 28 5
5
67
0
1
12 ~ ~ 26 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 29 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 30 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 30 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 31 6
6
67
0
1
12 ~ ~ 29 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 32 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 34 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 35 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 1 1
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 36 9
9
68
0
1
12 ~ ~ 34 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 37 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 38 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 39 10
10
68
0
1
12 ~ ~ 37 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 40 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 41 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 0 0
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 42 11
11
68
0
1
12 ~ ~ 40 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 43 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 44 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ ~ 2 2
0
0
0
1
12 ~ ~ 13 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 45 12
12
69
0
1
12 ~ ~ 43 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000078 60 1240 1556616500168 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils
Ver. 1.01
     …`7Cß	 gen_utils(…b{ß
 XOR_REDUCEß ARGß std_logic_vectorVß UX01(…dsß resultß	 std_logic …e)…fß result¨0 …g/ß iuß ARG`Q…hß resultß resultYß ARGß i …i*Q …jVß result …k* …o{ß	 GenParity…pß Datauß std_logic_vector …qß ODDEVENuß	 std_logic …rß SIZEuß POSITIVE…sVß std_logic_vector…t(…usß iß NATURAL …vsß resultß std_logic_vectorß Dataß LengthØ   bØ     …w)…xß iØ     …ySß iß SIZEQ…zß resultß iØ   bß iß Dataß iØ   bß i …{ß resultß iØ   ß
 XOR_REDUCEß Dataß iØ   bß iYß ODDEVEN …|ß iß iØ	    …}*Q …~Vß result …*ß	 GenParity …Ñ{ß CheckParity…Öß Datauß std_logic_vector …Üß ODDEVENuß	 std_logic …áß SIZEuß POSITIVE…àVß	 std_logic…â(…äsß iß NATURAL …ãsß resultß	 std_logic …å)…çß iØ     ß result¨1 …éSß iß SIZEQ…èß resultß resultW…ê_ß
 XOR_REDUCEß Dataß iØ   bß iYß ODDEVEN …ëß iß iØ	    …í*Q …ìVß result …î*ß CheckParity …ôlß logic_UXLHZ_table(gß
 std_ulogicß LOWaß
 std_ulogicß HIGH.…öß
 std_ulogic …¶kß cvt_to_UXLHZß logic_UXLHZ_table…ß¨U…®¨X…©¨L…™¨H…´¨Z…¨¨W…≠¨L…Æ¨H…Ø¨-…∞ …µ{ß To_UXLHZß sß
 std_ulogicVß
 std_ulogic(…∂)…∑Vß cvt_to_UXLHZß s …∏* …∫*ß	 gen_utils ™
V 000080 60 7 1556616500168 ./src/work/gen_utils.vhd*gen_utils|4+gen_utils__opt
2V 000085 60 17886 1556616500268 ./src/work/conversions.vhd*conversions|4+conversions
Ver. 1.01
    …D7Cß conversions(…Glß basetype(ß binaryß octalß decimalß hex …I{ß maxß xß yß integerVß integer(…J)…KBß xß yJVß x LVß y *B …L*ß max …N{ß minß xß yß integerVß integer(…O)…PBß xß yJVß x LVß y *B …Q*ß min …]{ß
 nextmultofß xß positive …^ß sizeß positiveVß positive(…_)…`Nß x\ß size(…aPØ    Vß sizeß xß size …bP0Vß sizeß xß sizeØ    …c*N …d*ß
 nextmultof …f{ß rtn_baseß baseß basetypeVß	 character(…g)…hNß base(…iPß binaryV¨b …jPß octalV¨o …kPß decimalV¨d …lPß hexV¨h …m*N …n*ß rtn_base …p{ß formatß rß string …qß baseß basetype …rß rtn_lenß natural …sß justifyß justify_side …tß basespecß b_specVß string(…usß int_rtn_lenß integer …v)…wBß basespecß yesJ…xß int_rtn_lenß rtn_lenØ    …yL…zß int_rtn_lenß rtn_len …{*B …|Bß int_rtn_lenß rß lengthJ…}Nß basespec(…~Pß noVß r …Pß yesVß rtn_baseß base!¨"!ß r!¨" …Ä*N …ÅL…ÇNß justify(…ÉPß left…ÑNß basespec(…ÖPß no…ÜVß r!ß fill¨ ß int_rtn_lenß rß length …áPß yes…àVß rtn_baseß base!¨"!ß r!¨"!…âß fill¨ ß int_rtn_lenß rß length …ä*N …ãPß right…åNß basespec(…çPß no…éVß fill¨ ß int_rtn_lenß rß length!ß r …èPß yes…êVß fill¨ ß int_rtn_lenß rß length!…ëß rtn_baseß base!¨"!ß r!¨" …í*N …ì*N …î*B …ï*ß format …ò{ß	 cnvt_baseß xß string …ôß inbaseß natural`Ø   aØ   Vß natural(…úsß rß tß naturalØ     …ùsß placeß positiveØ    …û)…ü/ß iuß xß reverse_rangeQ…†Nß xß i(…°P¨0ß tØ     …¢P¨1ß tØ    …£P¨2ß tØ    …§P¨3ß tØ    …•P¨4ß tØ    …¶P¨5ß tØ    …ßP¨6ß tØ    …®P¨7ß tØ    …©P¨8ß tØ    …™P¨9ß tØ	    …´P¨a¨Aß tØ
    …¨P¨b¨Bß tØ    …≠P¨c¨Cß tØ    …ÆP¨d¨Dß tØ    …ØP¨e¨Eß tØ    …∞P¨f¨Fß tØ    …±P¨_ß tØ     …≤ß placeß placeß inbase …≥P0…¥Gß false…µHß lf!…∂≠0   "CNVT_BASE found input value larger than base: "!ß lf!…∑≠   "Input value: "!ß xß i!…∏≠	   " Base: "!ß
 to_int_strß inbase!ß lf!…π≠   "converting input to integer 0"…∫Iß warning …ªVØ     …º*N …ΩBß tß inbaseØ   J…æGß false…øHß lf!…¿≠0   "CNVT_BASE found input value larger than base: "!ß lf!…¡≠   "Input value: "!ß xß i!…¬≠	   " Base: "!ß
 to_int_strß inbase!ß lf!…√≠   "converting input to integer 0"…ƒIß warning …≈VØ     …∆L…«ß rß rß tß place …»ß placeß placeß inbase ……*B … *Q …ÀVß r …Ã*ß	 cnvt_base …Œ{ß extendß xß	 std_logic …œß lenß positiveVß std_logic_vector(…–sß vß std_logic_vectorØ   aß len0ß x …—)…“Vß v …”*ß extend …ÿ{ß
 to_bin_strß xß std_logic_vector …Ÿß rtn_lenß naturalØ     …⁄ß justifyß justify_sideß right …€ß basespecß b_specß yesVß string(…›sß intß std_logic_vectorØ   aß xß lengthß x …ﬁsß rß stringØ   aß xß length0¨$ …ﬂ)…‡/ß iuß int`Q…·ß rß iaß iß
 to_bin_strß intß iß basespecß no …‚*Q …„Vß formatß rß binaryß rtn_lenß justifyß basespec …‰*ß
 to_bin_str …Ê{ß
 to_bin_strß xß	 std_logic …Áß rtn_lenß naturalØ     …Ëß justifyß justify_sideß right …Èß basespecß b_specß yesVß string(…Ísß rß stringØ   aØ    …Î)…ÏNß x(…ÌP¨0ß rØ   ¨0 …ÓP¨1ß rØ   ¨1 …ÔP¨Uß rØ   ¨U …P¨Xß rØ   ¨X …ÒP¨Zß rØ   ¨Z …ÚP¨Wß rØ   ¨W …ÛP¨Hß rØ   ¨H …ÙP¨Lß rØ   ¨L …ıP¨-ß rØ   ¨- …ˆ*N …˜Vß formatß rß binaryß rtn_lenß justifyß basespec …¯*ß
 to_bin_str …˙{ß
 to_bin_strß xß natural …˚ß rtn_lenß naturalØ     …¸ß justifyß justify_sideß right …˝ß basespecß b_specß yesVß string(…˛sß intß naturalß x  ˇ  sß ptrß positive`Ø   aØ    Ø     …sß rß stringØ   aØ    0¨$ …)…Bß intØ    J…Vß format≠   "0"ß binaryß rtn_lenß justifyß basespec …*B …Sß intØ    Q…Nß int]Ø   (…	PØ    ß rß ptr¨0 …
PØ   ß rß ptr¨1 …P0…Gß falseHß lf!≠   "TO_BIN_STR, shouldn't happen"…Iß failure …V≠   "$" …@ …*N …ß intß intØ    …ß ptrß ptrØ    …*Q …Vß formatß rß ptrØ   aØ    ß binaryß rtn_lenß justifyß basespec …*ß
 to_bin_str …{ß
 to_hex_strß xß std_logic_vector …ß rtn_lenß naturalØ     …ß justifyß justify_sideß right …ß basespecß b_specß yesVß string(…sß nxtß positiveß
 nextmultofß xß lengthØ    …sß intß std_logic_vectorØ   aß nxt0¨0 …sß ptrß positive`Ø   aß nxtØ   Ø   Ø    …sß rß stringØ   aß nxtØ   0¨$ … oß slv4(ß std_logic_vectorØ   aØ    …!)…"ß intß nxtß xß lengthØ   aß nxtß x …#Bß nxtß xß lengthØ    Wß xß xß left¨1J…$ß intØ   aß nxtß xß lengthß extendß xß xß leftß nxtß xß length …%*B …&/ß iuß int`Q…'UPß i]Ø   Ø    …(Nß slv4ß intß iaß iØ   (…)P≠   "0000"ß rß ptr¨0 …*P≠   "0001"ß rß ptr¨1 …+P≠   "0010"ß rß ptr¨2 …,P≠   "0011"ß rß ptr¨3 …-P≠   "0100"ß rß ptr¨4 ….P≠   "0101"ß rß ptr¨5 …/P≠   "0110"ß rß ptr¨6 …0P≠   "0111"ß rß ptr¨7 …1P≠   "1000"ß rß ptr¨8 …2P≠   "1001"ß rß ptr¨9 …3P≠   "1010"ß rß ptr¨A …4P≠   "1011"ß rß ptr¨B …5P≠   "1100"ß rß ptr¨C …6P≠   "1101"ß rß ptr¨D …7P≠   "1110"ß rß ptr¨E …8P≠   "1111"ß rß ptr¨F …9P≠   "ZZZZ"ß rß ptr¨Z …:P≠   "WWWW"ß rß ptr¨W …;P≠   "LLLL"ß rß ptr¨L …<P≠   "HHHH"ß rß ptr¨H …=P≠   "UUUU"ß rß ptr¨U …>P≠   "XXXX"ß rß ptr¨X …?P≠   "----"ß rß ptr¨- …@P0…AGß false…BHß lf!…C≠"   "TO_HEX_STR found illegal value: "!…Dß
 to_bin_strß intß iaß iØ   !ß lf!…E≠   "converting input to '-'"…FIß warning …Gß rß ptr¨- …H*N …Iß ptrß ptrØ    …J*Q …KVß formatß rß hexß rtn_lenß justifyß basespec …L*ß
 to_hex_str …N{ß
 to_hex_strß xß natural …Oß rtn_lenß naturalØ     …Pß justifyß justify_sideß right …Qß basespecß b_specß yesVß string(…Rsß intß naturalß x …Ssß ptrß positive`Ø   aØ   Ø    …Tsß rß stringØ   aØ   0¨$ …U)…VBß xØ    JVß format≠   "0"ß hexß rtn_lenß justifyß basespec *B …WSß intØ    Q…XNß int]Ø   (…YPØ    ß rß ptr¨0 …ZPØ   ß rß ptr¨1 …[PØ   ß rß ptr¨2 …\PØ   ß rß ptr¨3 …]PØ   ß rß ptr¨4 …^PØ   ß rß ptr¨5 …_PØ   ß rß ptr¨6 …`PØ   ß rß ptr¨7 …aPØ   ß rß ptr¨8 …bPØ	   ß rß ptr¨9 …cPØ
   ß rß ptr¨A …dPØ   ß rß ptr¨B …ePØ   ß rß ptr¨C …fPØ   ß rß ptr¨D …gPØ   ß rß ptr¨E …hPØ   ß rß ptr¨F …iP0…jGß falseHß lf!≠   "TO_HEX_STR, shouldn't happen"…kIß failure …lV≠   "$" …m*N …nß intß intØ    …oß ptrß ptrØ    …p*Q …qVß formatß rß ptrØ   aØ   ß hexß rtn_lenß justifyß basespec …r*ß
 to_hex_str …t{ß
 to_oct_strß xß std_logic_vector …uß rtn_lenß naturalØ     …vß justifyß justify_sideß right …wß basespecß b_specß yesVß string(…ysß nxtß positiveß
 nextmultofß xß lengthØ    …zsß intß std_logic_vectorØ   aß nxt0¨0 …{sß ptrß positive`Ø   aß nxtØ   Ø   Ø    …|sß rß stringØ   aß nxtØ   0¨$ …}oß slv3(ß std_logic_vectorØ   aØ    …~)…ß intß nxtß xß lengthØ   aß nxtß x …ÄBß nxtß xß lengthØ    Wß xß xß left¨1J…Åß intØ   aß nxtß xß lengthß extendß xß xß leftß nxtß xß length …Ç*B …É/ß iuß int`Q…ÑUPß i]Ø   Ø    …ÖNß slv3ß intß iaß iØ   (…ÜP≠   "000"ß rß ptr¨0 …áP≠   "001"ß rß ptr¨1 …àP≠   "010"ß rß ptr¨2 …âP≠   "011"ß rß ptr¨3 …äP≠   "100"ß rß ptr¨4 …ãP≠   "101"ß rß ptr¨5 …åP≠   "110"ß rß ptr¨6 …çP≠   "111"ß rß ptr¨7 …éP≠   "ZZZ"ß rß ptr¨Z …èP≠   "WWW"ß rß ptr¨W …êP≠   "LLL"ß rß ptr¨L …ëP≠   "HHH"ß rß ptr¨H …íP≠   "UUU"ß rß ptr¨U …ìP≠   "XXX"ß rß ptr¨X …îP≠   "---"ß rß ptr¨- …ïP0…ñGß false…óHß lf!…ò≠"   "TO_OCT_STR found illegal value: "!…ôß
 to_bin_strß intß iaß iØ   !ß lf!…ö≠   "converting input to '-'"…õIß warning …úß rß ptr¨- …ù*N …ûß ptrß ptrØ    …ü*Q …†Vß formatß rß octalß rtn_lenß justifyß basespec …°*ß
 to_oct_str …£{ß
 to_oct_strß xß natural …§ß rtn_lenß naturalØ     …•ß justifyß justify_sideß right …¶ß basespecß b_specß yesVß string(…ßsß intß naturalß x …®sß ptrß positive`Ø   aØ   Ø    …©sß rß stringØ   aØ   0¨$ …™)…´Bß xØ    JVß format≠   "0"ß octalß rtn_lenß justifyß basespec *B …¨Sß intØ    Q…≠Nß int]Ø   (…ÆPØ    ß rß ptr¨0 …ØPØ   ß rß ptr¨1 …∞PØ   ß rß ptr¨2 …±PØ   ß rß ptr¨3 …≤PØ   ß rß ptr¨4 …≥PØ   ß rß ptr¨5 …¥PØ   ß rß ptr¨6 …µPØ   ß rß ptr¨7 …∂P0…∑Gß falseHß lf!≠   "TO_OCT_STR, shouldn't happen"…∏Iß failure …πV≠   "$" …∫*N …ªß intß intØ    …ºß ptrß ptrØ    …Ω*Q …æVß formatß rß ptrØ   aØ   ß octalß rtn_lenß justifyß basespec …ø*ß
 to_oct_str …¡{ß
 to_int_strß xß natural …¬ß rtn_lenß naturalØ     …√ß justifyß justify_sideß right …ƒß basespecß b_specß yesVß string(…≈sß intß naturalß x …∆sß ptrß positive`Ø   aØ    Ø     …«sß rß stringØ   aØ    0¨$ …»)……Bß xØ    JVß format≠   "0"ß hexß rtn_lenß justifyß basespec … L…ÀSß intØ    Q…ÃNß int]Ø
   (…ÕPØ    ß rß ptr¨0 …ŒPØ   ß rß ptr¨1 …œPØ   ß rß ptr¨2 …–PØ   ß rß ptr¨3 …—PØ   ß rß ptr¨4 …“PØ   ß rß ptr¨5 …”PØ   ß rß ptr¨6 …‘PØ   ß rß ptr¨7 …’PØ   ß rß ptr¨8 …÷PØ	   ß rß ptr¨9 …◊P0…ÿGß falseHß lf!≠   "TO_INT_STR, shouldn't happen"…ŸIß failure …⁄V≠   "$" …€*N …‹ß intß intØ
    …›ß ptrß ptrØ    …ﬁ*Q …ﬂVß formatß rß ptrØ   aØ    ß decimalß rtn_lenß justifyß basespec …‡*B …·*ß
 to_int_str …„{ß
 to_int_strß xß std_logic_vector …‰ß rtn_lenß naturalØ     …Âß justifyß justify_sideß right …Êß basespecß b_specß yes…ÁVß string(…Ë)…ÈVß
 to_int_strß to_natß xß rtn_lenß justifyß basespec …Í*ß
 to_int_str …Ì{ß to_time_strß xß time…ÓVß string(…Ô)…Vß
 to_int_strß to_natß xß basespecß no!≠   " ns" …Ò*ß to_time_str …Û{ß fillß	 fill_charß	 character¨* …Ùß rtn_lenß integerØ   …ıVß string(…ˆsß rß stringØ   aß maxß rtn_lenØ   0ß	 fill_char …˜sß lenß integer …¯)…˘Bß rtn_lenØ   J…˙ß lenØ    …˚L…¸ß lenß rtn_len …˝*B …˛Vß rØ   aß len  ˛  *ß fill …{ß to_natß xß std_logic_vectorVß natural(…sß tß std_logic_vectorØ   aß xß lengthß x …sß intß std_logic_vectorØ   aØ   0¨0 …sß rß naturalØ     …sß placeß positiveØ    …	)…
Bß xß lengthØ    J…ß intß maxØ    ß xß lengthØ   aØ   ß tØ   aß xß length …L…ß intØ   aØ   ß tß xß lengthØ   aß xß length …*B …/ß iuß intß reverse_rangeQ…Nß intß i(…P¨1¨Hß rß rß place …P¨0¨L@ …P0…Gß false…Hß lf!…≠   "TO_NAT found illegal value: "!ß
 to_bin_strß intß i!ß lf!…≠   "converting input to integer 0"…Iß warning …VØ     …*N …TPß iØ    …ß placeß placeØ    …*Q …Vß r …*ß to_nat …!{ß to_natß xß	 std_logic…"Vß natural(…#)…$Nß x(…%P¨0VØ     …&P¨1VØ    …'P0…(Gß false…)Hß lf!…*≠   "TO_NAT found illegal value: "!ß
 to_bin_strß x!ß lf!…+≠   "converting input to integer 0"…,Iß warning …-VØ     ….*N …/*ß to_nat …1{ß to_natß xß time…2Vß natural(…3)…4Vß xØ   ß ns …5*ß to_nat …7{ß hß xß string …8ß rtn_lenß positive`Ø   aØ    Ø    …9Vß std_logic_vector(…>sß intß stringØ   aß xß lengthß x …?sß sizeß positiveß maxß xß lengthØ   ß rtn_len …@sß ptrß integer`Ø   aß sizeß size …Asß rß std_logic_vectorØ   aß size0¨0 …B)…C/ß iuß intß reverse_rangeQ…DNß intß i(…EP¨0ß rß ptrØ   aß ptr≠   "0000" …FP¨1ß rß ptrØ   aß ptr≠   "0001" …GP¨2ß rß ptrØ   aß ptr≠   "0010" …HP¨3ß rß ptrØ   aß ptr≠   "0011" …IP¨4ß rß ptrØ   aß ptr≠   "0100" …JP¨5ß rß ptrØ   aß ptr≠   "0101" …KP¨6ß rß ptrØ   aß ptr≠   "0110" …LP¨7ß rß ptrØ   aß ptr≠   "0111" …MP¨8ß rß ptrØ   aß ptr≠   "1000" …NP¨9ß rß ptrØ   aß ptr≠   "1001" …OP¨a¨Aß rß ptrØ   aß ptr≠   "1010" …PP¨b¨Bß rß ptrØ   aß ptr≠   "1011" …QP¨c¨Cß rß ptrØ   aß ptr≠   "1100" …RP¨d¨Dß rß ptrØ   aß ptr≠   "1101" …SP¨e¨Eß rß ptrØ   aß ptr≠   "1110" …TP¨f¨Fß rß ptrØ   aß ptr≠   "1111" …UP¨Uß rß ptrØ   aß ptr≠   "UUUU" …VP¨Xß rß ptrØ   aß ptr≠   "XXXX" …WP¨Zß rß ptrØ   aß ptr≠   "ZZZZ" …XP¨Wß rß ptrØ   aß ptr≠   "WWWW" …YP¨Hß rß ptrØ   aß ptr≠   "HHHH" …ZP¨Lß rß ptrØ   aß ptr≠   "LLLL" …[P¨-ß rß ptrØ   aß ptr≠   "----" …\P¨_ß ptrß ptrØ    …]P0…^Gß false…_Hß lf!…`≠.   "O conversion found illegal input character: "!…aß intß i!ß lf!≠    "converting character to '----'"…bIß warning …cß rß ptrØ   aß ptr≠   "----" …d*N …eß ptrß ptrØ    …f*Q …gVß rß sizeß rtn_lenØ   aß size …h*ß h …j{ß dß xß string …kß rtn_lenß positive`Ø   aØ    Ø    …lVß std_logic_vector(…p)…qVß to_slvß	 cnvt_baseß xØ
   ß rtn_len …r*ß d …t{ß oß xß string …uß rtn_lenß positive`Ø   aØ    Ø    …vVß std_logic_vector(…zsß intß stringØ   aß xß lengthß x …{sß sizeß positiveß maxß xß lengthØ   ß rtn_len …|sß ptrß integer`Ø   aß sizeß size …}sß rß std_logic_vectorØ   aß size0¨0 …~)…/ß iuß intß reverse_rangeQ…ÄNß intß i(…ÅP¨0ß rß ptrØ   aß ptr≠   "000" …ÇP¨1ß rß ptrØ   aß ptr≠   "001" …ÉP¨2ß rß ptrØ   aß ptr≠   "010" …ÑP¨3ß rß ptrØ   aß ptr≠   "011" …ÖP¨4ß rß ptrØ   aß ptr≠   "100" …ÜP¨5ß rß ptrØ   aß ptr≠   "101" …áP¨6ß rß ptrØ   aß ptr≠   "110" …àP¨7ß rß ptrØ   aß ptr≠   "111" …âP¨Uß rß ptrØ   aß ptr≠   "UUU" …äP¨Xß rß ptrØ   aß ptr≠   "XXX" …ãP¨Zß rß ptrØ   aß ptr≠   "ZZZ" …åP¨Wß rß ptrØ   aß ptr≠   "WWW" …çP¨Hß rß ptrØ   aß ptr≠   "HHH" …éP¨Lß rß ptrØ   aß ptr≠   "LLL" …èP¨-ß rß ptrØ   aß ptr≠   "---" …êP¨_ß ptrß ptrØ    …ëP0…íGß false…ìHß lf!…î≠.   "O conversion found illegal input character: "!…ïß intß i!ß lf!≠   "converting character to '---'"…ñIß warning …óß rß ptrØ   aß ptr≠   "---" …ò*N …ôß ptrß ptrØ    …ö*Q …õVß rß sizeß rtn_lenØ   aß size …ú*ß o …û{ß bß xß string …üß rtn_lenß positive`Ø   aØ    Ø    …†Vß std_logic_vector(…§sß intß stringØ   aß xß lengthß x …•sß sizeß positiveß maxß xß lengthß rtn_len …¶sß ptrß integer`Ø    aß sizeØ   ß size …ßsß rß std_logic_vectorØ   aß size0¨0 …®)…©/ß iuß intß reverse_rangeQ…™Nß intß i(…´P¨0ß rß ptr¨0 …¨P¨1ß rß ptr¨1 …≠P¨Uß rß ptr¨U …ÆP¨Xß rß ptr¨X …ØP¨Zß rß ptr¨Z …∞P¨Wß rß ptr¨W …±P¨Hß rß ptr¨H …≤P¨Lß rß ptr¨L …≥P¨-ß rß ptr¨- …¥P¨_ß ptrß ptrØ    …µP0…∂Gß false…∑Hß lf!…∏≠.   "B conversion found illegal input character: "!…πß intß i!ß lf!≠   "converting character to '-'"…∫Iß warning …ªß rß ptr¨- …º*N …Ωß ptrß ptrØ    …æ*Q …øVß rß sizeß rtn_lenØ   aß size …¿*ß b …¬{ß hß xß string…√Vß natural(…»)……Vß	 cnvt_baseß xØ    … *ß h …Ã{ß dß xß string…ÕVß natural(…—)…“Vß	 cnvt_baseß xØ
    …”*ß d …’{ß oß xß string…÷Vß natural(…⁄)…€Vß	 cnvt_baseß xØ    …‹*ß o …ﬁ{ß bß xß string…ﬂVß natural(…„)…‰Vß	 cnvt_baseß xØ    …Â*ß b …Á{ß to_slvß xß natural …Ëß rtn_lenß positive`Ø   aØ    Ø    …ÈVß std_logic_vector(…Îsß intß naturalß x …Ïsß ptrß positiveØ     …Ìsß rß std_logic_vectorØ   aØ    0¨0 …Ó)…ÔSß intØ    Q…Nß int]Ø   (…ÒPØ    ß rß ptr¨0 …ÚPØ   ß rß ptr¨1 …ÛP0…ÙGß falseHß lf!≠   "TO_SLV, shouldn't happen"…ıIß failure …ˆV≠   "0" …˜*N …¯ß intß intØ    …˘ß ptrß ptrØ    …˙*Q …˚Vß rØ!   ß rtn_lenaØ     …¸*ß to_slv …˛{ß to_slß xß natural ˝  Vß	 std_logic(…sß rß	 std_logic¨0 …)…Nß x(…PØ    @ …PØ   ß r¨1 …P0…Gß false…Hß lf!…	≠'   "TO_SL found illegal input character: "!…
ß
 to_int_strß x!ß lf!≠   "converting character to '-'"…Iß warning …V¨- …*N …Vß r …*ß to_sl …{ß to_timeß xß naturalVß time(…)…Vß xØ   ß ns …*ß to_time …{ß to_intß xß std_logic_vectorVß integer(…sß tß std_logic_vectorß xß lengthbØ   ß x …sß intß std_logic_vectorØ    bØ   0¨0 …sß signß	 std_logic¨0 …sß sizeß integerØ     …sß invß booleanß false …sß rß integerØ     …sß placeß positiveØ    … )…!Bß xß lengthØ!   J…"ß signß tß xß length …#/ß iuß tß reverse_rangeQ…$Bß sign¨1J…%Bß invß trueJ…&ß tß i_ß tß i …'Kß tß i¨1J…(ß invß true …)*B …**B …+ß sizeß sizeØ    …,*Q …-ß invß false …./ß iuØ   aß sizeØ   Q…/Nß tß i(…0P¨1¨Hß rß rß place …1P¨0¨L@ …2P0…3Gß false…4Hß lf!…5≠   " TO_INT found illegal value "…6Iß warning …7VØ     …8*N …9ß placeß placeØ    …:*Q …;Bß sign¨1J…<Vß r …=L…>Vß r …?*B …@L…Aß intß tØ    bØ    …Bß signß tØ     …C/ß iuØ   aØ   Q…DBß sign¨1J…EBß invß trueJ…Fß intß i_ß intß i …GKß intß i¨1J…Hß invß true …I*B …J*B …K*Q …Lß invß false …M/ß iuØ   aØ   Q…NNß intß i(…OP¨1¨Hß rß rß place …PP¨0¨L@ …QP0…RGß false…SHß lf!…T≠   " TO_INT found illegal value "…UIß warning …VVØ     …W*N …Xß placeß placeØ    …Y*Q …ZBß sign¨1J…[Vß r …\L…]Vß r …^*B …_*B …`*ß to_int …b*ß conversions ™
V 000086 60 7 1556616500268 ./src/work/conversions.vhd*conversions|4+conversions__opt
2V 000044 52 27089         1556616504299 rtl
219_____
58
RTL
4
20
std
.
.
1
1
18
idt71v3556
1
18
13 ~ ~ 0 0
58
1
1
5
~STRING~13
-15871
5
13 ~ ~ 1 0
60
7
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
InstancePath
16385
30
13 ~ ~ 2 0
60
0
1
13 ~ ~ 1 0
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 9 6
0
0
0
1
30
MsgOn
16385
30
13 ~ ~ 3 0
61
1
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 15 10
0
0
0
1
30
SeverityMode
16385
30
13 ~ ~ 4 0
62
2
1
15 STD STANDARD 70 3
1
3
1
145
69
1
WARNING
0
0
0
1
30
TimingChecksOn
16385
30
13 ~ ~ 5 0
63
3
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 10 7
0
0
0
1
5
~STRING~139
-15871
5
13 ~ ~ 6 1
64
8
5
1
5
1
15 STD STANDARD 90 10
1
1
6
3 1 2147483647
0
1
15 STD STANDARD 4 2
10
3072 0
0
1
30
TimingModel
16385
30
13 ~ ~ 7 0
64
4
1
13 ~ ~ 6 1
0
15 STD STANDARD 90 10
3
1
139
802
1
15 ~ gen_utils 13 8
0
0
0
1
30
XOn
16385
30
13 ~ ~ 8 0
65
5
1
15 STD STANDARD 0 0
1
3
1
139
802
1
15 ~ gen_utils 14 9
0
0
0
1
30
thold_A0_CLK
16385
30
13 ~ ~ 9 0
66
6
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_ADV_CLK
16385
30
13 ~ ~ 10 0
67
7
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_BWANeg_CLK
16385
30
13 ~ ~ 11 0
68
8
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CE2_CLK
16385
30
13 ~ ~ 12 0
69
9
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_CLKENNeg_CLK
16385
30
13 ~ ~ 13 0
70
10
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_DQA0_CLK
16385
30
13 ~ ~ 14 0
71
11
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
thold_R_CLK
16385
30
13 ~ ~ 15 0
72
12
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tipd_A0
16385
30
13 ~ ~ 16 0
73
13
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A1
16385
30
13 ~ ~ 17 0
74
14
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A10
16385
30
13 ~ ~ 18 0
75
15
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A11
16385
30
13 ~ ~ 19 0
76
16
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A12
16385
30
13 ~ ~ 20 0
77
17
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A13
16385
30
13 ~ ~ 21 0
78
18
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A14
16385
30
13 ~ ~ 22 0
79
19
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A15
16385
30
13 ~ ~ 23 0
80
20
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A2
16385
30
13 ~ ~ 24 0
81
21
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A3
16385
30
13 ~ ~ 25 0
82
22
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A4
16385
30
13 ~ ~ 26 0
83
23
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A5
16385
30
13 ~ ~ 27 0
84
24
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A6
16385
30
13 ~ ~ 28 0
85
25
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A7
16385
30
13 ~ ~ 29 0
86
26
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A8
16385
30
13 ~ ~ 30 0
87
27
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_A9
16385
30
13 ~ ~ 31 0
88
28
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_ADV
16385
30
13 ~ ~ 32 0
89
29
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWANeg
16385
30
13 ~ ~ 33 0
90
30
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWBNeg
16385
30
13 ~ ~ 34 0
91
31
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWCNeg
16385
30
13 ~ ~ 35 0
92
32
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_BWDNeg
16385
30
13 ~ ~ 36 0
93
33
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE1Neg
16385
30
13 ~ ~ 37 0
94
34
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2
16385
30
13 ~ ~ 38 0
95
35
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CE2Neg
16385
30
13 ~ ~ 39 0
96
36
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLK
16385
30
13 ~ ~ 40 0
97
37
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_CLKENNeg
16385
30
13 ~ ~ 41 0
98
38
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA0
16385
30
13 ~ ~ 42 0
99
39
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA1
16385
30
13 ~ ~ 43 0
100
40
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA2
16385
30
13 ~ ~ 44 0
101
41
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA3
16385
30
13 ~ ~ 45 0
102
42
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA4
16385
30
13 ~ ~ 46 0
103
43
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA5
16385
30
13 ~ ~ 47 0
104
44
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA6
16385
30
13 ~ ~ 48 0
105
45
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQA7
16385
30
13 ~ ~ 49 0
106
46
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB0
16385
30
13 ~ ~ 50 0
107
47
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB1
16385
30
13 ~ ~ 51 0
108
48
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB2
16385
30
13 ~ ~ 52 0
109
49
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB3
16385
30
13 ~ ~ 53 0
110
50
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB4
16385
30
13 ~ ~ 54 0
111
51
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB5
16385
30
13 ~ ~ 55 0
112
52
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB6
16385
30
13 ~ ~ 56 0
113
53
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQB7
16385
30
13 ~ ~ 57 0
114
54
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC0
16385
30
13 ~ ~ 58 0
115
55
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC1
16385
30
13 ~ ~ 59 0
116
56
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC2
16385
30
13 ~ ~ 60 0
117
57
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC3
16385
30
13 ~ ~ 61 0
118
58
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC4
16385
30
13 ~ ~ 62 0
119
59
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC5
16385
30
13 ~ ~ 63 0
120
60
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC6
16385
30
13 ~ ~ 64 0
121
61
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQC7
16385
30
13 ~ ~ 65 0
122
62
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD0
16385
30
13 ~ ~ 66 0
123
63
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD1
16385
30
13 ~ ~ 67 0
124
64
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD2
16385
30
13 ~ ~ 68 0
125
65
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD3
16385
30
13 ~ ~ 69 0
126
66
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD4
16385
30
13 ~ ~ 70 0
127
67
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD5
16385
30
13 ~ ~ 71 0
128
68
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD6
16385
30
13 ~ ~ 72 0
129
69
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_DQD7
16385
30
13 ~ ~ 73 0
130
70
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_LBONeg
16385
30
13 ~ ~ 74 0
131
71
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_OENeg
16385
30
13 ~ ~ 75 0
132
72
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tipd_R
16385
30
13 ~ ~ 76 0
133
73
1
15 ieee vital_timing 15 3
1
3
1
139
802
1
15 ieee vital_timing 25 1
0
0
0
1
30
tpd_CLK_DQA0
16385
30
13 ~ ~ 77 0
134
74
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tpd_OENeg_DQA0
16385
30
13 ~ ~ 78 0
135
75
1
15 ieee vital_timing 17 5
1
3
1
139
802
1
15 ~ gen_utils 5 4
0
0
0
1
30
tperiod_CLK_posedge
16385
30
13 ~ ~ 79 0
136
76
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_negedge
16385
30
13 ~ ~ 80 0
137
77
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tpw_CLK_posedge
16385
30
13 ~ ~ 81 0
138
78
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_A0_CLK
16385
30
13 ~ ~ 82 0
139
79
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_ADV_CLK
16385
30
13 ~ ~ 83 0
140
80
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_BWANeg_CLK
16385
30
13 ~ ~ 84 0
141
81
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CE2_CLK
16385
30
13 ~ ~ 85 0
142
82
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_CLKENNeg_CLK
16385
30
13 ~ ~ 86 0
143
83
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_DQA0_CLK
16385
30
13 ~ ~ 87 0
144
84
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
30
tsetup_R_CLK
16385
30
13 ~ ~ 88 0
145
85
1
15 ieee vital_timing 13 1
0
15 STD STANDARD 77 6
3
1
139
802
1
15 ~ gen_utils 3 2
0
0
0
1
29
A0
16385
29
13 ~ ~ 89 0
148
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A1
16385
29
13 ~ ~ 90 0
149
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A10
16385
29
13 ~ ~ 91 0
150
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A11
16385
29
13 ~ ~ 92 0
151
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A12
16385
29
13 ~ ~ 93 0
152
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A13
16385
29
13 ~ ~ 94 0
153
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A14
16385
29
13 ~ ~ 95 0
154
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A15
16385
29
13 ~ ~ 96 0
155
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A2
16385
29
13 ~ ~ 97 0
156
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A3
16385
29
13 ~ ~ 98 0
157
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A4
16385
29
13 ~ ~ 99 0
158
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A5
16385
29
13 ~ ~ 100 0
159
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A6
16385
29
13 ~ ~ 101 0
160
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A7
16385
29
13 ~ ~ 102 0
161
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A8
16385
29
13 ~ ~ 103 0
162
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
A9
16385
29
13 ~ ~ 104 0
163
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
ADV
16385
29
13 ~ ~ 105 0
164
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWANeg
16385
29
13 ~ ~ 106 0
165
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWBNeg
16385
29
13 ~ ~ 107 0
166
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWCNeg
16385
29
13 ~ ~ 108 0
167
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
BWDNeg
16385
29
13 ~ ~ 109 0
168
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE1Neg
16385
29
13 ~ ~ 110 0
169
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2
16385
29
13 ~ ~ 111 0
170
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CE2Neg
16385
29
13 ~ ~ 112 0
171
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLK
16385
29
13 ~ ~ 113 0
172
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
CLKENNeg
16385
29
13 ~ ~ 114 0
173
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
LBONeg
16385
29
13 ~ ~ 115 0
174
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
49
0
0
1
29
OENeg
16385
29
13 ~ ~ 116 0
175
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
R
16385
29
13 ~ ~ 117 0
176
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA0
16385
29
13 ~ ~ 118 0
177
29
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA1
16385
29
13 ~ ~ 119 0
178
30
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA2
16385
29
13 ~ ~ 120 0
179
31
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA3
16385
29
13 ~ ~ 121 0
180
32
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA4
16385
29
13 ~ ~ 122 0
181
33
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA5
16385
29
13 ~ ~ 123 0
182
34
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA6
16385
29
13 ~ ~ 124 0
183
35
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQA7
16385
29
13 ~ ~ 125 0
184
36
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB0
16385
29
13 ~ ~ 126 0
185
37
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB1
16385
29
13 ~ ~ 127 0
186
38
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB2
16385
29
13 ~ ~ 128 0
187
39
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB3
16385
29
13 ~ ~ 129 0
188
40
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB4
16385
29
13 ~ ~ 130 0
189
41
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB5
16385
29
13 ~ ~ 131 0
190
42
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB6
16385
29
13 ~ ~ 132 0
191
43
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQB7
16385
29
13 ~ ~ 133 0
192
44
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC0
16385
29
13 ~ ~ 134 0
193
45
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC1
16385
29
13 ~ ~ 135 0
194
46
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC2
16385
29
13 ~ ~ 136 0
195
47
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC3
16385
29
13 ~ ~ 137 0
196
48
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC4
16385
29
13 ~ ~ 138 0
197
49
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC5
16385
29
13 ~ ~ 139 0
198
50
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC6
16385
29
13 ~ ~ 140 0
199
51
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQC7
16385
29
13 ~ ~ 141 0
200
52
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD0
16385
29
13 ~ ~ 142 0
201
53
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD1
16385
29
13 ~ ~ 143 0
202
54
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD2
16385
29
13 ~ ~ 144 0
203
55
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD3
16385
29
13 ~ ~ 145 0
204
56
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD4
16385
29
13 ~ ~ 146 0
205
57
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD5
16385
29
13 ~ ~ 147 0
206
58
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD6
16385
29
13 ~ ~ 148 0
207
59
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
1
29
DQD7
16385
29
13 ~ ~ 149 0
208
60
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
86
61
1
18
PLL1
1
18
13 ~ ~ 150 0
211
0
1
29
inclk0
16385
29
13 ~ ~ 151 0
213
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
1
29
c0
16385
29
13 ~ ~ 152 0
214
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
locked
16385
29
13 ~ ~ 153 0
215
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
3
1
18
zbt_ctrl_top
1
18
13 ~ ~ 154 0
218
2
1
30
ASIZE
16385
30
13 ~ ~ 155 0
220
0
1
15 STD STANDARD 75 4
1
3
1
145
147
1
16
0
0
0
0
0
1
30
BWSIZE
16385
30
13 ~ ~ 156 0
221
1
1
15 STD STANDARD 75 4
1
3
1
145
147
1
4
0
0
0
0
0
1
30
DSIZE
16385
30
13 ~ ~ 157 0
222
2
1
15 STD STANDARD 75 4
1
3
1
145
147
1
32
0
0
0
0
0
1
30
FLOWTHROUGH
16385
30
13 ~ ~ 158 0
223
3
1
15 STD STANDARD 75 4
1
3
1
145
147
1
0
0
0
0
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~13
16897
5
13 ~ ~ 159 2
226
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 160 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~13
521
5
13 ~ ~ 160 0
226
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
10
"-"
105
10
13 ~ ~ 167 0
0
-1
54
4
1
24
~ANONYMOUS
9
24
13 ~ ~ 168 0
0
-1
1
15 STD STANDARD 75 4
1
0
1
24
~ANONYMOUS
9
24
13 ~ ~ 169 0
0
-1
1
15 STD STANDARD 75 4
1
0
0
2
0
0
169
0
1
15 STD STANDARD 75 4
1
1
24
~ANONYMOUS
265
24
13 ~ ~ 168 0
0
-1
1
24
~ANONYMOUS
265
24
13 ~ ~ 169 0
0
-1
0
1
29
ADDR
16385
29
13 ~ ~ 176 0
226
0
67
0
1
13 ~ ~ 159 2
0
15 ieee std_logic_1164 5 3
0
1
29
ADDR_ADV_LD_N
16385
29
13 ~ ~ 177 0
227
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 178 3
228
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 179 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~13
521
5
13 ~ ~ 179 0
228
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_IN
16385
29
13 ~ ~ 180 0
228
2
67
0
1
13 ~ ~ 178 3
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~13
16897
5
13 ~ ~ 181 4
229
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 182 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~13
521
5
13 ~ ~ 182 0
229
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DM
16385
29
13 ~ ~ 183 0
229
3
67
0
1
13 ~ ~ 181 4
0
15 ieee std_logic_1164 5 3
0
1
29
RD_WR_N
16385
29
13 ~ ~ 184 0
230
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
RESET_N
16385
29
13 ~ ~ 185 0
231
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
CLK
16385
29
13 ~ ~ 186 0
232
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ADV_LD_N
16385
29
13 ~ ~ 187 0
233
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1311
16897
5
13 ~ ~ 188 5
234
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 189 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1310
521
5
13 ~ ~ 189 0
234
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 156 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
BW_N
16385
29
13 ~ ~ 190 0
234
8
68
0
1
13 ~ ~ 188 5
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1313
16897
5
13 ~ ~ 191 6
235
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 192 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1312
521
5
13 ~ ~ 192 0
235
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DATA_OUT
16385
29
13 ~ ~ 193 0
235
9
68
0
1
13 ~ ~ 191 6
0
15 ieee std_logic_1164 5 3
0
1
29
RW_N
16385
29
13 ~ ~ 194 0
236
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1315
16897
5
13 ~ ~ 195 7
237
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 196 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1314
521
5
13 ~ ~ 196 0
237
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 155 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
SA
16385
29
13 ~ ~ 197 0
237
11
68
0
1
13 ~ ~ 195 7
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{{DSIZE-1}~downto~0}~1317
16897
5
13 ~ ~ 198 8
238
-1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 199 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{DSIZE-1}~downto~0~1316
521
5
13 ~ ~ 199 0
238
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
13 ~ ~ 157 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
DQ
16385
29
13 ~ ~ 200 0
238
12
69
0
1
13 ~ ~ 198 8
0
15 ieee std_logic_1164 5 3
0
0
4
13
1
3
adv_ld_n_m
1
3
13 ~ ~ 201 0
244
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clkzbt
1
3
13 ~ ~ 202 1
245
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
locked
1
3
13 ~ ~ 203 2
246
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
PLL_clk
1
3
13 ~ ~ 204 3
247
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw_n_m
1
3
13 ~ ~ 205 4
248
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{{BWSIZE-1}~downto~0}~1319
513
5
13 ~ ~ 206 9
249
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 207 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{BWSIZE-1}~downto~0~1318
521
5
13 ~ ~ 207 0
249
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 1 1
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
bw_n_m
1
3
13 ~ ~ 208 5
249
18
1
13 ~ ~ 206 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{{ASIZE-1}~downto~0}~1321
513
5
13 ~ ~ 209 10
250
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 210 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~{ASIZE-1}~downto~0~1320
521
5
13 ~ ~ 210 0
250
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
0
1
1
0
0
0
1
0
1
2
168
256
1
169
0
0
139
802
30
12 ~ top 0 0
0
0
0
1
13 ~ ~ 167 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
sat
1
3
13 ~ ~ 211 6
250
19
1
13 ~ ~ 209 10
0
15 ieee std_logic_1164 5 3
1
1
139
802
29
12 ~ top 42 11
0
0
0
0
1
3
1
39
39
39
~
1
39
13 ~ ~ 214 0
260
0
1
PLL1_inst
1
114
1
PLL1
0
1
18
13 ~ ~ 150 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 217 0
271
1
1
idt71v3556p
1
114
1
idt71v3556
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
1
39
39
39
~
1
39
13 ~ ~ 218 0
330
2
1
zbt_ctrl_top_inst1
1
114
1
zbt_ctrl_top
0
1
18
13 ~ ~ 154 0
0
0
0
0
1
0
0
V 000060 60 9424 1556616504294 ./compile/top.vhd*top|21+RTL
Ver. 1.01
     …68ß RTL.ß top(…:iß
 idt71v3556…;+…<ß InstancePathß STRINGß DefaultInstancePath …=ß MsgOnß BOOLEANß DefaultMsgOn …>ß SeverityModeß SEVERITY_LEVELß WARNING …?ß TimingChecksOnß BOOLEANß DefaultTimingChecks …@ß TimingModelß STRINGß DefaultTimingModel …Aß XOnß BOOLEANß
 DefaultXon …Bß thold_A0_CLKß VitalDelayTypeß	 UnitDelay …Cß thold_ADV_CLKß VitalDelayTypeß	 UnitDelay …Dß thold_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …Eß thold_CE2_CLKß VitalDelayTypeß	 UnitDelay …Fß thold_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …Gß thold_DQA0_CLKß VitalDelayTypeß	 UnitDelay …Hß thold_R_CLKß VitalDelayTypeß	 UnitDelay …Iß tipd_A0ß VitalDelayType01ß VitalZeroDelay01 …Jß tipd_A1ß VitalDelayType01ß VitalZeroDelay01 …Kß tipd_A10ß VitalDelayType01ß VitalZeroDelay01 …Lß tipd_A11ß VitalDelayType01ß VitalZeroDelay01 …Mß tipd_A12ß VitalDelayType01ß VitalZeroDelay01 …Nß tipd_A13ß VitalDelayType01ß VitalZeroDelay01 …Oß tipd_A14ß VitalDelayType01ß VitalZeroDelay01 …Pß tipd_A15ß VitalDelayType01ß VitalZeroDelay01 …Qß tipd_A2ß VitalDelayType01ß VitalZeroDelay01 …Rß tipd_A3ß VitalDelayType01ß VitalZeroDelay01 …Sß tipd_A4ß VitalDelayType01ß VitalZeroDelay01 …Tß tipd_A5ß VitalDelayType01ß VitalZeroDelay01 …Uß tipd_A6ß VitalDelayType01ß VitalZeroDelay01 …Vß tipd_A7ß VitalDelayType01ß VitalZeroDelay01 …Wß tipd_A8ß VitalDelayType01ß VitalZeroDelay01 …Xß tipd_A9ß VitalDelayType01ß VitalZeroDelay01 …Yß tipd_ADVß VitalDelayType01ß VitalZeroDelay01 …Zß tipd_BWANegß VitalDelayType01ß VitalZeroDelay01 …[ß tipd_BWBNegß VitalDelayType01ß VitalZeroDelay01 …\ß tipd_BWCNegß VitalDelayType01ß VitalZeroDelay01 …]ß tipd_BWDNegß VitalDelayType01ß VitalZeroDelay01 …^ß tipd_CE1Negß VitalDelayType01ß VitalZeroDelay01 …_ß tipd_CE2ß VitalDelayType01ß VitalZeroDelay01 …`ß tipd_CE2Negß VitalDelayType01ß VitalZeroDelay01 …aß tipd_CLKß VitalDelayType01ß VitalZeroDelay01 …bß tipd_CLKENNegß VitalDelayType01ß VitalZeroDelay01 …cß	 tipd_DQA0ß VitalDelayType01ß VitalZeroDelay01 …dß	 tipd_DQA1ß VitalDelayType01ß VitalZeroDelay01 …eß	 tipd_DQA2ß VitalDelayType01ß VitalZeroDelay01 …fß	 tipd_DQA3ß VitalDelayType01ß VitalZeroDelay01 …gß	 tipd_DQA4ß VitalDelayType01ß VitalZeroDelay01 …hß	 tipd_DQA5ß VitalDelayType01ß VitalZeroDelay01 …iß	 tipd_DQA6ß VitalDelayType01ß VitalZeroDelay01 …jß	 tipd_DQA7ß VitalDelayType01ß VitalZeroDelay01 …kß	 tipd_DQB0ß VitalDelayType01ß VitalZeroDelay01 …lß	 tipd_DQB1ß VitalDelayType01ß VitalZeroDelay01 …mß	 tipd_DQB2ß VitalDelayType01ß VitalZeroDelay01 …nß	 tipd_DQB3ß VitalDelayType01ß VitalZeroDelay01 …oß	 tipd_DQB4ß VitalDelayType01ß VitalZeroDelay01 …pß	 tipd_DQB5ß VitalDelayType01ß VitalZeroDelay01 …qß	 tipd_DQB6ß VitalDelayType01ß VitalZeroDelay01 …rß	 tipd_DQB7ß VitalDelayType01ß VitalZeroDelay01 …sß	 tipd_DQC0ß VitalDelayType01ß VitalZeroDelay01 …tß	 tipd_DQC1ß VitalDelayType01ß VitalZeroDelay01 …uß	 tipd_DQC2ß VitalDelayType01ß VitalZeroDelay01 …vß	 tipd_DQC3ß VitalDelayType01ß VitalZeroDelay01 …wß	 tipd_DQC4ß VitalDelayType01ß VitalZeroDelay01 …xß	 tipd_DQC5ß VitalDelayType01ß VitalZeroDelay01 …yß	 tipd_DQC6ß VitalDelayType01ß VitalZeroDelay01 …zß	 tipd_DQC7ß VitalDelayType01ß VitalZeroDelay01 …{ß	 tipd_DQD0ß VitalDelayType01ß VitalZeroDelay01 …|ß	 tipd_DQD1ß VitalDelayType01ß VitalZeroDelay01 …}ß	 tipd_DQD2ß VitalDelayType01ß VitalZeroDelay01 …~ß	 tipd_DQD3ß VitalDelayType01ß VitalZeroDelay01 …ß	 tipd_DQD4ß VitalDelayType01ß VitalZeroDelay01 …Äß	 tipd_DQD5ß VitalDelayType01ß VitalZeroDelay01 …Åß	 tipd_DQD6ß VitalDelayType01ß VitalZeroDelay01 …Çß	 tipd_DQD7ß VitalDelayType01ß VitalZeroDelay01 …Éß tipd_LBONegß VitalDelayType01ß VitalZeroDelay01 …Ñß
 tipd_OENegß VitalDelayType01ß VitalZeroDelay01 …Öß tipd_Rß VitalDelayType01ß VitalZeroDelay01 …Üß tpd_CLK_DQA0ß VitalDelayType01Zß UnitDelay01Z …áß tpd_OENeg_DQA0ß VitalDelayType01Zß UnitDelay01Z …àß tperiod_CLK_posedgeß VitalDelayTypeß	 UnitDelay …âß tpw_CLK_negedgeß VitalDelayTypeß	 UnitDelay …äß tpw_CLK_posedgeß VitalDelayTypeß	 UnitDelay …ãß tsetup_A0_CLKß VitalDelayTypeß	 UnitDelay …åß tsetup_ADV_CLKß VitalDelayTypeß	 UnitDelay …çß tsetup_BWANeg_CLKß VitalDelayTypeß	 UnitDelay …éß tsetup_CE2_CLKß VitalDelayTypeß	 UnitDelay …èß tsetup_CLKENNeg_CLKß VitalDelayTypeß	 UnitDelay …êß tsetup_DQA0_CLKß VitalDelayTypeß	 UnitDelay …ëß tsetup_R_CLKß VitalDelayTypeß	 UnitDelay…í …ì,…îß A0uß	 STD_LOGIC¨U …ïß A1uß	 STD_LOGIC¨U …ñß A10uß	 STD_LOGIC¨U …óß A11uß	 STD_LOGIC¨U …òß A12uß	 STD_LOGIC¨U …ôß A13uß	 STD_LOGIC¨U …öß A14uß	 STD_LOGIC¨U …õß A15uß	 STD_LOGIC¨U …úß A2uß	 STD_LOGIC¨U …ùß A3uß	 STD_LOGIC¨U …ûß A4uß	 STD_LOGIC¨U …üß A5uß	 STD_LOGIC¨U …†ß A6uß	 STD_LOGIC¨U …°ß A7uß	 STD_LOGIC¨U …¢ß A8uß	 STD_LOGIC¨U …£ß A9uß	 STD_LOGIC¨U …§ß ADVuß	 STD_LOGIC¨U …•ß BWANeguß	 STD_LOGIC¨U …¶ß BWBNeguß	 STD_LOGIC¨U …ßß BWCNeguß	 STD_LOGIC¨U …®ß BWDNeguß	 STD_LOGIC¨U …©ß CE1Neguß	 STD_LOGIC¨U …™ß CE2uß	 STD_LOGIC¨U …´ß CE2Neguß	 STD_LOGIC¨U …¨ß CLKuß	 STD_LOGIC¨U …≠ß CLKENNeguß	 STD_LOGIC¨U …Æß LBONeguß	 STD_LOGIC¨1 …Øß OENeguß	 STD_LOGIC¨U …∞ß Ruß	 STD_LOGIC¨U …±ß DQA0wß	 STD_LOGIC¨U …≤ß DQA1wß	 STD_LOGIC¨U …≥ß DQA2wß	 STD_LOGIC¨U …¥ß DQA3wß	 STD_LOGIC¨U …µß DQA4wß	 STD_LOGIC¨U …∂ß DQA5wß	 STD_LOGIC¨U …∑ß DQA6wß	 STD_LOGIC¨U …∏ß DQA7wß	 STD_LOGIC¨U …πß DQB0wß	 STD_LOGIC¨U …∫ß DQB1wß	 STD_LOGIC¨U …ªß DQB2wß	 STD_LOGIC¨U …ºß DQB3wß	 STD_LOGIC¨U …Ωß DQB4wß	 STD_LOGIC¨U …æß DQB5wß	 STD_LOGIC¨U …øß DQB6wß	 STD_LOGIC¨U …¿ß DQB7wß	 STD_LOGIC¨U …¡ß DQC0wß	 STD_LOGIC¨U …¬ß DQC1wß	 STD_LOGIC¨U …√ß DQC2wß	 STD_LOGIC¨U …ƒß DQC3wß	 STD_LOGIC¨U …≈ß DQC4wß	 STD_LOGIC¨U …∆ß DQC5wß	 STD_LOGIC¨U …«ß DQC6wß	 STD_LOGIC¨U …»ß DQC7wß	 STD_LOGIC¨U ……ß DQD0wß	 STD_LOGIC¨U … ß DQD1wß	 STD_LOGIC¨U …Àß DQD2wß	 STD_LOGIC¨U …Ãß DQD3wß	 STD_LOGIC¨U …Õß DQD4wß	 STD_LOGIC¨U …Œß DQD5wß	 STD_LOGIC¨U …œß DQD6wß	 STD_LOGIC¨U …–ß DQD7wß	 STD_LOGIC¨U…— …“*i …”iß PLL1…‘,…’ß inclk0uß	 STD_LOGIC¨0 …÷ß c0vß	 STD_LOGIC …◊ß lockedvß	 STD_LOGIC…ÿ …Ÿ*i …⁄iß zbt_ctrl_top…€+…‹ß ASIZEß INTEGERØ    …›ß BWSIZEß INTEGERØ    …ﬁß DSIZEß INTEGERØ     …ﬂß FLOWTHROUGHß INTEGERØ    …‡ …·,…‚ß ADDRuß STD_LOGIC_VECTORß ASIZEØ   bØ     …„ß ADDR_ADV_LD_Nuß	 STD_LOGIC …‰ß DATA_INuß STD_LOGIC_VECTORß DSIZEØ   bØ     …Âß DMuß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Êß RD_WR_Nuß	 STD_LOGIC …Áß RESET_Nuß	 STD_LOGIC …Ëß CLKuß	 STD_LOGIC …Èß ADV_LD_Nvß	 STD_LOGIC …Íß BW_Nvß STD_LOGIC_VECTORß BWSIZEØ   bØ     …Îß DATA_OUTvß STD_LOGIC_VECTORß DSIZEØ   bØ     …Ïß RW_Nvß	 STD_LOGIC …Ìß SAvß STD_LOGIC_VECTORß ASIZEØ   bØ     …Óß DQwß STD_LOGIC_VECTORß DSIZEØ   bØ    …Ô …*i …Ùpß
 adv_ld_n_mß	 STD_LOGIC …ıpß clkzbtß	 STD_LOGIC …ˆpß lockedß	 STD_LOGIC …˜pß PLL_clkß	 STD_LOGIC …¯pß rw_n_mß	 STD_LOGIC …˘pß bw_n_mß STD_LOGIC_VECTORß BWSIZEØ   bØ     …˙pß satß STD_LOGIC_VECTORß ASIZEØ   bØ    ß SA …¸) ˇ   ß BW_Nß bw_n_m …ß satß ADDR …ß	 PLL1_instß PLL1…,6…ß c0ß PLL_clk…ß inclk0ß CLK…	ß lockedß locked…
 …ß RW_Nß rw_n_m …ß ADV_LD_Nß
 adv_ld_n_m …ß idt71v3556pß
 idt71v3556…,6…ß A0ß satØ    …ß A1ß satØ   …ß A10ß satØ
   …ß A11ß satØ   …ß A12ß satØ   …ß A13ß satØ   …ß A14ß satØ   …ß A15ß satØ   …ß A2ß satØ   …ß A3ß satØ   …ß A4ß satØ   …ß A5ß satØ   …ß A6ß satØ   …ß A7ß satØ   … ß A8ß satØ   …!ß A9ß satØ	   …"ß ADVß
 adv_ld_n_m…#ß BWANegß bw_n_mØ    …$ß BWBNegß bw_n_mØ   …%ß BWCNegß bw_n_mØ   …&ß BWDNegß bw_n_mØ   …'ß CLKß CLK…(ß DQA0ß DQØ    …)ß DQA1ß DQØ   …*ß DQA2ß DQØ   …+ß DQA3ß DQØ   …,ß DQA4ß DQØ   …-ß DQA5ß DQØ   ….ß DQA6ß DQØ   …/ß DQA7ß DQØ   …0ß DQB0ß DQØ	   …1ß DQB1ß DQØ
   …2ß DQB2ß DQØ   …3ß DQB3ß DQØ   …4ß DQB4ß DQØ   …5ß DQB5ß DQØ   …6ß DQB6ß DQØ   …7ß DQB7ß DQØ   …8ß DQC0ß DQØ   …9ß DQC1ß DQØ   …:ß DQC2ß DQØ   …;ß DQC3ß DQØ   …<ß DQC4ß DQØ   …=ß DQC5ß DQØ   …>ß DQC6ß DQØ   …?ß DQC7ß DQØ   …@ß DQD0ß DQØ   …Aß DQD1ß DQØ   …Bß DQD2ß DQØ   …Cß DQD3ß DQØ   …Dß DQD4ß DQØ   …Eß DQD5ß DQØ    …Fß DQD6ß DQØ!   …Gß DQD7ß DQØ"   …Hß Rß rw_n_m…I …Kß zbt_ctrl_top_inst1ß zbt_ctrl_top…L+6…Mß ASIZEß ASIZE…Nß BWSIZEß BWSIZE…Oß DSIZEß DSIZE…Pß FLOWTHROUGHß FLOWTHROUGH…Q…R,6…Sß ADDRß ADDRß ASIZEØ   bØ    …Tß ADDR_ADV_LD_Nß ADDR_ADV_LD_N…Uß ADV_LD_Nß ADV_LD_N…Vß BW_Nß BW_Nß BWSIZEØ   bØ    …Wß DATA_INß DATA_INß DSIZEØ   bØ    …Xß DATA_OUTß DATA_OUTß DSIZEØ   bØ    …Yß DMß DMß BWSIZEØ   bØ    …Zß DQß DQß DSIZEØ   bØ    …[ß RD_WR_Nß RD_WR_N…\ß RESET_Nß RESET_N…]ß RW_Nß RW_N…^ß SAß SAß ASIZEØ   bØ    …_ß CLKß PLL_clk…` …c*ß RTL ™
V 000062 60 7 1556616504294 ./compile/top.vhd*top|21+RTL__opt
2