# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/memory-controllers/amd,versalnet-edac.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: AMD Versal NET EDAC

maintainers:
  - Shubhrajyoti Datta <shubhrajyoti.datta@amd.com>

description:
  The integrated DDR Memory Controllers (DDRMCs) support both DDR4 and LPDDR4/
  4X memory interfaces. Versal NET DDR memory controller has an optional ECC support
  which correct single bit ECC errors and detect double bit ECC errors.
  It also has support for reporting other errors like MMCM (Mixed-Mode Clock
  Manager) errors and General software errors.

properties:
  compatible:
    const: amd,versalnet-edac

  amd,dwidth:
    description:
      DDR memory controller device width.
    enum: [16, 32]
    $ref: /schemas/types.yaml#/definitions/uint32

  amd,num-chans:
    description:
      Number of channels.
    enum: [1, 2]
    $ref: /schemas/types.yaml#/definitions/uint32

  amd,num-rank:
    description:
      Number of rank.
    enum: [1, 2, 4]
    $ref: /schemas/types.yaml#/definitions/uint32

required:
  - compatible
  - amd,dwidth
  - amd,num-chans
  - amd,num-rank

additionalProperties: false

examples:
  - |
    memory-controller {
       compatible = "amd,versalnet-edac";
       amd,dwidth = <32>;
       amd,num-chans = <2>;
       amd,num-rank = <1>;
     };
