<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Target.cpp source code [llvm/llvm/tools/llvm-exegesis/lib/PowerPC/Target.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/tools/llvm-exegesis/lib/PowerPC/Target.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>tools</a>/<a href='../..'>llvm-exegesis</a>/<a href='..'>lib</a>/<a href='./'>PowerPC</a>/<a href='Target.cpp.html'>Target.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- Target.cpp ----------------------------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>// The PowerPC ExegesisTarget.</i></td></tr>
<tr><th id="8">8</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="../Target.h.html">"../Target.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../../../../lib/Target/PowerPC/PPC.h.html">"PPC.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../../../../lib/Target/PowerPC/PPCRegisterInfo.h.html">"PPCRegisterInfo.h"</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="14">14</th><td><b>namespace</b> <span class="namespace">exegesis</span> {</td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><i  data-doc="_ZN4llvm8exegesisL8setMemOpERNS0_19InstructionTemplateEiRKNS_9MCOperandE">// Helper to fill a memory operand with a value.</i></td></tr>
<tr><th id="17">17</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZN4llvm8exegesisL8setMemOpERNS0_19InstructionTemplateEiRKNS_9MCOperandE" title='llvm::exegesis::setMemOp' data-type='void llvm::exegesis::setMemOp(llvm::exegesis::InstructionTemplate &amp; IT, int OpIdx, const llvm::MCOperand &amp; OpVal)' data-ref="_ZN4llvm8exegesisL8setMemOpERNS0_19InstructionTemplateEiRKNS_9MCOperandE" data-ref-filename="_ZN4llvm8exegesisL8setMemOpERNS0_19InstructionTemplateEiRKNS_9MCOperandE">setMemOp</dfn>(<a class="type" href="../CodeTemplate.h.html#llvm::exegesis::InstructionTemplate" title='llvm::exegesis::InstructionTemplate' data-ref="llvm::exegesis::InstructionTemplate" data-ref-filename="llvm..exegesis..InstructionTemplate">InstructionTemplate</a> &amp;<dfn class="local col1 decl" id="1IT" title='IT' data-type='llvm::exegesis::InstructionTemplate &amp;' data-ref="1IT" data-ref-filename="1IT">IT</dfn>, <em>int</em> <dfn class="local col2 decl" id="2OpIdx" title='OpIdx' data-type='int' data-ref="2OpIdx" data-ref-filename="2OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="18">18</th><td>                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="3OpVal" title='OpVal' data-type='const llvm::MCOperand &amp;' data-ref="3OpVal" data-ref-filename="3OpVal">OpVal</dfn>) {</td></tr>
<tr><th id="19">19</th><td>  <em>const</em> <em>auto</em> <dfn class="local col4 decl" id="4Op" title='Op' data-type='const llvm::exegesis::Operand' data-ref="4Op" data-ref-filename="4Op">Op</dfn> = <a class="ref fn fake" href="../MCInstrDescView.h.html#66" title='llvm::exegesis::Operand::Operand' data-ref="_ZN4llvm8exegesis7OperandC1ERKS1_" data-ref-filename="_ZN4llvm8exegesis7OperandC1ERKS1_"></a><a class="local col1 ref" href="#1IT" title='IT' data-ref="1IT" data-ref-filename="1IT">IT</a>.<a class="ref fn" href="../CodeTemplate.h.html#_ZNK4llvm8exegesis19InstructionTemplate8getInstrEv" title='llvm::exegesis::InstructionTemplate::getInstr' data-ref="_ZNK4llvm8exegesis19InstructionTemplate8getInstrEv" data-ref-filename="_ZNK4llvm8exegesis19InstructionTemplate8getInstrEv">getInstr</a>().<a class="ref field" href="../MCInstrDescView.h.html#llvm::exegesis::Instruction::Operands" title='llvm::exegesis::Instruction::Operands' data-ref="llvm::exegesis::Instruction::Operands" data-ref-filename="llvm..exegesis..Instruction..Operands">Operands</a><a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#2OpIdx" title='OpIdx' data-ref="2OpIdx" data-ref-filename="2OpIdx">OpIdx</a>]</a>;</td></tr>
<tr><th id="20">20</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op.isExplicit() &amp;&amp; <q>"invalid memory pattern"</q>);</td></tr>
<tr><th id="21">21</th><td>  <a class="local col1 ref" href="#1IT" title='IT' data-ref="1IT" data-ref-filename="1IT">IT</a>.<a class="ref fn" href="../CodeTemplate.h.html#_ZN4llvm8exegesis19InstructionTemplate11getValueForERKNS0_7OperandE" title='llvm::exegesis::InstructionTemplate::getValueFor' data-ref="_ZN4llvm8exegesis19InstructionTemplate11getValueForERKNS0_7OperandE" data-ref-filename="_ZN4llvm8exegesis19InstructionTemplate11getValueForERKNS0_7OperandE">getValueFor</a>(<a class="local col4 ref" href="#4Op" title='Op' data-ref="4Op" data-ref-filename="4Op">Op</a>) <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSERKS0_" data-ref-filename="_ZN4llvm9MCOperandaSERKS0_">=</a> <a class="local col3 ref" href="#3OpVal" title='OpVal' data-ref="3OpVal" data-ref-filename="3OpVal">OpVal</a>;</td></tr>
<tr><th id="22">22</th><td>}</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../../build/lib/Target/PowerPC/PPCGenExegesis.inc.html">"PPCGenExegesis.inc"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> {</td></tr>
<tr><th id="27">27</th><td><b>class</b> <dfn class="tu type def" id="llvm::exegesis::(anonymousnamespace)::ExegesisPowerPCTarget" title='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget' data-ref="llvm::exegesis::(anonymousnamespace)::ExegesisPowerPCTarget" data-ref-filename="llvm..exegesis..(anonymousnamespace)..ExegesisPowerPCTarget">ExegesisPowerPCTarget</dfn> : <b>public</b> <a class="type" href="../Target.h.html#llvm::exegesis::ExegesisTarget" title='llvm::exegesis::ExegesisTarget' data-ref="llvm::exegesis::ExegesisTarget" data-ref-filename="llvm..exegesis..ExegesisTarget">ExegesisTarget</a> {</td></tr>
<tr><th id="28">28</th><td><b>public</b>:</td></tr>
<tr><th id="29">29</th><td>  <dfn class="tu decl def fn" id="_ZN4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTargetC1Ev" title='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::ExegesisPowerPCTarget' data-type='void llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::ExegesisPowerPCTarget()' data-ref="_ZN4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTargetC1Ev" data-ref-filename="_ZN4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTargetC1Ev">ExegesisPowerPCTarget</dfn>() : <a class="type" href="../Target.h.html#llvm::exegesis::ExegesisTarget" title='llvm::exegesis::ExegesisTarget' data-ref="llvm::exegesis::ExegesisTarget" data-ref-filename="llvm..exegesis..ExegesisTarget">ExegesisTarget</a><a class="ref fn" href="../Target.h.html#_ZN4llvm8exegesis14ExegesisTargetC1ENS_8ArrayRefINS0_17CpuAndPfmCountersEEE" title='llvm::exegesis::ExegesisTarget::ExegesisTarget' data-ref="_ZN4llvm8exegesis14ExegesisTargetC1ENS_8ArrayRefINS0_17CpuAndPfmCountersEEE" data-ref-filename="_ZN4llvm8exegesis14ExegesisTargetC1ENS_8ArrayRefINS0_17CpuAndPfmCountersEEE">(</a><a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="ref" href="../../../../../build/lib/Target/PowerPC/PPCGenExegesis.inc.html#llvm::exegesis::PPCCpuPfmCounters" title='llvm::exegesis::PPCCpuPfmCounters' data-ref="llvm::exegesis::PPCCpuPfmCounters" data-ref-filename="llvm..exegesis..PPCCpuPfmCounters">PPCCpuPfmCounters</a>) {}</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>private</b>:</td></tr>
<tr><th id="32">32</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a>&gt; <a class="virtual tu decl fn" href="#_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget8setRegToERKNS_15MCSubtargetInfoEjRKNS_5APIntE" title='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::setRegTo' data-type='std::vector&lt;MCInst&gt; llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::setRegTo(const llvm::MCSubtargetInfo &amp; STI, unsigned int Reg, const llvm::APInt &amp; Value) const' data-ref="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget8setRegToERKNS_15MCSubtargetInfoEjRKNS_5APIntE" data-ref-filename="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget8setRegToERKNS_15MCSubtargetInfoEjRKNS_5APIntE">setRegTo</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="5STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="5STI" data-ref-filename="5STI">STI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6Reg" title='Reg' data-type='unsigned int' data-ref="6Reg" data-ref-filename="6Reg">Reg</dfn>,</td></tr>
<tr><th id="33">33</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col7 decl" id="7Value" title='Value' data-type='const llvm::APInt &amp;' data-ref="7Value" data-ref-filename="7Value">Value</dfn>) <em>const</em> override;</td></tr>
<tr><th id="34">34</th><td>  <em>bool</em> <dfn class="virtual tu decl def fn" id="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget11matchesArchENS_6Triple8ArchTypeE" title='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::matchesArch' data-type='bool llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::matchesArch(Triple::ArchType Arch) const' data-ref="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget11matchesArchENS_6Triple8ArchTypeE" data-ref-filename="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget11matchesArchENS_6Triple8ArchTypeE">matchesArch</dfn>(<a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a>::<a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType" title='llvm::Triple::ArchType' data-ref="llvm::Triple::ArchType" data-ref-filename="llvm..Triple..ArchType">ArchType</a> <dfn class="local col8 decl" id="8Arch" title='Arch' data-type='Triple::ArchType' data-ref="8Arch" data-ref-filename="8Arch">Arch</dfn>) <em>const</em> override {</td></tr>
<tr><th id="35">35</th><td>    <b>return</b> <a class="local col8 ref" href="#8Arch" title='Arch' data-ref="8Arch" data-ref-filename="8Arch">Arch</a> == <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a>::<a class="enum" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ppc64le" title='llvm::Triple::ppc64le' data-ref="llvm::Triple::ppc64le" data-ref-filename="llvm..Triple..ppc64le">ppc64le</a>;</td></tr>
<tr><th id="36">36</th><td>  }</td></tr>
<tr><th id="37">37</th><td>  <em>unsigned</em> <a class="virtual tu decl fn" href="#_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget24getScratchMemoryRegisterERKNS_6TripleE" title='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::getScratchMemoryRegister' data-type='unsigned int llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::getScratchMemoryRegister(const llvm::Triple &amp; ) const' data-ref="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget24getScratchMemoryRegisterERKNS_6TripleE" data-ref-filename="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget24getScratchMemoryRegisterERKNS_6TripleE">getScratchMemoryRegister</a>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a> &amp;) <em>const</em> override;</td></tr>
<tr><th id="38">38</th><td>  <em>void</em> <a class="virtual tu decl fn" href="#_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget18fillMemoryOperandsERNS0_19InstructionTemplateEjj" title='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::fillMemoryOperands' data-type='void llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::fillMemoryOperands(llvm::exegesis::InstructionTemplate &amp; IT, unsigned int Reg, unsigned int Offset) const' data-ref="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget18fillMemoryOperandsERNS0_19InstructionTemplateEjj" data-ref-filename="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget18fillMemoryOperandsERNS0_19InstructionTemplateEjj">fillMemoryOperands</a>(<a class="type" href="../CodeTemplate.h.html#llvm::exegesis::InstructionTemplate" title='llvm::exegesis::InstructionTemplate' data-ref="llvm::exegesis::InstructionTemplate" data-ref-filename="llvm..exegesis..InstructionTemplate">InstructionTemplate</a> &amp;<dfn class="local col9 decl" id="9IT" title='IT' data-type='llvm::exegesis::InstructionTemplate &amp;' data-ref="9IT" data-ref-filename="9IT">IT</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10Reg" title='Reg' data-type='unsigned int' data-ref="10Reg" data-ref-filename="10Reg">Reg</dfn>,</td></tr>
<tr><th id="39">39</th><td>                          <em>unsigned</em> <dfn class="local col1 decl" id="11Offset" title='Offset' data-type='unsigned int' data-ref="11Offset" data-ref-filename="11Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="40">40</th><td>};</td></tr>
<tr><th id="41">41</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZN4llvm8exegesisL22getLoadImmediateOpcodeEj" title='llvm::exegesis::getLoadImmediateOpcode' data-type='unsigned int llvm::exegesis::getLoadImmediateOpcode(unsigned int RegBitWidth)' data-ref="_ZN4llvm8exegesisL22getLoadImmediateOpcodeEj" data-ref-filename="_ZN4llvm8exegesisL22getLoadImmediateOpcodeEj">getLoadImmediateOpcode</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="12RegBitWidth" title='RegBitWidth' data-type='unsigned int' data-ref="12RegBitWidth" data-ref-filename="12RegBitWidth">RegBitWidth</dfn>) {</td></tr>
<tr><th id="44">44</th><td>  <b>switch</b> (<a class="local col2 ref" href="#12RegBitWidth" title='RegBitWidth' data-ref="12RegBitWidth" data-ref-filename="12RegBitWidth">RegBitWidth</a>) {</td></tr>
<tr><th id="45">45</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="46">46</th><td>    <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a>;</td></tr>
<tr><th id="47">47</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="48">48</th><td>    <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a>;</td></tr>
<tr><th id="49">49</th><td>  }</td></tr>
<tr><th id="50">50</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid Value Width"</q>);</td></tr>
<tr><th id="51">51</th><td>}</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i  data-doc="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE">// Generates instruction to load an immediate value into a register.</i></td></tr>
<tr><th id="54">54</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> <dfn class="tu decl def fn" id="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE" title='llvm::exegesis::loadImmediate' data-type='llvm::MCInst llvm::exegesis::loadImmediate(unsigned int Reg, unsigned int RegBitWidth, const llvm::APInt &amp; Value)' data-ref="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE" data-ref-filename="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE">loadImmediate</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="13Reg" title='Reg' data-type='unsigned int' data-ref="13Reg" data-ref-filename="13Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="14RegBitWidth" title='RegBitWidth' data-type='unsigned int' data-ref="14RegBitWidth" data-ref-filename="14RegBitWidth">RegBitWidth</dfn>,</td></tr>
<tr><th id="55">55</th><td>                            <em>const</em> <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col5 decl" id="15Value" title='Value' data-type='const llvm::APInt &amp;' data-ref="15Value" data-ref-filename="15Value">Value</dfn>) {</td></tr>
<tr><th id="56">56</th><td>  <b>if</b> (<a class="local col5 ref" href="#15Value" title='Value' data-ref="15Value" data-ref-filename="15Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv" data-ref-filename="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() &gt; <a class="local col4 ref" href="#14RegBitWidth" title='RegBitWidth' data-ref="14RegBitWidth" data-ref-filename="14RegBitWidth">RegBitWidth</a>)</td></tr>
<tr><th id="57">57</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Value must fit in the Register"</q>);</td></tr>
<tr><th id="58">58</th><td>  <i>// We don't really care the value in reg, ignore the 16 bit</i></td></tr>
<tr><th id="59">59</th><td><i>  // restriction for now.</i></td></tr>
<tr><th id="60">60</th><td><i>  // TODO: make sure we get the exact value in reg if needed.</i></td></tr>
<tr><th id="61">61</th><td>  <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1ERKS0_" data-ref-filename="_ZN4llvm6MCInstC1ERKS0_"></a><b>return</b> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" title='llvm::MCInstBuilder::operator llvm::MCInst &amp;' data-ref="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv" data-ref-filename="_ZN4llvm13MCInstBuildercvRNS_6MCInstEEv"></a><a class="type" href="../../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><a class="tu ref fn" href="#_ZN4llvm8exegesisL22getLoadImmediateOpcodeEj" title='llvm::exegesis::getLoadImmediateOpcode' data-use='c' data-ref="_ZN4llvm8exegesisL22getLoadImmediateOpcodeEj" data-ref-filename="_ZN4llvm8exegesisL22getLoadImmediateOpcodeEj">getLoadImmediateOpcode</a>(<a class="local col4 ref" href="#14RegBitWidth" title='RegBitWidth' data-ref="14RegBitWidth" data-ref-filename="14RegBitWidth">RegBitWidth</a>))</td></tr>
<tr><th id="62">62</th><td>      .<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col3 ref" href="#13Reg" title='Reg' data-ref="13Reg" data-ref-filename="13Reg">Reg</a>)</td></tr>
<tr><th id="63">63</th><td>      .<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addImmEl" title='llvm::MCInstBuilder::addImm' data-ref="_ZN4llvm13MCInstBuilder6addImmEl" data-ref-filename="_ZN4llvm13MCInstBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#15Value" title='Value' data-ref="15Value" data-ref-filename="15Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="64">64</th><td>}</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><em>unsigned</em></td></tr>
<tr><th id="67">67</th><td><a class="tu type" href="#llvm::exegesis::(anonymousnamespace)::ExegesisPowerPCTarget" title='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget' data-ref="llvm::exegesis::(anonymousnamespace)::ExegesisPowerPCTarget" data-ref-filename="llvm..exegesis..(anonymousnamespace)..ExegesisPowerPCTarget">ExegesisPowerPCTarget</a>::<dfn class="virtual tu decl def fn" id="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget24getScratchMemoryRegisterERKNS_6TripleE" title='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::getScratchMemoryRegister' data-type='unsigned int llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::getScratchMemoryRegister(const llvm::Triple &amp; TT) const' data-ref="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget24getScratchMemoryRegisterERKNS_6TripleE" data-ref-filename="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget24getScratchMemoryRegisterERKNS_6TripleE">getScratchMemoryRegister</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a> &amp;<dfn class="local col6 decl" id="16TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="16TT" data-ref-filename="16TT">TT</dfn>) <em>const</em> {</td></tr>
<tr><th id="68">68</th><td>  <i>// R13 is reserved as Thread Pointer, we won't use threading in benchmark, so</i></td></tr>
<tr><th id="69">69</th><td><i>  // use it as scratch memory register</i></td></tr>
<tr><th id="70">70</th><td>  <b>return</b> <a class="local col6 ref" href="#16TT" title='TT' data-ref="16TT" data-ref-filename="16TT">TT</a>.<a class="ref fn" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isArch64BitEv" title='llvm::Triple::isArch64Bit' data-ref="_ZNK4llvm6Triple11isArch64BitEv" data-ref-filename="_ZNK4llvm6Triple11isArch64BitEv">isArch64Bit</a>() ? <span class="namespace">PPC::</span><a class="enum" href="../../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X13" title='llvm::PPC::X13' data-ref="llvm::PPC::X13" data-ref-filename="llvm..PPC..X13">X13</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R13" title='llvm::PPC::R13' data-ref="llvm::PPC::R13" data-ref-filename="llvm..PPC..R13">R13</a>;</td></tr>
<tr><th id="71">71</th><td>}</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><em>void</em> <a class="tu type" href="#llvm::exegesis::(anonymousnamespace)::ExegesisPowerPCTarget" title='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget' data-ref="llvm::exegesis::(anonymousnamespace)::ExegesisPowerPCTarget" data-ref-filename="llvm..exegesis..(anonymousnamespace)..ExegesisPowerPCTarget">ExegesisPowerPCTarget</a>::<dfn class="virtual tu decl def fn" id="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget18fillMemoryOperandsERNS0_19InstructionTemplateEjj" title='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::fillMemoryOperands' data-type='void llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::fillMemoryOperands(llvm::exegesis::InstructionTemplate &amp; IT, unsigned int Reg, unsigned int Offset) const' data-ref="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget18fillMemoryOperandsERNS0_19InstructionTemplateEjj" data-ref-filename="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget18fillMemoryOperandsERNS0_19InstructionTemplateEjj">fillMemoryOperands</dfn>(<a class="type" href="../CodeTemplate.h.html#llvm::exegesis::InstructionTemplate" title='llvm::exegesis::InstructionTemplate' data-ref="llvm::exegesis::InstructionTemplate" data-ref-filename="llvm..exegesis..InstructionTemplate">InstructionTemplate</a> &amp;<dfn class="local col7 decl" id="17IT" title='IT' data-type='llvm::exegesis::InstructionTemplate &amp;' data-ref="17IT" data-ref-filename="17IT">IT</dfn>,</td></tr>
<tr><th id="74">74</th><td>                                               <em>unsigned</em> <dfn class="local col8 decl" id="18Reg" title='Reg' data-type='unsigned int' data-ref="18Reg" data-ref-filename="18Reg">Reg</dfn>,</td></tr>
<tr><th id="75">75</th><td>                                               <em>unsigned</em> <dfn class="local col9 decl" id="19Offset" title='Offset' data-type='unsigned int' data-ref="19Offset" data-ref-filename="19Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="76">76</th><td>  <em>int</em> <dfn class="local col0 decl" id="20MemOpIdx" title='MemOpIdx' data-type='int' data-ref="20MemOpIdx" data-ref-filename="20MemOpIdx">MemOpIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="77">77</th><td>  <b>if</b> (<a class="local col7 ref" href="#17IT" title='IT' data-ref="17IT" data-ref-filename="17IT">IT</a>.<a class="ref fn" href="../CodeTemplate.h.html#_ZNK4llvm8exegesis19InstructionTemplate8getInstrEv" title='llvm::exegesis::InstructionTemplate::getInstr' data-ref="_ZNK4llvm8exegesis19InstructionTemplate8getInstrEv" data-ref-filename="_ZNK4llvm8exegesis19InstructionTemplate8getInstrEv">getInstr</a>().<a class="ref fn" href="../MCInstrDescView.h.html#_ZNK4llvm8exegesis11Instruction16hasTiedRegistersEv" title='llvm::exegesis::Instruction::hasTiedRegisters' data-ref="_ZNK4llvm8exegesis11Instruction16hasTiedRegistersEv" data-ref-filename="_ZNK4llvm8exegesis11Instruction16hasTiedRegistersEv">hasTiedRegisters</a>())</td></tr>
<tr><th id="78">78</th><td>    <a class="local col0 ref" href="#20MemOpIdx" title='MemOpIdx' data-ref="20MemOpIdx" data-ref-filename="20MemOpIdx">MemOpIdx</a> = <var>1</var>;</td></tr>
<tr><th id="79">79</th><td>  <em>int</em> <dfn class="local col1 decl" id="21DispOpIdx" title='DispOpIdx' data-type='int' data-ref="21DispOpIdx" data-ref-filename="21DispOpIdx">DispOpIdx</dfn> = <a class="local col0 ref" href="#20MemOpIdx" title='MemOpIdx' data-ref="20MemOpIdx" data-ref-filename="20MemOpIdx">MemOpIdx</a> + <var>1</var>;</td></tr>
<tr><th id="80">80</th><td>  <em>const</em> <em>auto</em> <dfn class="local col2 decl" id="22DispOp" title='DispOp' data-type='const llvm::exegesis::Operand' data-ref="22DispOp" data-ref-filename="22DispOp">DispOp</dfn> = <a class="ref fn fake" href="../MCInstrDescView.h.html#66" title='llvm::exegesis::Operand::Operand' data-ref="_ZN4llvm8exegesis7OperandC1ERKS1_" data-ref-filename="_ZN4llvm8exegesis7OperandC1ERKS1_"></a><a class="local col7 ref" href="#17IT" title='IT' data-ref="17IT" data-ref-filename="17IT">IT</a>.<a class="ref fn" href="../CodeTemplate.h.html#_ZNK4llvm8exegesis19InstructionTemplate8getInstrEv" title='llvm::exegesis::InstructionTemplate::getInstr' data-ref="_ZNK4llvm8exegesis19InstructionTemplate8getInstrEv" data-ref-filename="_ZNK4llvm8exegesis19InstructionTemplate8getInstrEv">getInstr</a>().<a class="ref field" href="../MCInstrDescView.h.html#llvm::exegesis::Instruction::Operands" title='llvm::exegesis::Instruction::Operands' data-ref="llvm::exegesis::Instruction::Operands" data-ref-filename="llvm..exegesis..Instruction..Operands">Operands</a><a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#21DispOpIdx" title='DispOpIdx' data-ref="21DispOpIdx" data-ref-filename="21DispOpIdx">DispOpIdx</a>]</a>;</td></tr>
<tr><th id="81">81</th><td>  <b>if</b> (<a class="local col2 ref" href="#22DispOp" title='DispOp' data-ref="22DispOp" data-ref-filename="22DispOp">DispOp</a>.<a class="ref fn" href="../MCInstrDescView.h.html#_ZNK4llvm8exegesis7Operand5isRegEv" title='llvm::exegesis::Operand::isReg' data-ref="_ZNK4llvm8exegesis7Operand5isRegEv" data-ref-filename="_ZNK4llvm8exegesis7Operand5isRegEv">isReg</a>())</td></tr>
<tr><th id="82">82</th><td>    <i>// We don't really care about the real address in snippets,</i></td></tr>
<tr><th id="83">83</th><td><i>    // So hardcode X1 for X-form Memory Operations for simplicity.</i></td></tr>
<tr><th id="84">84</th><td><i>    // TODO: materialize the offset into a reggister</i></td></tr>
<tr><th id="85">85</th><td>    <a class="tu ref fn" href="#_ZN4llvm8exegesisL8setMemOpERNS0_19InstructionTemplateEiRKNS_9MCOperandE" title='llvm::exegesis::setMemOp' data-use='c' data-ref="_ZN4llvm8exegesisL8setMemOpERNS0_19InstructionTemplateEiRKNS_9MCOperandE" data-ref-filename="_ZN4llvm8exegesisL8setMemOpERNS0_19InstructionTemplateEiRKNS_9MCOperandE">setMemOp</a>(<span class='refarg'><a class="local col7 ref" href="#17IT" title='IT' data-ref="17IT" data-ref-filename="17IT">IT</a></span>, <a class="local col1 ref" href="#21DispOpIdx" title='DispOpIdx' data-ref="21DispOpIdx" data-ref-filename="21DispOpIdx">DispOpIdx</a>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X1" title='llvm::PPC::X1' data-ref="llvm::PPC::X1" data-ref-filename="llvm..PPC..X1">X1</a>));</td></tr>
<tr><th id="86">86</th><td>  <b>else</b></td></tr>
<tr><th id="87">87</th><td>    <a class="tu ref fn" href="#_ZN4llvm8exegesisL8setMemOpERNS0_19InstructionTemplateEiRKNS_9MCOperandE" title='llvm::exegesis::setMemOp' data-use='c' data-ref="_ZN4llvm8exegesisL8setMemOpERNS0_19InstructionTemplateEiRKNS_9MCOperandE" data-ref-filename="_ZN4llvm8exegesisL8setMemOpERNS0_19InstructionTemplateEiRKNS_9MCOperandE">setMemOp</a>(<span class='refarg'><a class="local col7 ref" href="#17IT" title='IT' data-ref="17IT" data-ref-filename="17IT">IT</a></span>, <a class="local col1 ref" href="#21DispOpIdx" title='DispOpIdx' data-ref="21DispOpIdx" data-ref-filename="21DispOpIdx">DispOpIdx</a>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col9 ref" href="#19Offset" title='Offset' data-ref="19Offset" data-ref-filename="19Offset">Offset</a>)); <i>// Disp</i></td></tr>
<tr><th id="88">88</th><td>  <a class="tu ref fn" href="#_ZN4llvm8exegesisL8setMemOpERNS0_19InstructionTemplateEiRKNS_9MCOperandE" title='llvm::exegesis::setMemOp' data-use='c' data-ref="_ZN4llvm8exegesisL8setMemOpERNS0_19InstructionTemplateEiRKNS_9MCOperandE" data-ref-filename="_ZN4llvm8exegesisL8setMemOpERNS0_19InstructionTemplateEiRKNS_9MCOperandE">setMemOp</a>(<span class='refarg'><a class="local col7 ref" href="#17IT" title='IT' data-ref="17IT" data-ref-filename="17IT">IT</a></span>, <a class="local col0 ref" href="#20MemOpIdx" title='MemOpIdx' data-ref="20MemOpIdx" data-ref-filename="20MemOpIdx">MemOpIdx</a> + <var>2</var>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col8 ref" href="#18Reg" title='Reg' data-ref="18Reg" data-ref-filename="18Reg">Reg</a>));   <i>// BaseReg</i></td></tr>
<tr><th id="89">89</th><td>}</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a>&gt; <a class="tu type" href="#llvm::exegesis::(anonymousnamespace)::ExegesisPowerPCTarget" title='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget' data-ref="llvm::exegesis::(anonymousnamespace)::ExegesisPowerPCTarget" data-ref-filename="llvm..exegesis..(anonymousnamespace)..ExegesisPowerPCTarget">ExegesisPowerPCTarget</a>::<dfn class="virtual tu decl def fn" id="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget8setRegToERKNS_15MCSubtargetInfoEjRKNS_5APIntE" title='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::setRegTo' data-type='std::vector&lt;MCInst&gt; llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::setRegTo(const llvm::MCSubtargetInfo &amp; STI, unsigned int Reg, const llvm::APInt &amp; Value) const' data-ref="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget8setRegToERKNS_15MCSubtargetInfoEjRKNS_5APIntE" data-ref-filename="_ZNK4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTarget8setRegToERKNS_15MCSubtargetInfoEjRKNS_5APIntE">setRegTo</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="23STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="23STI" data-ref-filename="23STI">STI</dfn>,</td></tr>
<tr><th id="92">92</th><td>                                                    <em>unsigned</em> <dfn class="local col4 decl" id="24Reg" title='Reg' data-type='unsigned int' data-ref="24Reg" data-ref-filename="24Reg">Reg</dfn>,</td></tr>
<tr><th id="93">93</th><td>                                                    <em>const</em> <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col5 decl" id="25Value" title='Value' data-type='const llvm::APInt &amp;' data-ref="25Value" data-ref-filename="25Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="94">94</th><td>  <i>// X11 is optional use in function linkage, should be the least used one</i></td></tr>
<tr><th id="95">95</th><td><i>  // Use it as scratch reg to load immediate.</i></td></tr>
<tr><th id="96">96</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26ScratchImmReg" title='ScratchImmReg' data-type='unsigned int' data-ref="26ScratchImmReg" data-ref-filename="26ScratchImmReg">ScratchImmReg</dfn> = <span class="namespace">PPC::</span><a class="enum" href="../../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X11" title='llvm::PPC::X11' data-ref="llvm::PPC::X11" data-ref-filename="llvm..PPC..X11">X11</a>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>))</td></tr>
<tr><th id="99">99</th><td>    <b>return</b> <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_" data-ref-filename="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_"></span>{<a class="tu ref fn" href="#_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE" title='llvm::exegesis::loadImmediate' data-use='c' data-ref="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE" data-ref-filename="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE">loadImmediate</a>(<a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>, <var>32</var>, <a class="local col5 ref" href="#25Value" title='Value' data-ref="25Value" data-ref-filename="25Value">Value</a>)};</td></tr>
<tr><th id="100">100</th><td>  <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>))</td></tr>
<tr><th id="101">101</th><td>    <b>return</b> <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_" data-ref-filename="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_"></span>{<a class="tu ref fn" href="#_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE" title='llvm::exegesis::loadImmediate' data-use='c' data-ref="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE" data-ref-filename="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE">loadImmediate</a>(<a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>, <var>64</var>, <a class="local col5 ref" href="#25Value" title='Value' data-ref="25Value" data-ref-filename="25Value">Value</a>)};</td></tr>
<tr><th id="102">102</th><td>  <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::F4RCRegClass" title='llvm::PPC::F4RCRegClass' data-ref="llvm::PPC::F4RCRegClass" data-ref-filename="llvm..PPC..F4RCRegClass">F4RCRegClass</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>))</td></tr>
<tr><th id="103">103</th><td>    <b>return</b> <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_" data-ref-filename="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_"></span>{<a class="tu ref fn" href="#_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE" title='llvm::exegesis::loadImmediate' data-use='c' data-ref="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE" data-ref-filename="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE">loadImmediate</a>(<a class="local col6 ref" href="#26ScratchImmReg" title='ScratchImmReg' data-ref="26ScratchImmReg" data-ref-filename="26ScratchImmReg">ScratchImmReg</a>, <var>64</var>, <a class="local col5 ref" href="#25Value" title='Value' data-ref="25Value" data-ref-filename="25Value">Value</a>),</td></tr>
<tr><th id="104">104</th><td>            <a class="type" href="../../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">PPC::</span><a class="enum" href="../../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MTVSRD" title='llvm::PPC::MTVSRD' data-ref="llvm::PPC::MTVSRD" data-ref-filename="llvm..PPC..MTVSRD">MTVSRD</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col6 ref" href="#26ScratchImmReg" title='ScratchImmReg' data-ref="26ScratchImmReg" data-ref-filename="26ScratchImmReg">ScratchImmReg</a>)};</td></tr>
<tr><th id="105">105</th><td>  <i>// We don't care the real value in reg, so set 64 bits or duplicate 64 bits</i></td></tr>
<tr><th id="106">106</th><td><i>  // for simplicity.</i></td></tr>
<tr><th id="107">107</th><td><i>  // TODO: update these if we need a accurate 128 values in registers.</i></td></tr>
<tr><th id="108">108</th><td>  <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VRRCRegClass" title='llvm::PPC::VRRCRegClass' data-ref="llvm::PPC::VRRCRegClass" data-ref-filename="llvm..PPC..VRRCRegClass">VRRCRegClass</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>))</td></tr>
<tr><th id="109">109</th><td>    <b>return</b> <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_" data-ref-filename="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_"></span>{<a class="tu ref fn" href="#_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE" title='llvm::exegesis::loadImmediate' data-use='c' data-ref="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE" data-ref-filename="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE">loadImmediate</a>(<a class="local col6 ref" href="#26ScratchImmReg" title='ScratchImmReg' data-ref="26ScratchImmReg" data-ref-filename="26ScratchImmReg">ScratchImmReg</a>, <var>64</var>, <a class="local col5 ref" href="#25Value" title='Value' data-ref="25Value" data-ref-filename="25Value">Value</a>),</td></tr>
<tr><th id="110">110</th><td>            <a class="type" href="../../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">PPC::</span><a class="enum" href="../../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MTVRD" title='llvm::PPC::MTVRD' data-ref="llvm::PPC::MTVRD" data-ref-filename="llvm..PPC..MTVRD">MTVRD</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col6 ref" href="#26ScratchImmReg" title='ScratchImmReg' data-ref="26ScratchImmReg" data-ref-filename="26ScratchImmReg">ScratchImmReg</a>)};</td></tr>
<tr><th id="111">111</th><td>  <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRCRegClass" title='llvm::PPC::VSRCRegClass' data-ref="llvm::PPC::VSRCRegClass" data-ref-filename="llvm..PPC..VSRCRegClass">VSRCRegClass</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>))</td></tr>
<tr><th id="112">112</th><td>    <b>return</b> <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_" data-ref-filename="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_"></span>{<a class="tu ref fn" href="#_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE" title='llvm::exegesis::loadImmediate' data-use='c' data-ref="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE" data-ref-filename="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE">loadImmediate</a>(<a class="local col6 ref" href="#26ScratchImmReg" title='ScratchImmReg' data-ref="26ScratchImmReg" data-ref-filename="26ScratchImmReg">ScratchImmReg</a>, <var>64</var>, <a class="local col5 ref" href="#25Value" title='Value' data-ref="25Value" data-ref-filename="25Value">Value</a>),</td></tr>
<tr><th id="113">113</th><td>            <a class="type" href="../../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">PPC::</span><a class="enum" href="../../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MTVSRDD" title='llvm::PPC::MTVSRDD' data-ref="llvm::PPC::MTVSRDD" data-ref-filename="llvm..PPC..MTVSRDD">MTVSRDD</a>)</td></tr>
<tr><th id="114">114</th><td>                .<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>)</td></tr>
<tr><th id="115">115</th><td>                .<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col6 ref" href="#26ScratchImmReg" title='ScratchImmReg' data-ref="26ScratchImmReg" data-ref-filename="26ScratchImmReg">ScratchImmReg</a>)</td></tr>
<tr><th id="116">116</th><td>                .<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col6 ref" href="#26ScratchImmReg" title='ScratchImmReg' data-ref="26ScratchImmReg" data-ref-filename="26ScratchImmReg">ScratchImmReg</a>)};</td></tr>
<tr><th id="117">117</th><td>  <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VFRCRegClass" title='llvm::PPC::VFRCRegClass' data-ref="llvm::PPC::VFRCRegClass" data-ref-filename="llvm..PPC..VFRCRegClass">VFRCRegClass</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>))</td></tr>
<tr><th id="118">118</th><td>    <b>return</b> <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_" data-ref-filename="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_"></span>{<a class="tu ref fn" href="#_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE" title='llvm::exegesis::loadImmediate' data-use='c' data-ref="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE" data-ref-filename="_ZN4llvm8exegesisL13loadImmediateEjjRKNS_5APIntE">loadImmediate</a>(<a class="local col6 ref" href="#26ScratchImmReg" title='ScratchImmReg' data-ref="26ScratchImmReg" data-ref-filename="26ScratchImmReg">ScratchImmReg</a>, <var>64</var>, <a class="local col5 ref" href="#25Value" title='Value' data-ref="25Value" data-ref-filename="25Value">Value</a>),</td></tr>
<tr><th id="119">119</th><td>            <a class="type" href="../../../../include/llvm/MC/MCInstBuilder.h.html#llvm::MCInstBuilder" title='llvm::MCInstBuilder' data-ref="llvm::MCInstBuilder" data-ref-filename="llvm..MCInstBuilder">MCInstBuilder</a><a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilderC1Ej" title='llvm::MCInstBuilder::MCInstBuilder' data-ref="_ZN4llvm13MCInstBuilderC1Ej" data-ref-filename="_ZN4llvm13MCInstBuilderC1Ej">(</a><span class="namespace">PPC::</span><a class="enum" href="../../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MTVSRD" title='llvm::PPC::MTVSRD' data-ref="llvm::PPC::MTVSRD" data-ref-filename="llvm..PPC..MTVSRD">MTVSRD</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>).<a class="ref fn" href="../../../../include/llvm/MC/MCInstBuilder.h.html#_ZN4llvm13MCInstBuilder6addRegEj" title='llvm::MCInstBuilder::addReg' data-ref="_ZN4llvm13MCInstBuilder6addRegEj" data-ref-filename="_ZN4llvm13MCInstBuilder6addRegEj">addReg</a>(<a class="local col6 ref" href="#26ScratchImmReg" title='ScratchImmReg' data-ref="26ScratchImmReg" data-ref-filename="26ScratchImmReg">ScratchImmReg</a>)};</td></tr>
<tr><th id="120">120</th><td>  <i>// SPE not supported yet</i></td></tr>
<tr><th id="121">121</th><td>  <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::SPERCRegClass" title='llvm::PPC::SPERCRegClass' data-ref="llvm::PPC::SPERCRegClass" data-ref-filename="llvm..PPC..SPERCRegClass">SPERCRegClass</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a>)) {</td></tr>
<tr><th id="122">122</th><td>    <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv" data-ref-filename="_ZN4llvm4errsEv">errs</a>() <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported SPE Reg:"</q> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="123">123</th><td>    <b>return</b> <span class='ref fn' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev">{</span>};</td></tr>
<tr><th id="124">124</th><td>  }</td></tr>
<tr><th id="125">125</th><td>  <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv" data-ref-filename="_ZN4llvm4errsEv">errs</a>() <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"setRegTo is not implemented, results will be unreliable:"</q> <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#24Reg" title='Reg' data-ref="24Reg" data-ref-filename="24Reg">Reg</a></td></tr>
<tr><th id="126">126</th><td>         <a class="ref fn" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="127">127</th><td>  <b>return</b> <span class='ref fn' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev">{</span>};</td></tr>
<tr><th id="128">128</th><td>}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><em>static</em> <a class="type" href="../Target.h.html#llvm::exegesis::ExegesisTarget" title='llvm::exegesis::ExegesisTarget' data-ref="llvm::exegesis::ExegesisTarget" data-ref-filename="llvm..exegesis..ExegesisTarget">ExegesisTarget</a> *<dfn class="tu decl def fn" id="_ZN4llvm8exegesisL27getTheExegesisPowerPCTargetEv" title='llvm::exegesis::getTheExegesisPowerPCTarget' data-type='llvm::exegesis::ExegesisTarget * llvm::exegesis::getTheExegesisPowerPCTarget()' data-ref="_ZN4llvm8exegesisL27getTheExegesisPowerPCTargetEv" data-ref-filename="_ZN4llvm8exegesisL27getTheExegesisPowerPCTargetEv">getTheExegesisPowerPCTarget</dfn>() {</td></tr>
<tr><th id="131">131</th><td>  <em>static</em> <a class="tu type" href="#llvm::exegesis::(anonymousnamespace)::ExegesisPowerPCTarget" title='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget' data-ref="llvm::exegesis::(anonymousnamespace)::ExegesisPowerPCTarget" data-ref-filename="llvm..exegesis..(anonymousnamespace)..ExegesisPowerPCTarget">ExegesisPowerPCTarget</a> <a class="tu ref fn fake" href="#_ZN4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTargetC1Ev" title='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget::ExegesisPowerPCTarget' data-use='c' data-ref="_ZN4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTargetC1Ev" data-ref-filename="_ZN4llvm8exegesis12_GLOBAL__N_121ExegesisPowerPCTargetC1Ev"></a><dfn class="local col7 decl" id="27Target" title='Target' data-type='llvm::exegesis::(anonymous namespace)::ExegesisPowerPCTarget' data-ref="27Target" data-ref-filename="27Target">Target</dfn>;</td></tr>
<tr><th id="132">132</th><td>  <b>return</b> &amp;<a class="local col7 ref" href="#27Target" title='Target' data-ref="27Target" data-ref-filename="27Target">Target</a>;</td></tr>
<tr><th id="133">133</th><td>}</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><em>void</em> <dfn class="decl def fn" id="_ZN4llvm8exegesis31InitializePowerPCExegesisTargetEv" title='llvm::exegesis::InitializePowerPCExegesisTarget' data-ref="_ZN4llvm8exegesis31InitializePowerPCExegesisTargetEv" data-ref-filename="_ZN4llvm8exegesis31InitializePowerPCExegesisTargetEv">InitializePowerPCExegesisTarget</dfn>() {</td></tr>
<tr><th id="136">136</th><td>  <a class="type" href="../Target.h.html#llvm::exegesis::ExegesisTarget" title='llvm::exegesis::ExegesisTarget' data-ref="llvm::exegesis::ExegesisTarget" data-ref-filename="llvm..exegesis..ExegesisTarget">ExegesisTarget</a>::<a class="ref fn" href="../Target.h.html#_ZN4llvm8exegesis14ExegesisTarget14registerTargetEPS1_" title='llvm::exegesis::ExegesisTarget::registerTarget' data-ref="_ZN4llvm8exegesis14ExegesisTarget14registerTargetEPS1_" data-ref-filename="_ZN4llvm8exegesis14ExegesisTarget14registerTargetEPS1_">registerTarget</a>(<a class="tu ref fn" href="#_ZN4llvm8exegesisL27getTheExegesisPowerPCTargetEv" title='llvm::exegesis::getTheExegesisPowerPCTarget' data-use='c' data-ref="_ZN4llvm8exegesisL27getTheExegesisPowerPCTargetEv" data-ref-filename="_ZN4llvm8exegesisL27getTheExegesisPowerPCTargetEv">getTheExegesisPowerPCTarget</a>());</td></tr>
<tr><th id="137">137</th><td>}</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>} <i>// namespace exegesis</i></td></tr>
<tr><th id="140">140</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="141">141</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>