;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT <42, @210
	ADD 210, 30
	SUB @121, 106
	SUB @129, 106
	SLT @72, @200
	JMP 72, #200
	SPL 9, @-1
	ADD 570, 70
	ADD 570, 70
	SUB @121, 106
	MOV -9, <-20
	MOV -9, <-20
	JMP 72, #200
	SUB @121, 106
	JMP <12, 15
	SUB #72, -3
	SUB <13, <-1
	SUB <13, <-1
	SUB 12, @665
	SPL <12, <825
	SUB 12, @665
	SUB 12, @665
	SUB #812, @35
	SUB @127, 106
	MOV -7, <-20
	SUB @0, @2
	DJN 132, <10
	SUB <13, <-1
	SUB <13, <-1
	MOV -7, <-20
	ADD @0, @2
	MOV -7, <-20
	JMN 733, #30
	SUB <13, <-1
	CMP @121, 6
	SUB <18, -51
	MOV -1, <-20
	DAT <723, <30
	SLT 723, @30
	SLT 723, @30
	ADD 270, 60
	DAT #0, #-2
	ADD 270, 60
	ADD 270, 60
	ADD 3, @21
	ADD 270, 60
