
---------- Begin Simulation Statistics ----------
simSeconds                                   0.028295                       # Number of seconds simulated (Second)
simTicks                                  28294693000                       # Number of ticks simulated (Tick)
finalTick                                 28294693000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    207.79                       # Real time elapsed on the host (Second)
hostTickRate                                136171279                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     42187221                       # Number of instructions simulated (Count)
simOps                                       43364153                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   203030                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     208695                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         56589387                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        44165221                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      410                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       46595370                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   4211                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               801477                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            866817                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 137                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            56450159                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.825425                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.841638                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  41693370     73.86%     73.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5675585     10.05%     83.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2322463      4.11%     88.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1240301      2.20%     90.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1497826      2.65%     92.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    858104      1.52%     94.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    695890      1.23%     95.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1636168      2.90%     98.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    830452      1.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              56450159                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   20093      0.55%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1192      0.03%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                   6646      0.18%      0.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     20      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     17      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                137482      3.76%      4.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult               2992472     81.81%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     86.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 481890     13.17%     99.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 18130      0.50%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       137583      0.30%      0.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      14756622     31.67%     31.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7631      0.02%     31.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2712      0.01%     31.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     31.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     31.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     31.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     31.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     31.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     31.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     31.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     31.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      4358612      9.35%     41.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     41.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          212      0.00%     41.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     41.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     41.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      4358632      9.35%     50.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult      4358473      9.35%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     11645193     24.99%     85.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6969573     14.96%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       46595370                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.823394                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3657942                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.078504                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                120716889                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                30287951                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        29290898                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 32586163                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                14680430                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        14452890                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    32381891                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    17733838                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          46556144                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      11618642                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     39226                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 438                       # Number of nop insts executed (Count)
system.cpu.numRefs                           18586029                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         530949                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      6967387                       # Number of stores executed (Count)
system.cpu.numRate                           0.822701                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1475                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          139228                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    42187221                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      43364153                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.341387                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.341387                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.745497                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.745497                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   60401413                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  26010547                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   28079643                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      831777                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     826971                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  29486886                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      213                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        8897497                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6985634                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1580701                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       367609                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  654084                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            579573                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             18746                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               409726                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7594                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  406932                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.993181                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17586                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 40                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6640                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1342                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5298                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          668                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          779733                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             273                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             18641                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     56331253                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.769808                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.210956                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        48684283     86.42%     86.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1388888      2.47%     88.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          468052      0.83%     89.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          195793      0.35%     90.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          575574      1.02%     91.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          501329      0.89%     91.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          154183      0.27%     92.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          187346      0.33%     92.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4175805      7.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     56331253                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             42187340                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               43364272                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    15649513                       # Number of memory references committed (Count)
system.cpu.commit.loads                       8725151                       # Number of loads committed (Count)
system.cpu.commit.amos                            106                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         114                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     482202                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         14442586                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    34244673                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11001                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       136834      0.32%      0.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     14493434     33.42%     33.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7062      0.02%     33.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2565      0.01%     33.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     33.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     33.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     33.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     33.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     33.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     33.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     33.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     33.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      4358223     10.05%     43.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     43.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          153      0.00%     43.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           97      0.00%     43.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     43.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      4358245     10.05%     53.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult      4358144     10.05%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      8725151     20.12%     84.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6924362     15.97%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     43364272                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4175805                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       10579845                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          10579845                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      10579845                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         10579845                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      2010490                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         2010490                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      2010490                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        2010490                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  81786751995                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  81786751995                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  81786751995                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  81786751995                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     12590335                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      12590335                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     12590335                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     12590335                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.159685                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.159685                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.159685                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.159685                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 40680.009348                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 40680.009348                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 40680.009348                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 40680.009348                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     11546220                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          436                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      1136146                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.162620                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    43.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1656453                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1656453                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       139764                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        139764                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       139764                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       139764                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1870726                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1870726                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1870726                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1870726                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  70340833704                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  70340833704                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  70340833704                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  70340833704                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.148584                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.148584                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.148584                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.148584                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 37600.821127                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 37600.821127                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 37600.821127                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 37600.821127                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1869708                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3661404                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3661404                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      2004661                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       2004661                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  81441195500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  81441195500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5666065                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5666065                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.353801                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.353801                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 40625.919046                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 40625.919046                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       136213                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       136213                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1868448                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1868448                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  70206099000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  70206099000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.329761                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.329761                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 37574.553319                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 37574.553319                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       467000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       467000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 77833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 77833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       461000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       461000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 76833.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 76833.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6918441                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6918441                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5698                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5698                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    341381587                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    341381587                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6924139                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6924139                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000823                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000823                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59912.528431                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59912.528431                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3551                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3551                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2147                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2147                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    130690796                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    130690796                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000310                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000310                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60871.353517                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60871.353517                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1022.675361                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12450677                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1870732                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.655511                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1022.675361                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998706                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998706                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          758                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          163                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           52232496                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          52232496                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1137174                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              49596768                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4552057                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1143011                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  21149                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               383426                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   829                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               44403335                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2806                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            2953368                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       43416593                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      654084                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             425860                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      53469221                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   43910                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  738                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4817                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   2900999                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4830                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           56450159                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.792478                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.328612                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 50177575     88.89%     88.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    53265      0.09%     88.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   480524      0.85%     89.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    69447      0.12%     89.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   186516      0.33%     90.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   142725      0.25%     90.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   322401      0.57%     91.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    22874      0.04%     91.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4994832      8.85%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             56450159                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.011558                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.767221                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        2898378                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2898378                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       2898378                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2898378                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2621                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2621                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2621                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2621                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    174127998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    174127998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    174127998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    174127998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      2900999                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2900999                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      2900999                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2900999                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000903                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000903                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000903                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000903                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66435.710797                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66435.710797                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66435.710797                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66435.710797                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          588                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      45.230769                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1794                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1794                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          570                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           570                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          570                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          570                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2051                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2051                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2051                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2051                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    137578499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    137578499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    137578499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    137578499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67078.741589                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67078.741589                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67078.741589                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67078.741589                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1794                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      2898378                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2898378                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2621                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2621                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    174127998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    174127998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      2900999                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2900999                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000903                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000903                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66435.710797                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66435.710797                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          570                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          570                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2051                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2051                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    137578499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    137578499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000707                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000707                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67078.741589                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67078.741589                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.860537                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2900428                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2050                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1414.842927                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.860537                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999455                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999455                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           79                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           11606046                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          11606046                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     21149                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   15173298                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 10333665                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               44166069                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1998                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  8897497                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6985634                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   404                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    203066                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  9910955                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1289                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          11318                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9724                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                21042                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 43758989                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                43743788                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  34082883                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  37839561                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.773003                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.900721                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                     3181666                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  172346                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  138                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1289                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  61272                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9324                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 939170                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            8725151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             24.075610                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            56.357406                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                6238587     71.50%     71.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               456425      5.23%     76.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               545491      6.25%     82.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               191772      2.20%     85.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               197214      2.26%     87.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               210475      2.41%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               129985      1.49%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 7372      0.08%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 3864      0.04%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2084      0.02%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               4440      0.05%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               2668      0.03%     91.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2649      0.03%     91.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               5704      0.07%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             249413      2.86%     94.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             169807      1.95%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             133818      1.53%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              36769      0.42%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              18022      0.21%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               7025      0.08%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              14673      0.17%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               4973      0.06%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               2552      0.03%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                797      0.01%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1262      0.01%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1369      0.02%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1685      0.02%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               3385      0.04%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               4817      0.06%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               4426      0.05%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            71628      0.82%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1348                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              8725151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  21149                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1730070                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                43354051                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          37478                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4829342                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               6478069                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               44307593                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 31318                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1946170                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 917869                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                3180686                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            37842928                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   104117959                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 56021984                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 18047726                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              36935938                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   906990                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     371                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  97                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8097360                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         96282696                       # The number of ROB reads (Count)
system.cpu.rob.writes                        88407773                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 42187221                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   43364153                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    54                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    404                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                1234770                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   1235174                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   404                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               1234770                       # number of overall hits (Count)
system.l2.overallHits::total                  1235174                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1647                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               635813                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  637460                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1647                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              635813                       # number of overall misses (Count)
system.l2.overallMisses::total                 637460                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       130149500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     54111433500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        54241583000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      130149500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    54111433500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       54241583000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2051                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1870583                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1872634                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2051                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1870583                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1872634                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.803023                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.339901                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.340408                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.803023                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.339901                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.340408                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79022.161506                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 85105.893557                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85090.175070                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79022.161506                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 85105.893557                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85090.175070                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               424465                       # number of writebacks (Count)
system.l2.writebacks::total                    424465                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1647                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           635813                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              637460                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1647                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          635813                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             637460                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    113689500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  47753303500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    47866993000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    113689500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  47753303500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   47866993000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.803023                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.339901                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.340408                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.803023                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.339901                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.340408                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69028.233151                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 75105.893557                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75090.190757                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69028.233151                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 75105.893557                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75090.190757                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         634061                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          165                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            165                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data             10                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                10                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          139                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             139                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          149                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           149                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.932886                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.932886                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          139                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          139                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2635500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2635500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.932886                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.932886                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18960.431655                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18960.431655                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             404                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                404                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1647                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1647                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    130149500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    130149500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2051                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2051                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.803023                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.803023                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79022.161506                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79022.161506                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1647                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1647                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    113689500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    113689500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.803023                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.803023                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69028.233151                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69028.233151                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                655                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   655                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1480                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1480                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    120355500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      120355500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2135                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2135                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.693208                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.693208                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81321.283784                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81321.283784                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1480                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1480                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    105555500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    105555500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.693208                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.693208                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71321.283784                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71321.283784                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data        1234115                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           1234115                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       634333                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          634333                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  53991078000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  53991078000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      1868448                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1868448                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.339497                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.339497                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85114.723655                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85114.723655                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       634333                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       634333                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  47647748000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  47647748000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.339497                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.339497                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75114.723655                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75114.723655                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1793                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1793                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1793                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1793                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1656453                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1656453                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1656453                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1656453                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4081.792387                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      3743979                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     638167                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       5.866770                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       5.971724                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        13.466844                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4062.353818                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001458                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.003288                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.991786                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.996531                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  227                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1728                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2139                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   30592439                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  30592439                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    424465.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1646.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    635792.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000147570750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        26348                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        26348                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1629694                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             398715                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      637459                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     424465                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    637459                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   424465                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     21                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.08                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                637459                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               424465                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  286877                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  274150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   73565                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    2811                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    930                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  15582                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  26050                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  26675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  26740                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  26649                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  26576                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  26541                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  28081                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  27960                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  28373                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  28869                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  27547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  27419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  26784                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  26482                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  26350                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        26348                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      24.192994                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     23.087188                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     25.635074                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         26306     99.84%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           30      0.11%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            6      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         26348                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        26348                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.109268                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.100031                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.579911                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            25340     96.17%     96.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               99      0.38%     96.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              236      0.90%     97.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              409      1.55%     99.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              240      0.91%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               23      0.09%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         26348                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                40797376                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             27165760                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1441873781.77243352                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              960100892.41823554                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   28294512500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      26644.57                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       105344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     40690688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     27164608                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 3723101.006962683983                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1438103180.691870450974                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 960060178.069435119629                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1646                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       635813                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       424465                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     45926500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  21359992000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 699132307250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27901.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     33594.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1647090.59                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       105344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     40692032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       40797376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       105344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       105344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     27165760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     27165760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1646                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       635813                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          637459                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       424465                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         424465                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        3723101                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1438150681                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1441873782                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3723101                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3723101                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    960100892                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        960100892                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    960100892                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3723101                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1438150681                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2401974674                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               637438                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              424447                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        42840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        38124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        41335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        39846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        39721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        39104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        39823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        42000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        36816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        41122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        38058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        39687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        41261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        38155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        42843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        36703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        25653                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        27176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        26216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        26811                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        26751                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        25969                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        26577                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        24761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        27681                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        26114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        27215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        26626                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        26188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        27271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        25635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        27803                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              9453956000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3187190000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        21405918500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14831.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33581.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              576725                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             376561                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.48                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.72                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       108584                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   625.853091                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   472.862638                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   358.892114                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         8536      7.86%      7.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        14020     12.91%     20.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        10559      9.72%     30.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         9542      8.79%     39.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         8619      7.94%     47.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7939      7.31%     54.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         7578      6.98%     61.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         6439      5.93%     67.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        35352     32.56%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       108584                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              40796032                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           27164608                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1441.826282                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              960.060178                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   18.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               11.26                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.50                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.77                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       390586560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       207575115                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     2304742020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1095751080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2232987120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  11900102610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    844023360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   18975767865                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   670.647597                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2077639750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    944580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25272473250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       384810300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       204501165                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     2246565300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1119862260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2232987120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  11885508330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    856313280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   18930547755                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   669.049413                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2112244500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    944580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  25237868500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              635979                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        424465                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            208947                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1480                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1480                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         635979                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            139                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1908469                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1908469                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     67963136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 67963136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             637598                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   637598    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               637598                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          3045161500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         3331667250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1271010                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       633412                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            1870498                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2080918                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1794                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           422851                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2135                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2135                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2051                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1868448                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           149                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          149                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5895                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5611172                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                5617067                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       246016                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    225730304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               225976320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          634061                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  27165760                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2506844                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000325                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.018017                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2506030     99.97%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     814      0.03%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2506844                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  28294693000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3530389500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3075499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2805949000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       3744285                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1871502                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             813                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          813                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
