===== CheckList Aggregated Report =====
Root: C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST
Modules: 1.0_LIBRARY_CHECK, 2.0_TECHFILE_AND_RULE_DECK_CHECK, 3.0_TOOL_VERSION, 4.0_CONSTRAINT_CHECK, 5.0_SYNTHESIS_CHECK, 6.0_POST_SYNTHESIS_LEC_CHECK, 7.0_INNOVUS_DESIGN_IN_CHECK, 7.1_INNOVUS_DESIGN_IN_CHECK, 8.0_PHYSICAL_IMPLEMENTATION_CHECK, 8.1_PHYSICAL_IMPLEMENTATION_CHECK, 8.2_PHYSICAL_IMPLEMENTATION_CHECK, 8.3_PHYSICAL_IMPLEMENTATION_CHECK, 9.0_RC_EXTRACTION_CHECK, 10.0_STA_DCD_CHECK, 10.1_STA_DCD_CHECK, 10.2_STA_DCD_CHECK, 10.3_STA_DCD_CHECK, 11.0_POWER_EMIR_CHECK, 11.1_POWER_EMIR_CHECK, 11.2_POWER_EMIR_CHECK, 11.3_POWER_EMIR_CHECK, 12.0_PHYSICAL_VERIFICATION_CHECK, 13.0_POST_PD_EQUIVALENCE_CHECK, 14.0_CLP_CHECK, 15.0_ESD_PERC_CHECK, 16.0_IPTAG_CHECK, 17.0_FINAL_DATA, 17.1_FINAL_DATA, 17.2_FINAL_DATA, 17.3_FINAL_DATA


===== Module: 1.0_LIBRARY_CHECK =====

--- IMP-1-0-0-00.rpt ---
PASS:IMP-1-0-0-00:Confirm the version of all the libraries used for this project are correct and match to addendum.
Info Occurrence: 1
1: Info: 110. In line 7, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library version found

--- IMP-1-0-0-01.rpt ---
PASS:IMP-1-0-0-01:List standard cell libraries used for implementation and signoff.
Info Occurrence: 16
1: Info: tcbn03e_bwp143mh117l3p48cpd_base_elvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 7, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
2: Info: tcbn03e_bwp143mh117l3p48cpd_base_lvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 8, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
3: Info: tcbn03e_bwp143mh117l3p48cpd_base_svtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 9, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
4: Info: tcbn03e_bwp143mh117l3p48cpd_base_ulvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 10, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
5: Info: tcbn03e_bwp143mh169l3p48cpd_base_elvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
6: Info: tcbn03e_bwp143mh169l3p48cpd_base_lvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 12, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
7: Info: tcbn03e_bwp143mh169l3p48cpd_base_svtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 13, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
8: Info: tcbn03e_bwp143mh169l3p48cpd_base_ulvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 14, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
9: Info: tcbn03e_bwp143mh286l3p48cpd_base_elvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 15, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
10: Info: tcbn03e_bwp143mh286l3p48cpd_base_lvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 16, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
11: Info: tcbn03e_bwp143mh286l3p48cpd_base_svtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 17, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
12: Info: tcbn03e_bwp143mh286l3p48cpd_base_ulvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 18, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
13: Info: tcbn03e_bwp143mh286l3p48cpd_mb_elvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 19, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
14: Info: tcbn03e_bwp143mh286l3p48cpd_mb_lvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 20, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
15: Info: tcbn03e_bwp143mh286l3p48cpd_mb_svtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 21, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation
16: Info: tcbn03e_bwp143mh286l3p48cpd_mb_ulvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 22, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Standard cell library used for implementation

--- IMP-1-0-0-02.rpt ---
PASS:IMP-1-0-0-02:List any forbidden cells (special request from foundry or customers).
Warn Occurrence: 1
1: Warn: Golden value expected but not provided
Info Occurrence: 1
1: Info: No forbidden cells found in current DATA_INTERFACE.yaml

--- IMP-1-0-0-03.rpt ---
PASS:IMP-1-0-0-03:List all other libraries used for implementation and signoff (eg: IO/PLL/DCC/BUMP/NoiseGen/ProcessMonitor/etc).
Info Occurrence: 1
1: Info: No other libraries found: No IO/PLL/DCC/BUMP/NoiseGen/ProcessMonitor libraries found

--- IMP-1-0-0-04.rpt ---
PASS:IMP-1-0-0-04:Confirm the versions of analog cells/macros are correct with AMS/Analog team.
Info Occurrence: 1
1: Info: No analog libraries found: No analog libraries detected

===== Module: 2.0_TECHFILE_AND_RULE_DECK_CHECK =====

--- IMP-2-0-0-00.rpt ---
FAIL:IMP-2-0-0-00:List Innovus Tech Lef name. eg:N16_Encounter_11M_2Xa1Xd3Xe2Y2R_UTRDL_9T_PODE_1.2a.tlef
Fail Occurrence: 1
1: Fail: error_0. In line 5, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\setup_vars.tcl: Item not found

--- IMP-2-0-0-01.rpt ---
PASS:IMP-2-0-0-01:List Innovus gdsout map name. eg: PRTF_Innovus_N3P_gdsout_17M_1Xa_h_1Xb_v_1Xc_h_1Xd_v_1Ya_h_1Yb_v_4Y_hvhv_2Yy2Yx2R_SHDMIM.10c.map
Info Occurrence: 1
1: Info: PRTF_Innovus_N7_gdsout_15M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2Yx2R.14_1a.map. In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\setup_vars.tcl: Item found

--- IMP-2-0-0-02.rpt ---
PASS:IMP-2-0-0-02:Confirm latest DRC rule deck(s) was used? List DRC rule deck name in Comments. eg: PLN3ELO_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_014.11_2a.encrypt PLN3ELO_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_054_PATCH.11_2a.encrypt
Info Occurrence: 2
1: Info: PLN3ELO_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_014.11_2a.encrypt: DRC rule deck version waived per design team approval: Waived per design review - using previous rule deck version approved for this tapeout[WAIVER]
2: Info: PLN6FF_15M_1X1Xa1Ya5Y2Yy2Yx2R_001.11a.encrypt. In line 5, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\CDN_104H_cdn_hs_phy_data_slice_EW.DRCwD.pvl: DRC rule deck information extracted successfully

--- IMP-2-0-0-03.rpt ---
FAIL:IMP-2-0-0-03:Confirm DRC rule deck was not modified? If it was, explain in comments field.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-2-0-0-04.rpt ---
FAIL:IMP-2-0-0-04:Confirm latest Antenna rule deck(s) was used? List DRC rule deck name in Comments. eg: PLN3ELO_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_014_ANT.11_2a.encrypt PLN3ELO_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_014_SHDMIM_ANT.11_2a.encrypt
Fail Occurrence: 1
1: Fail: PLN3ELO_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_014_ANT.11_2a.encrypt: Missing expected antenna rule deck or version mismatch detected
Info Occurrence: 2
1: Info: PLN3ELO_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_014_SHDMIM_ANT.11_2a.encrypt: Antenna rule deck issue waived per design approval: SHDMIM antenna check not required for this IP block per design review DR-2024-001[WAIVER]
2: Info: PLN6FF_15M_1X1Xa1Ya5Y2Yy2Yx2R_001_ANT.11a.encrypt. In line 5, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\CDN_104H_cdn_hs_phy_data_slice_EW.ANTwD.pvl: Antenna rule deck found and version validated

--- IMP-2-0-0-05.rpt ---
FAIL:IMP-2-0-0-05:Confirm ANT rule deck was not modified? If it was, explain in comments field.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-2-0-0-06.rpt ---
PASS:IMP-2-0-0-06:Confirm latest LVS rule deck(s) was used? List LVS rule deck name in Comments. eg: DFM_LVS_RC_PEGASUS_N3P_1p17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_ALRDL.1.0a
Info Occurrence: 1
1: Info: CDN_104H_cdn_hs_phy_data_slice_EW: DFM_LVS_RC_PEGASUS_N6_1p15M_1X1Xa1Ya5Y2Yy2Yx2R_ALRDL.1.0b.DS. In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\CDN_104H_cdn_hs_phy_data_slice_EW.LVSwD.pvl: LVS rule deck found and version verified

--- IMP-2-0-0-07.rpt ---
FAIL:IMP-2-0-0-07:Confirm LVS rule deck was not modified? If it was, explain in comments field.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-2-0-0-08.rpt ---
FAIL:IMP-2-0-0-08:Confirm latest BUMP rule deck(s) was used? List BUMP rule deck name in Comments. eg: PN3_CU_ROUND_BUMP_ON_PAD_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_003.10a
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-2-0-0-09.rpt ---
FAIL:IMP-2-0-0-09:Confirm BUMP rule deck was not modified? If it was, explain in comments field.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-2-0-0-10.rpt ---
PASS:IMP-2-0-0-10:List FEOL dummy rule deck name. eg: Dummy_FEOL_Pegasus_3nm_E_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_014.11_1a
Info Occurrence: 1
1: Info: Dummy_FEOL_Pegasus_6nm_001.11a. In line 6, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\CDN_104H_cdn_hs_phy_data_slice_EW.FEOL.pvl: FEOL dummy rule deck found in PVL runset file

--- IMP-2-0-0-11.rpt ---
PASS:IMP-2-0-0-11:List BEOL dummy rule deck name. eg: Dummy_BEOL_Pegasus_3nm_E_17M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_014.11_1a
Info Occurrence: 1
1: Info: Dummy_BEOL_Pegasus_6nm_001.11a. In line 5, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\CDN_104H_cdn_hs_phy_data_slice_EW.BEOL.pvl: BEOL dummy rule deck file(s) successfully extracted from PVL runset

--- IMP-2-0-0-12.rpt ---
FAIL:IMP-2-0-0-12:List COD dummy rule deck name (fill N/A if no COD). eg: PLN16FFP_FINcut_AutoGen.11b.encrypt
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-2-0-0-13.rpt ---
FAIL:IMP-2-0-0-13:List Spice Model used for PGV generation. eg: tsmc3gp.a.4/models/spectre_v1d0_2p6/ir_em.scs
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-2-0-0-14.rpt ---
FAIL:IMP-2-0-0-14:List EM irxc rule deck name. eg: ICT_EM_v1d0p1a/cln3p_1p17m+ut-alrdl_1xa1xb1xc1xd1ya1yb4y2yy2yx2r_shdmim.ictem
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-2-0-0-15.rpt ---
FAIL:IMP-2-0-0-15:List QRC techfile name. eg: 17M1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Yx2R_SHDMIM_UT/fs_v1d0p1a
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 3.0_TOOL_VERSION =====

--- IMP-3-0-0-00.rpt ---
PASS:IMP-3-0-0-00:List Innovus implementation tool version (eg. innovus/221/22.11-s119_1)
Info Occurrence: 1
1: Info: innovus/231/23.33-s082_1. In line 18, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\setup_vars.tcl: Item found

--- IMP-3-0-0-01.rpt ---
PASS:IMP-3-0-0-01:List Quantus RC extraction tool version (eg. quantus/231/23.11.000)
Info Occurrence: 1
1: Info: quantus/231/23.10.000 (QRC section). In line 35, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\setup_vars.tcl: Quantus version found in setup_vars.tcl configuration file

--- IMP-3-0-0-02.rpt ---
PASS:IMP-3-0-0-02:List Conformal LEC tool version (eg. confrml/241/24.10.100)
Info Occurrence: 1
1: Info: confrml/221/22.10.200. In line 32, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\setup_vars.tcl: Conformal LEC tool version found in MODULE_CMD definition

--- IMP-3-0-0-03.rpt ---
PASS:IMP-3-0-0-03:List Tempus timing signoff tool version (eg. ssv/231/23.12-s092_1)
Info Occurrence: 1
1: Info: ssv/202/20.20.000. In line 33, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\setup_vars.tcl: Tempus timing signoff tool version found in TEMPUS(MODULE_CMD) variable

--- IMP-3-0-0-04.rpt ---
PASS:IMP-3-0-0-04:List Voltus power and EMIR signoff tool version (eg. quantus/231/23.11.000)
Info Occurrence: 2
1: Info: quantus/231/23.10.000. In line 35, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\setup_vars.tcl: QRC and VOLTUS tool version information successfully extracted from setup_vars.tcl
2: Info: ssv/202/20.20.000. In line 34, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\setup_vars.tcl: QRC and VOLTUS tool version information successfully extracted from setup_vars.tcl

--- IMP-3-0-0-05.rpt ---
PASS:IMP-3-0-0-05:List Pegasus physical signoff tool version (eg. pegasus/232/23.25.000)
Info Occurrence: 2
1: Info: PEGASUS: pegasus/232/23.25.000. In line 38, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\setup_vars.tcl: Pegasus tool version found in MODULE_CMD configuration
2: Info: PVS: pegasus/232/23.25.000. In line 37, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\tcl\2.0\setup_vars.tcl: Pegasus tool version found in MODULE_CMD configuration

===== Module: 4.0_CONSTRAINT_CHECK =====

--- IMP-4-0-0-00.rpt ---
FAIL:IMP-4-0-0-00:Confirm clock constraints in the SDC match or exceed the specified requirements?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-4-0-0-01.rpt ---
FAIL:IMP-4-0-0-01:Confirm clock duty cycle constraints were reviewed for each clock and match or exceed specified requirements?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-4-0-0-02.rpt ---
FAIL:IMP-4-0-0-02:Confirm clock uncertainty constraints account for cycle-to-cycle jitter for all clocks?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-4-0-0-03.rpt ---
FAIL:IMP-4-0-0-03:Confirm clock uncertainty constraints account for duty cycle distortion and duty cycle jitter for all clocks?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-4-0-0-04.rpt ---
FAIL:IMP-4-0-0-04:Confirm minimum uncertainty guidelines from foundry were followed and included in constraints?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-4-0-0-05.rpt ---
FAIL:IMP-4-0-0-05:Confirm clock uncertainties were reviewed for test modes (scan clocks coming from a different source, supported tester specs, etc.)?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-4-0-0-06.rpt ---
FAIL:IMP-4-0-0-06:Confirm all I/O constraints meet specified requirements?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-4-0-0-07.rpt ---
FAIL:IMP-4-0-0-07:Confirm all unconstrained paths and IOs have been peer reviewed and approved?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-4-0-0-08.rpt ---
FAIL:IMP-4-0-0-08:Confirm all path exceptions (false paths, multicycle, max delay) have been peer reviewed and approved?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-4-0-0-09.rpt ---
FAIL:IMP-4-0-0-09:Confirm SDC contains all necessary Functional, DFT and power modes (including voltage scaling mode/reduced voltage and/or performance)?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-4-0-0-10.rpt ---
FAIL:IMP-4-0-0-10:Confrim proper clock and data transition limit values were set?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 5.0_SYNTHESIS_CHECK =====

--- IMP-5-0-0-00.rpt ---
PASS:IMP-5-0-0-00:Confirm synthesis is using lib models for timing?
Info Occurrence: 16
1: Info: tcbn03e_bwp143mh117l3p48cpd_base_elvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 7, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
2: Info: tcbn03e_bwp143mh117l3p48cpd_base_lvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 8, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
3: Info: tcbn03e_bwp143mh117l3p48cpd_base_svtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 9, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
4: Info: tcbn03e_bwp143mh117l3p48cpd_base_ulvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 10, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
5: Info: tcbn03e_bwp143mh169l3p48cpd_base_elvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
6: Info: tcbn03e_bwp143mh169l3p48cpd_base_lvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 12, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
7: Info: tcbn03e_bwp143mh169l3p48cpd_base_svtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 13, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
8: Info: tcbn03e_bwp143mh169l3p48cpd_base_ulvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 14, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
9: Info: tcbn03e_bwp143mh286l3p48cpd_base_elvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 15, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
10: Info: tcbn03e_bwp143mh286l3p48cpd_base_lvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 16, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
11: Info: tcbn03e_bwp143mh286l3p48cpd_base_svtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 17, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
12: Info: tcbn03e_bwp143mh286l3p48cpd_base_ulvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 18, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
13: Info: tcbn03e_bwp143mh286l3p48cpd_mb_elvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 19, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
14: Info: tcbn03e_bwp143mh286l3p48cpd_mb_lvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 20, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
15: Info: tcbn03e_bwp143mh286l3p48cpd_mb_svtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 21, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully
16: Info: tcbn03e_bwp143mh286l3p48cpd_mb_ulvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs. In line 22, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library loaded successfully

--- IMP-5-0-0-01.rpt ---
PASS:IMP-5-0-0-01:Confirm synthesis is using lef data for PLE optimization?
Info Occurrence: 20
1: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/PRTF_Innovus_3nm_014_Cad_V11s1b/PRTF/PRTF_Innovus_3nm_014_Cad_V11_1b/PR_tech/Cadence/LefHeader/Standard/VHV/PRTF_Innovus_N3E_15M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Z_UTRDL_M1P48_M2P26_M3P35_M4P35_M5P42_M6P76_M7P76_M8P76_M9P76_M10P76_M11P76_143H_SHDMIM.11_1b.tlef. In line 4140, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
2: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh117l3p48cpd_base_elvt_110b/lef/tcbn03e_bwp143mh117l3p48cpd_base_elvt_par.lef. In line 4141, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
3: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh117l3p48cpd_base_elvt_110b/lef/tcbn03e_bwp143mh117l3p48cpd_base_elvt.lef. In line 4142, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
4: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh117l3p48cpd_base_lvt_110b/lef/tcbn03e_bwp143mh117l3p48cpd_base_lvt.lef. In line 4143, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
5: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh117l3p48cpd_base_svt_110b/lef/tcbn03e_bwp143mh117l3p48cpd_base_svt.lef. In line 4144, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
6: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh117l3p48cpd_base_ulvt_110b/lef/tcbn03e_bwp143mh117l3p48cpd_base_ulvt.lef. In line 4145, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
7: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh169l3p48cpd_base_elvt_110b/lef/tcbn03e_bwp143mh169l3p48cpd_base_elvt.lef. In line 4146, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
8: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh169l3p48cpd_base_lvt_110b/lef/tcbn03e_bwp143mh169l3p48cpd_base_lvt.lef. In line 4147, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
9: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh169l3p48cpd_base_svt_110b/lef/tcbn03e_bwp143mh169l3p48cpd_base_svt.lef. In line 4148, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
10: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh169l3p48cpd_base_ulvt_110b/lef/tcbn03e_bwp143mh169l3p48cpd_base_ulvt.lef. In line 4149, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
11: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_base_elvt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_base_elvt.lef. In line 4150, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
12: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_base_lvt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_base_lvt.lef. In line 4151, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
13: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_base_svt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_base_svt.lef. In line 4152, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
14: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_base_ulvt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_base_ulvt.lef. In line 4153, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
15: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_mb_elvt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_mb_elvt.lef. In line 4154, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
16: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_mb_lvt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_mb_lvt.lef. In line 4155, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
17: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_mb_svt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_mb_svt.lef. In line 4156, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
18: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_mb_ulvt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_mb_ulvt.lef. In line 4157, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
19: Info: /process/tsmcN3/data/stdcell/n3v/TSMC/tpbn03_tn03bpdr003_100a/lef/fc/fc_lf_bu/APRDL/lef/tpbn03_tn03bpdr003.lef. In line 4158, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
20: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/N3E_DTCD_library_kit_general_v0d9.1.230327/lef/N3E_DTCD_M11/N3E_DTCD_v0d9_1.lef. In line 4159, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization

--- IMP-5-0-0-02.rpt ---
PASS:IMP-5-0-0-02:Confirm synthesis is using qrc tech file for RC data?
Info Occurrence: 1
1: Info: /process/tsmcN3/data/ge/QRC/15M1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Z_SHDMIM_UT/fs_v1d1p1a/cworst/Tech/cworst_CCworst_T/qrcTechFile. In line 3614, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: synthesis is using qrc tech file for RC data

--- IMP-5-0-0-03.rpt ---
PASS:IMP-5-0-0-03:Confirm target standard cell library corners are correct?
Info Occurrence: 1
1: Info: ssgnp_0p675v_m40c_cworst_CCworst_T. In line 5, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt: Library corner is being used

--- IMP-5-0-0-04.rpt ---
FAIL:IMP-5-0-0-04:Confirm Jasper RTL Lint Summary report has no Error?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-5-0-0-05.rpt ---
PASS:IMP-5-0-0-05:Confirm Unresolved References are none?
Info Occurrence: 1
1: Info: No unresolved references found in synthesis logs

--- IMP-5-0-0-06.rpt ---
PASS:IMP-5-0-0-06:Confirm Empty Modules are none or explained?
Info Occurrence: 1
1: Info: No empty modules found in C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log

--- IMP-5-0-0-07.rpt ---
PASS:IMP-5-0-0-07:Confirm that there are no other violations or errors (max cap, max transition etc)?
Info Occurrence: 2
1: Info: set_false_path -hold -from [all_clocks] -to [remove_from_collection [get_pins -hier *reset_sync_synth_*/D] [get_pins -hier *reset_sync_synth_*1/D]] set_false_path -hold -from [all_clocks] -to [remove_from_collection [get_pins -hier *data_sync_synth_*/D] [get_pins -hier *data_sync_synth_*1/D]]. In line 181, /projects/ucie_t3_pd/FRONT_END/work/yyin/NU/work/phy_cmn_phase_align_digtop/yuyin_test_run_5/data/sdc/phy_cmn_phase_align_digtop.func.sdc: set_false_path: A required object parameter could not be found. (informational only)
2: Info: set_false_path -hold -from [all_clocks] -to [remove_from_collection [get_pins -hier *reset_sync_synth_*/D] [get_pins -hier *reset_sync_synth_*1/D]] set_false_path -hold -from [all_clocks] -to [remove_from_collection [get_pins -hier *data_sync_synth_*/D] [get_pins -hier *data_sync_synth_*1/D]]. In line 181, /projects/ucie_t3_pd/FRONT_END/work/yyin/NU/work/phy_cmn_phase_align_digtop/yuyin_test_run_5/data/sdc/phy_cmn_phase_align_digtop.func.sdc: set_false_path: A required object parameter could not be found. (informational only)

--- IMP-5-0-0-08.rpt ---
PASS:IMP-5-0-0-08:Confirm Multidriven Report clean?
Info Occurrence: 4
1: Info: pin:111. In line 12, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\multidriven.rpt: Multidriven sequential pin
2: Info: pin:222. In line 12, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\multidriven.rpt: Multidriven sequential pin
3: Info: hpin:333. In line 17, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\multidriven.rpt: Multidriven hierarchical pin
4: Info: hpin:444. In line 17, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\multidriven.rpt: Multidriven hierarchical pin

--- IMP-5-0-0-09.rpt ---
PASS:IMP-5-0-0-09:Confirm Latches Inferred documented?
Info Occurrence: 1
1: Info: CKLNQD1BWP143M286H3P48CPDLVT. In line 1, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\latch.rpt: Latch cell inferred (count: 4)

--- IMP-5-0-0-10.rpt ---
PASS:IMP-5-0-0-10:Confirm don't use cell list includes forbidden cells specified in IMP-1-0-0-02?
Info Occurrence: 1
1: Info: No forbidden cells configured in IMP-1-0-0-02, check passed

--- IMP-5-0-0-11.rpt ---
PASS:IMP-5-0-0-11:Confirm synthesis log has been peer reviewed and all warnings are understood and annotated with an explanation?
Warn Occurrence: 2
1: Warn: Enabling message severity downgrade. [TUI-82] (204 remaining warnings and 14 errors). In line 444, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: genus.syn_generic.log needs to be reviewed
2: Warn: Enabling message severity downgrade. [TUI-82] (1606 remaining warnings and 7 errors). In line 444, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_opt.log: genus.syn_opt.log needs to be reviewed

--- IMP-5-0-0-12.rpt ---
PASS:IMP-5-0-0-12:Confirm synthesis Quality Of Results (QOR) meets requirements (timing, area, power)?
Info Occurrence: 3
1: Info: TNS:-0.0. In line 50, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt
2: Info: Area:225.338. In line 67, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt
3: Info: Power:1297805.093. In line 73, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\qor.rpt

--- IMP-5-0-0-13.rpt ---
FAIL:IMP-5-0-0-13:Confirm scan is successfully inserted and non-scannable flops have been peer reviewed and waived?
Fail Occurrence: 7
1: Fail: fail_dft_rules:ttttt. In line 4, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\dft_chainRegs.rpt: Registers fail DFT rules
2: Fail: misc_non_scan:u_accum/genus_inserted_cg_RC_CG_HIER_INST3/RC_CGIC_INST. In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\dft_chainRegs.rpt: Registers are misc. non-scan
3: Fail: misc_non_scan:u_cmn_cpi_sreg_if/genus_inserted_cg_RC_CG_HIER_INST1/RC_CGIC_INST. In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\dft_chainRegs.rpt: Registers are misc. non-scan
4: Fail: misc_non_scan:u_cmn_dpi_sreg_if/genus_inserted_cg_RC_CG_HIER_INST0/RC_CGIC_INST. In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\dft_chainRegs.rpt: Registers are misc. non-scan
5: Fail: misc_non_scan:u_phalign_fsm/u_counter/genus_inserted_cg_RC_CG_HIER_INST2/RC_CGIC_INST. In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\dft_chainRegs.rpt: Registers are misc. non-scan
6: Fail: pass_not_in_chains:aaaaaa. In line 16, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\dft_chainRegs.rpt: Registers pass dft rule checks but are not a part of scan chains
7: Fail: pass_not_in_chains:bbbbbb. In line 16, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\dft_chainRegs.rpt: Registers pass dft rule checks but are not a part of scan chains

--- IMP-5-0-0-14.rpt ---
FAIL:IMP-5-0-0-14:Confirm that there are no other violations or errors (max cap, max transition etc)?
Fail Occurrence: 3
1: Fail: UDFF_th1/Q. In line 33, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\design_check_rule.rpt: Max transition violation
2: Fail: UBUF_fm/Y. In line 37, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\design_check_rule.rpt: Max transition violation
3: Fail: UDFF_to/Q. In line 41, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\design_check_rule.rpt: Max transition violation
Warn Occurrence: 1
1: Warn: Max_fanout design rule has no constraints. In line 48, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\design_check_rule.rpt

--- IMP-5-0-0-15.rpt ---
PASS:IMP-5-0-0-15:Confirm all DFT checks pass?

--- IMP-5-0-0-16.rpt ---
PASS:IMP-5-0-0-16:Confirm CPF/UPF file  has passed Conformal LP quality checks against RTL prior to synthesis?

--- IMP-5-0-0-17.rpt ---
FAIL:IMP-5-0-0-17:Confirm CPF/UPF file  has passed Conformal LP quality checks against post DFT insertion synthesis netlist?
Fail Occurrence: 4
1: Fail: Top boundary output port 'scan_out[100]' is undriven. In line 7, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\verify_power_structure_post_dft.rpt: Top boundary port with output/inout direction does not have a driver
2: Fail: Top boundary output port 'scan_out[101]' is undriven. In line 8, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\verify_power_structure_post_dft.rpt: Top boundary port with output/inout direction does not have a driver
3: Fail: Top boundary output port 'scan_out[100]' is undriven for test. In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\verify_power_structure_post_dft.rpt: Top boundary port with output/inout direction does not have a driver2
4: Fail: Top boundary output port 'scan_out[101]' is undriven for test. In line 12, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\verify_power_structure_post_dft.rpt: Top boundary port with output/inout direction does not have a driver2

--- IMP-5-0-0-18.rpt ---
PASS:IMP-5-0-0-18:Document DFT Stuck-At % meets or exceeds expected value?
Info Occurrence: 1
1: Info: ATCov%:96.19%. In line 66, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\log_create_logic_tests_FULLSCAN_cdn_sd2101_i3p765_vm130_6x2ya2yb2yc2yd1ye1ga1gb_atpg_stuckat: DFT Stuck-At coverage: 96.19%

--- IMP-5-0-0-19.rpt ---
PASS:IMP-5-0-0-19:Document DFT Transition % meets or exceeds expected value?
Info Occurrence: 1
1: Info: ATCov%:40.6%. In line 38, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\log_create_logic_delay_tests_FULLSCAN_cdn_sd2101_i3p765_vm130_6x2ya2yb2yc2yd1ye1ga1gb_atpg_dynamic: DFT Transition coverage: 40.6%

===== Module: 6.0_POST_SYNTHESIS_LEC_CHECK =====

--- IMP-6-0-0-00.rpt ---
PASS:IMP-6-0-0-00:Confirm conformal constraints have been peer reviewed and approved?
Warn Occurrence: 3
1: Warn: Command: add_pin_constraints 0 {cmnda_scanmode} -golden. In line 32, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Need to be peer reviewed
2: Warn: Command: add_pin_constraints 0 {cmnda_scanen} -golden. In line 34, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Need to be peer reviewed
3: Warn: Command: add_pin_constraints 0 {cmnda_scanen_cg} -golden. In line 36, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Need to be peer reviewed

--- IMP-6-0-0-01.rpt ---
PASS:IMP-6-0-0-01:Confirm conformal log file has been peer reviewed and all warnings have a waiver/explanation?
Warn Occurrence: 6
1: Warn: Warning: 'test_so1' is not a primary output in module 'phy_cmn_phase_align_digtop' in Golden. In line 39, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
2: Warn: Warning: No ignored pin is added in Golden. In line 40, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
3: Warn: Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:210). In line 46, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
4: Warn: Warning: (RTL9.21) Liberty cell with interface_timing attribute set to true was not an empty cell (occurrence:2). In line 47, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
5: Warn: Warning: (LIB_LINT_068) PG_PIN direction is changed to "input", which is compatible with the defined PG_TYPE. (occurrence:1). In line 51, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
6: Warn: Warning: (LIB_LINT_121) Data pin of cell has antenna_diode_related_power_pins attribute or antenna_diode_related_ground_pins attribute, but also has related_power_pin or related_ground_pin (occurrence:6). In line 52, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected

--- IMP-6-0-0-02.rpt ---
FAIL:IMP-6-0-0-02:Confirm all listed black boxes are intended?
Fail Occurrence: 2
1: Fail: SYSTEM: (R) ANTENNA_DX_L_S6P25TR_C54L06. In line 1, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\post_lec\black_box.rpt: Black box found
2: Fail: SYSTEM: (G R) xcvr_ana. In line 2, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\post_lec\black_box.rpt: Black box found

--- IMP-6-0-0-03.rpt ---
PASS:IMP-6-0-0-03:Confirm all user defined black boxes have port definitions declared?   (.lib or verilog stub file)
Info Occurrence: 1
1: Info: No black boxes defined in requirements

--- IMP-6-0-0-04.rpt ---
PASS:IMP-6-0-0-04:Confirm no aborted compare points exist in log files or reports?
Info Occurrence: 1
1: Info: No aborted points found: LEC completed successfully

--- IMP-6-0-0-05.rpt ---
PASS:IMP-6-0-0-05:Confirm no non-equivalent points exist?
Info Occurrence: 1
1: Info: No non-equivalent points found: LEC passed - design is equivalent

--- IMP-6-0-0-06.rpt ---
PASS:IMP-6-0-0-06:Confirm all unmapped compare points have been peer reviewed and annotated with a waiver/explanation?
Info Occurrence: 1
1: Info: No unmapped points found: All points mapped successfully

--- IMP-6-0-0-07.rpt ---
FAIL:IMP-6-0-0-07:Confirm "set flatten model -library_pin_verification" in LEC flow.
Fail Occurrence: 1
1: Fail: Missing 'set flatten model -library_pin_verification': 'set flatten model -library_pin_verification' isn't found in C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log

===== Module: 7.0_INNOVUS_DESIGN_IN_CHECK =====

--- IMP-7-0-0-00.rpt ---
PASS:IMP-7-0-0-00:Block name (e.g: cdn_hs_phy_data_slice)
Info Occurrence: 1
1: Info: CDN_104H_cdn_hs_phy_data_slice_EW. In line 1, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-00.rpt: Block name successfully extracted from report header

--- IMP-7-0-0-01.rpt ---

--- IMP-7-0-0-02.rpt ---
FAIL:IMP-7-0-0-02:Confirm no ERROR message during read constraints.
Fail Occurrence: 8
1: Fail: CHKPLC-41: Design has util %.1f% > 100%, placer cannot proceed. The problem may be caused by density screens (softBlockages and partial blockages) or user-specif. In line 26, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-02.rpt: ERROR message detected during constraint reading phase
2: Fail: IMPFP-7006: Follow pin (Pin Box:%s) routed over hard macro (%s) should be cut at macro boundary.. In line 28, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-02.rpt: ERROR message detected during constraint reading phase
3: Fail: IMPMSMV-8350: There are %d missing isolation violation nets and %d missing level shifter violation nets.  Use verifypowerdomain -isoNetPD -xNetPD to check those LP. In line 15, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-02.rpt: ERROR message detected during constraint reading phase
4: Fail: IMPMSMV-8623: Primary PG term %s of Instance %s is connected to net %s which conflicts with primary power net %s of the domain %s specified in UPF. This can impact. In line 17, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-02.rpt: ERROR message detected during constraint reading phase
5: Fail: IMPMSMV-8670: Instance (%s) of power domain (%s) is placed inside fence of power domain (%s).. In line 19, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-02.rpt: ERROR message detected during constraint reading phase
6: Fail: IMPPP-4418: The via for net %s in DPT layer %s does not align with the tracks at %f %f.. In line 29, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-02.rpt: ERROR message detected during constraint reading phase
7: Fail: IMPPP-4419: The color of PG wire which is a default width %f wire for net %s in layer %s should have the same color with the track at %f %f.. In line 30, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-02.rpt: ERROR message detected during constraint reading phase
8: Fail: IMPPP-4420: The color of PG wire which is a non-default width %f wire for net %s in layer %s should have the opposite color with the track at %f %f.. In line 31, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-02.rpt: ERROR message detected during constraint reading phase

--- IMP-7-0-0-03.rpt ---
FAIL:IMP-7-0-0-03:Confirm all Warning messages during read constraints can be waived.
Fail Occurrence: 3
1: Fail: CHKPLC-18: Preplaced instance <%s> has vertical pin-track mask violation.. In line 32, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-02.rpt: WARNING message found during constraint reading - requires waiver or resolution
2: Fail: IMPMSMV-8630: Power domain (%s) in view (%s) has no user defined operating condition.. In line 20, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-02.rpt: WARNING message found during constraint reading - requires waiver or resolution
3: Fail: TCLCMD-1531: 'set_case_analysis' has been applied on hierarchical pin 'inst_master_delay/inst_cal_dly_macro/inst_cal_delay_line/cal_qtr_delay_sel[2]' (File /projects/yunbao_N6_80bits_EW_PHY_OD_6400/input/latest/innovus_cons/cdn_hs_phy_data_slice.con.edi, Line 501).. In line 9, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-02.rpt: WARNING message found during constraint reading - requires waiver or resolution

--- IMP-7-0-0-04.rpt ---
FAIL:IMP-7-0-0-04:Confirm no issue for check_timing (all modes) in Innovus.
Fail Occurrence: 6
1: Fail: clock_expected (2 occurrences) | View: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold. In line 17, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-04.rpt: Timing constraint warning detected - may cause incorrect timing analysis
2: Fail: clock_expected (3 occurrences) | View: scan_shift_rcff_0p825v_125c_pcff_cmin_pcff3_hold. In line 19, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-04_scan.rpt: Timing constraint warning detected - may cause incorrect timing analysis
3: Fail: ideal_clock_waveform (1 occurrences) | View: scan_shift_rcff_0p825v_125c_pcff_cmin_pcff3_hold. In line 45, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-04_scan.rpt: Timing constraint warning detected - may cause incorrect timing analysis
4: Fail: ideal_clock_waveform (3 occurrences) | View: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold. In line 38, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-04.rpt: Timing constraint warning detected - may cause incorrect timing analysis
5: Fail: uncons_endpoint (1 occurrences) | View: scan_shift_rcff_0p825v_125c_pcff_cmin_pcff3_hold. In line 34, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-04_scan.rpt: Timing constraint warning detected - may cause incorrect timing analysis
6: Fail: uncons_endpoint (2 occurrences) | View: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold. In line 23, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-04.rpt: Timing constraint warning detected - may cause incorrect timing analysis

--- IMP-7-0-0-05.rpt ---
FAIL:IMP-7-0-0-05:Confirm no issue for check_design in Innovus.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-7-0-0-06.rpt ---
FAIL:IMP-7-0-0-06:Confirm the preserve cell list of all modes(Func/DFT/etc) are added to dont touch list if design have.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-7-0-0-07.rpt ---
FAIL:IMP-7-0-0-07:Confirm UPF/CPF is delivered for Low Power Checks.(Fill N/A if no UPF is needed)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 7.1_INNOVUS_DESIGN_IN_CHECK =====

--- SRG-IMP-7-1-0-00.rpt ---
FAIL:SRG-IMP-7-1-0-00:Are the initial checks at block level of Functional and DFT modes are reviewed with respective stakeholders?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- SRG-IMP-7-1-0-01.rpt ---
FAIL:SRG-IMP-7-1-0-01:Are the initial checks at flat level of Functional and DFT modes are reviewed with respective stakeholders?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 8.0_PHYSICAL_IMPLEMENTATION_CHECK =====

--- IMP-8-0-0-00.rpt ---
FAIL:IMP-8-0-0-00:Confirm block orientation matches to addendum(NS/EW).
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-01.rpt ---
FAIL:IMP-8-0-0-01:Confirm all ports are assigned on metal track.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-02.rpt ---
FAIL:IMP-8-0-0-02:Confirm all ports status are Fixed.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-03.rpt ---
FAIL:IMP-8-0-0-03:Confirm routing blockages are created around the block edges.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-04.rpt ---
FAIL:IMP-8-0-0-04:Confirm buffers are attached for all ports and are set as fixed.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-05.rpt ---
FAIL:IMP-8-0-0-05:Confirm the power switches connection is correct . (for non-PSO, please fill N/A)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-06.rpt ---
FAIL:IMP-8-0-0-06:Confirm the switch power pin is not in lef . (for non-PSO, please fill N/A)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-07.rpt ---
FAIL:IMP-8-0-0-07:Confirm no Frontend(base layer) DRC violations.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-08.rpt ---
FAIL:IMP-8-0-0-08:Confirm max routing layer is correct. Provide max routing layer value in comment field.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-09.rpt ---
FAIL:IMP-8-0-0-09:Confirm we take care of the dynamic power optimization in the whole innovs flow(Check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-10.rpt ---
FAIL:IMP-8-0-0-10:Confirm you placed the discrete synchronizer flops close to each other (distance <= 10um) for process without dedicated 2/3 stage synchronizer library cell like TSMC. Make sure no buffering on the Q->D path between sync flops for the sync_regs falling under same hierarchy. Please fine tune clock tree for hold fixing. Please don't change the VT of synchronizer flops. (Check the Note. Fill N/A for library has 2/3 stages dedicated library cell)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-11.rpt ---
FAIL:IMP-8-0-0-11:Confirm the design didn't use any dont use cell of foundry and dont_use cell list includes forbidden cells from IMP-1-0-0-02.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-12.rpt ---
FAIL:IMP-8-0-0-12:Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-13.rpt ---
FAIL:IMP-8-0-0-13:Confirm proper clock tree buffer/inverter types are used. Provide a list in comment field.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-14.rpt ---
FAIL:IMP-8-0-0-14:Confirm no VT mixing on clock tree for all modes. For some instances has clock attribute but used as data, please list that into Waiver list.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-15.rpt ---
FAIL:IMP-8-0-0-15:Confirm clock tree VT requirements were met.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-16.rpt ---
FAIL:IMP-8-0-0-16:Confirm clock tree transitions meet requirement.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-17.rpt ---
FAIL:IMP-8-0-0-17:Confirm clock tree latency requirements were met across all corners. Provide values in comments field.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-18.rpt ---
FAIL:IMP-8-0-0-18:Confirm clock tree skew requirements are met.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-19.rpt ---
FAIL:IMP-8-0-0-19:Confirm all multiflop synchronizer registers are the intended celltype and VT type upon which MTBF was calculated.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-20.rpt ---
FAIL:IMP-8-0-0-20:Confirm that all the multiflop synchronizer registers are placed close together and their clock pin connected to the same leaf buffer/inverter of the clock tree?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-21.rpt ---
FAIL:IMP-8-0-0-21:If required, antenna diodes were added at the block/IP inputs.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-22.rpt ---
FAIL:IMP-8-0-0-22:Confirm buffers were added close to each I/O and macro port.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-23.rpt ---
FAIL:IMP-8-0-0-23:confirm no unplaced cells in design.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-0-24.rpt ---
FAIL:IMP-8-0-0-24:Confirm no assign in release netlist.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-1-00.rpt ---
FAIL:IMP-8-0-1-00:Confirm the BUMP DRC rule deck setting is correct.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-1-01.rpt ---
FAIL:IMP-8-0-1-01:Confirm no BUMP rule violation or can be waived by the client or internal package team.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-1-02.rpt ---
FAIL:IMP-8-0-1-02:Confirm no RDL DRC violation.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-1-03.rpt ---
FAIL:IMP-8-0-1-03:Confirm TCD(FETCD/BETCD) cells are inserted based on foundry requirement.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-1-04.rpt ---
FAIL:IMP-8-0-1-04:Confirm refer to Fab recommendation and requirement to insert ESD cell for core violtage .
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-1-05.rpt ---
FAIL:IMP-8-0-1-05:Confirm ESD cell power pins are connected to always on power net. In general, it's not allowed to add ESD clamps to VDDG power gated domain. If customer request that, please review that with ESD experts about the wake-up time requirement etc for this special case and request approval from PD/AMS top management.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-8-0-1-07.rpt ---
FAIL:IMP-8-0-1-07:Confirm that proper NDR rule is applied to all high voltage nets inside core power domain to avoid HV spacing DRC violations (ex: VDD*GONE net in DDR PHY)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 8.1_PHYSICAL_IMPLEMENTATION_CHECK =====

--- MIG-IMP-8-1-0-00.rpt ---
FAIL:MIG-IMP-8-1-0-00:Confirm followed the general slice top metal and top routing layer spec. (check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-01.rpt ---
FAIL:MIG-IMP-8-1-0-01:Confirm all bit slice ports which connect to IO are assigned at the same side close to IO.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-02.rpt ---
FAIL:MIG-IMP-8-1-0-02:Confirm the delay element and read entry flops are ULVT type for DDR5/LPDDR5 whose date rate is 4400Mbps and above.(check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-03.rpt ---
FAIL:MIG-IMP-8-1-0-03:Confirm max D4 loading can be drove by DA cell and place loading instance close to DA cell(check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-04.rpt ---
FAIL:MIG-IMP-8-1-0-04:Confirm there are no gaps for delay element placement for both NS and EW orientation. Best practice is to place delay element by vertical direction for EW slies. Building PG into EW delay element is another choice to avoid gaps between delay elements. Pay attention to try our best to keep same driven strenght along the READ/WRITE/LPBK path during the DCD fixing (post DQ clock divider).
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-05.rpt ---
FAIL:MIG-IMP-8-1-0-05:Confirm place the cells from delayElement0 to DL of each delay line closely and don't touch the net/cell on these paths.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-06.rpt ---
FAIL:MIG-IMP-8-1-0-06:Confirm NO analog module (such as DA) is put in the middle of manual added inverter pairs in DCD path improvement activities.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-07.rpt ---
FAIL:MIG-IMP-8-1-0-07:Confirm placed the mimic delay cell related paths (from delay line output to DL IE/IL pins) carefully. (check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-08.rpt ---
FAIL:MIG-IMP-8-1-0-08:Confirm you use the same VT and cell type(clock cell) as that on read DQS path to balance read DQ/DQS skew. Treat DQ read path as clock path.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-10.rpt ---
FAIL:MIG-IMP-8-1-0-10:Confirm followed the custom and Regulator cell integration guide in custom cell delivery package. Please review the regulator physical design with AMS team.Please place the write path DA cell close to IO port and don't insert the buffers/inverter between DCC loop and data out mux select pin. (Check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-11.rpt ---
FAIL:MIG-IMP-8-1-0-11:Confirm the XTC crosstalk connection is correct for the DDRIO has *XTC ports. (Check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-12.rpt ---
FAIL:MIG-IMP-8-1-0-12:Confirm there is no buffers/inverters inserted on the VDDR_OBS/VDDR_1UI_OBS/VDDR_6UI_OBS/ATB0_REG_OBS/ATB1_REG_OBS nets from regulator to feedback IO. And make sure the net resistance less than 500ohms. For 1UI+6UI case, if the 1UI or 6UI connected to two FBIOs, make sure the path from the regulator to the near FBIO resistance less than 500ohms. For regulator to the far FBIO path, the resistance can be relaxed. Check with AMS team if you have further questions.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-14.rpt ---
FAIL:MIG-IMP-8-1-0-14:Confirm clock latency (EFG paths) meet requirement for timing budget. Put the delay from DESKEW PLL to slice register CK(E) and pad_mem* (F+G) to comment collomn (target SS corner delay < 800ps).
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-15.rpt ---
FAIL:MIG-IMP-8-1-0-15:Confirm reorder VDD*GONE connection based on IO sequence unless it's took care by custom layout.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-16.rpt ---
FAIL:MIG-IMP-8-1-0-16:Confirm all the 3 NAND cells of clock mux in both PHY_TOP and Slice level are placed closely (distance <= 10um) and there is NO buffer/inverters inserted between the nand0/nand1 and nand2.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-0-17.rpt ---
FAIL:MIG-IMP-8-1-0-17:Confirm there is no dummy metal/via added inside DDRIO. For furture programs, DDRIO will include the dummy metal/via EXCL layers inside IO so PD don't need to do anything. For currrent ongoing project, please check whether there are EXCL layers in DDRIO and create dummy EXCL on IO area if IO cells don't have EXCL layers in gds.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-00.rpt ---
FAIL:MIG-IMP-8-1-1-00:Please confirm the below items one by one (check the Note) 1. Confirm VDD/VDDQ/VDDQX additional Dcap value meet the performance requirement. 2. For LPDDR5 and LP5 combo, place RST/CKE pads to VDDQX domain. 3. For CS pad, if CS/CKE swap logic is implemented (only for LP5/4X combo, CS type will be se_txrx), the CS pad should be placed in VDDQ domain. If CS/CKE swap logic is not implemented (LP5 mode,cs type will be se_cs_txrx), the CS pad should be placed in VDDQX domain. 4. ATB pad can be put into VDDQX domain in general for LP5 and LP5 combo case. Please check with AMS team. 5. Please connect the CKE/RST/CS region vddq decap to VDDQX power net. For VDD decap, please add that to VDD_ISO instead of VDD for LPDDR5 project using ddr800 Gen3IO. 6. For LP4X, place CKE/RESET into VDDQX IO domain.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-01.rpt ---
FAIL:MIG-IMP-8-1-1-01:Confirm meet a resistance less than 0.5(not exceed 0.8) and a capacitance less than 350fF from pad opening to signal bump. (check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-02.rpt ---
FAIL:MIG-IMP-8-1-1-02:Confirm NO special VDDCK bump for PAD memory clock domain IO,should share the VDD bump from other core logic.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-03.rpt ---
FAIL:MIG-IMP-8-1-1-03:Confirm with IO designer whether the IO is Gen1 IO or Gen2 IO or Gen3 IO.(check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-06.rpt ---
FAIL:MIG-IMP-8-1-1-06:Make sure take care the PERC concern during the VDDQ and VDDQ_CK bump assignment and PG integration for LPDDR5 as VDDQ and VDDQ_CK are core voltage and the P2P resistance requirement is 0.1ohm which is tight.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-07.rpt ---
FAIL:MIG-IMP-8-1-1-07:Confirm use cdns_ddr_vddq_ck_v/h (with double clamp and If exist in current DDRIO library) instead of cdns_ddr_vddq_v/h in memclk region for better ESD protection of VDDQ_CK domain. (Fill N/A if this cell doesnt exist)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-09.rpt ---
FAIL:MIG-IMP-8-1-1-09:confirm place the DESKEW PLL to the slice notch between two adjacent dataslices for LPDDR5 design with 32 or more bits to make the path delay from deskew pll to DQ/DQS write path smaller (better system budget).
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-10.rpt ---
FAIL:MIG-IMP-8-1-1-10:Confirm the IO order and IO orientation are same as that in the IO order excel table which was reviewed by AMS team or specified by Customer (Like Renesas FIRM PHY project). If you changed the IO order or IO orientation due to DRC or design closure, please make sure review and confirm that with AMS or customer again.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-11.rpt ---
FAIL:MIG-IMP-8-1-1-11:Confirm the bump assignment is sync with and agreed with the client or internal package team. And make sure the bump map sent to customer is same as that in final database.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-12.rpt ---
FAIL:MIG-IMP-8-1-1-12:Confirm reset_n_pad (cdns_ddr_se_r_txrx_h) IO VDD_AO pin must be connected to always-on VDD.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-13.rpt ---
FAIL:MIG-IMP-8-1-1-13:Confirm you have build the shortest clock tree to SOC level SRAM interface clock ports for Dragonfly LP/DDR5 PHY and build shortest tree to phy_pclk_out for Dragonfly DDR5 PHY. (Fill N/A for HPPHY) -For Dragonfly Automotive LPPHY , build shortest clock tree from phy_pclk input port to phy_uc_IRam0CLK and phy_uc_DRam00CLK output ports. -For Dragonfly DDR5, build shortest clock tree from clk_ctlr_sync input port to phy_pclk_div_out output port. -For Dragonfly DDR5, as controller will use phy_pclk_out as clock source, please build shortest tree from clk_ctlr_sync input port to phy_pclk_out output port. To achieve this, you need to place the top DESKEW PLL close to DFI boundary. As current DFPHY bump plan is handled by AMS team, please pay attention to the top DESKEW PLL bump location which needs to be assigned near to DFI boundary. Also, please optimize the SRAM interface data path(in2reg/reg2out related to phy_uc* ports) with tighter interface constraint and well balanced clock tree for these SRAM related registers to reserve more margin on SRAM path delay on SOC side.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-14.rpt ---
FAIL:MIG-IMP-8-1-1-14:Confirm you created VDD_AO power pin for data retention function of Dragonfly PHY. At the same time, create PHY VDD pin close to PHY VDD_AO pin using same layer and output the PHY VDD and PHY VDD_AO pins to LEF. (Fill N/A if you confirmed with customer that they will not turn off the PHY VDD and this PHY will not be reused for other projects which may turn off the PHY VDD externally)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-15.rpt ---
FAIL:MIG-IMP-8-1-1-15:Confirm you follow the below implementation guidance related to data_retention and VDDA_AO for GDDR6/GDDR7. -For GDDR6 Gen1 (old architecture), connect the data_retention pin to CMN CORE_VDDGONE directly with shortest distance (please review the transition with AMS team) and don't insert any buffer on data_retention path as there is no VDD always supply in core area. GDDR6 gen1 will not have VDDA_AO supply and VDDA on HM will be always on in data_retention mode. -For GDDR6 new architecture or GDDR7, there will be VDDA_AO bump (please double check with AMS team if there is no VDDA_AO bump), PD need to add data_retention buffers(insert data_retention buffer to PHY boundary also) powered by VDDA_AO.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-16.rpt ---
FAIL:MIG-IMP-8-1-1-16:For DDR5/DDR4 MCI 80bit PHY implementaton (Check the Note), For HPPHY: group DS0~3 together with DS8-ECC and group DS4~7 together with DS9-ECC, put DS8/DS9 close to CA. For Dragonfly DDR5 PHY: DS4 is used for Channel A ECC data while DS9 is used for the Channel B ECC data. There is no special rule requirement as HPPHY and please place them in order based on each channel.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-17.rpt ---
FAIL:MIG-IMP-8-1-1-17:Confirm the PG connection of Deskew PLL is correct and the PG resistance meet the integration guide. (check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-18.rpt ---
FAIL:MIG-IMP-8-1-1-18:Confirm the correct bump naming rule VDDAPLL_* for high voltage pin VDDA of dual rail Deskew PLL (check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-19.rpt ---
FAIL:MIG-IMP-8-1-1-19:Confirm use the clock inverters and set NDR routing to the paths from PLL TESTOUT and OBS out. For HPPHY: the paths are from DESKEW PLL to pll_testout pad input pins or pll_testout DFI interface pins. For Dragonfly LPPHY: the paths are from PLL_clk_obs_out(DS/AS HM)-> phy_obs_pll_clk(phy_top) and PLL_refclk_obs_out(DS/AS HM)->phy_obs_pll_refclk(phy_top) For Dragonfly DDR5 PHY: the paths are : from top deskew PLL(phy_top)->pll_refclk_testout_top_pll/pll_testout_top_pll(phy_top) : from PLL_clk_obs_out(DS HM)->pll_testout_ds*_pll(phy_top), PLL_refclk_obs_out(DS HM)->pll_refclk_testout_ds*_pll(phy_top) : from PLL_clk_obs_out(cmn_cas)->pll_testout_cmn_pll(phy_top),PLL_refclk_obs_out(cmn_cas)->pll_refclk_testout_cmn_pll(phy_top) : from CMN_clk_obs_out(cmnhm)-> CMN_clk_obs_out(phy_top) For tv_chip level: Do similar things to paths which are for FRACN-PLL/DESKEW-PLL clock testing or observing.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-20.rpt ---
FAIL:MIG-IMP-8-1-1-20:Confirm the Deskew PLL CKFB connecte to FOUTP directly without buffers. (check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-21.rpt ---
FAIL:MIG-IMP-8-1-1-21:Confirm dfi interface registers are placed close to DFI interface pins and make the DFI interface input/output clock/datapath shortest with minumum skew (If the project is dragonfly DDR5 and controller will use PHY phy_pclk_out, please don't build shortest clock tree for DFI interface register clocks. You can balance DFI interface clock tree with internal clock tree or a little larger than internal clock tree). Build separate clock tree to DFI regsiters. One is for input registers, the other is for output registers. And the input clock tree need to be balanced with output clock tree.(check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-22.rpt ---
FAIL:MIG-IMP-8-1-1-22:Confirm place the cdn_hs_phy/inst_scan_dly module close to PHY interface pins and create separate clock tree to these retime scan registers if your design is based on HSPHY 2022Q1 or later branch and need to support ETM timing signoff. Objective is to make the scan related interface data/clock paths simpler and reduce the slack difference between flatten and ETM model. For DFPHY,current design has not sperated inst_scan_dly module, so please place the seperate *scan_dly* registers that belong to a in2reg/reg2out path close to PHY ports similarly. (Fill N/A if design has not this module)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-23.rpt ---
FAIL:MIG-IMP-8-1-1-23:Confirm add at least 2 ESD clamps cells for each power domain. For example: VDDPLL*/VDD_AO. Follow the guidance in AMS integration guide specified in Notes. (for Intel process, need more clamps, please double check with ESD experts)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-24.rpt ---
FAIL:MIG-IMP-8-1-1-24:Confirm Deskew/FRAC PLL(All power domains) Dcap meet the system requirement. (e.g: 100pf per deskew/fracN pll each power domain for 6400Mbps, Please check the Notes for decap number for each PLL power domain based on data rate). Follow the guidance in AMS integration guide specified in Notes.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-25.rpt ---
FAIL:MIG-IMP-8-1-1-25:Confirm follow the datasheet and implementation guide of IP blocks(DDRIO/PLL/Noisegen/GPIO etc). (check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-27.rpt ---
FAIL:MIG-IMP-8-1-1-27:Confirm meet the decap requirement in die model checklist. (Check the Notes)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-28.rpt ---
FAIL:MIG-IMP-8-1-1-28:Confirm the scan pins are assigned to be interleaved for PHY_TOP delivery. (check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-29.rpt ---
FAIL:MIG-IMP-8-1-1-29:For test chip, pay attention to the digital process moniter implementation guide. (Check the guide in Notes)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-30.rpt ---
FAIL:MIG-IMP-8-1-1-30:Confrim add VDDQ/VDD decaps for DDRIO in test chip tv_chip level(Follow same decap insertion guidance in PHY implementation guide).
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-1-31.rpt ---
FAIL:MIG-IMP-8-1-1-31:Confirm data retention IO VDD_AO pin must be connected to always-on VDD (mark N/A only when data_retention pad doesn't exist)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-2-00.rpt ---
FAIL:MIG-IMP-8-1-2-00:[BRCM special] Confirm use pin blockage def for pin assignment for BRCM projects (for non-BRCM projects, please fill N/A) The pin def information is in /projects/workbench/versions/BRCM/pin_blockage_def/BRCM_Pin_Placement_DEF_release_notes.pdf
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-2-01.rpt ---
FAIL:MIG-IMP-8-1-2-01:[BRCM special] Confirm the BRCM dont_use cell list is correct. Pay attention that the BRCM dont use list is keeping change. Please check whether you follow the latest one.(The BRCM dont use file in workbench is based on old program and you need to overwrite or update that per project.) Latest BRCM dont_use cell list can be found in below path: N7: /process/tsmcN7/data/stdcell/tsmc/n7gp/BRCM/MISC_n7gp/docs/dont_use.info.latest N5: /process/tsmcN5/data/stdcell/n5/BRCM/MISC_BRCM_n5/docs/dont_use.info.latest
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-2-02.rpt ---
FAIL:MIG-IMP-8-1-2-02:[BRCM special] Confirm no issue for the BRCM speical ARC rule check related to AP PAD enclosure (double check the setting in Note). Also check with PM about the latest rule deck version. Below paths are just for your reference. /process/tsmcN5/data/g_brcm/CALIBRE/DRC/23Mar2023/3stars_DRC_BRCM_5nm_AP_PAD_ENCLOSURE/sourceme /process/tsmcN7/data/gp/CALIBRE/DRC/28Mar2023/3stars_DRC_BRCM_7nm_AP_PAD_ENCLOSURE/sourceme
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-8-1-3-00.rpt ---
FAIL:MIG-IMP-8-1-3-00:[MIG-WB-Tracking] Confirm the workbench flow you are using. (Current latest one: /projects/workbench/versions/workbench_v0.8) Put the workbench flow dir in Comment and specify the reason why you dont use the central workbench flow. The reason maybe as belows, -This process is new and not covered by the central workbench flow. -ECO based on old programs.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 8.2_PHYSICAL_IMPLEMENTATION_CHECK =====

--- HPP-IMP-8-2-0-00.rpt ---
FAIL:HPP-IMP-8-2-0-00:Confirm floorplan has been peer reviewed and agreed?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- HPP-IMP-8-2-0-01.rpt ---
FAIL:HPP-IMP-8-2-0-01:Confirm area and density targets were met?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- HPP-IMP-8-2-0-02.rpt ---
FAIL:HPP-IMP-8-2-0-02:Confirm power goals are met in all modes (Functional & DFT) and corners using an activity file representative of each mode generated by Gate Level Simulation (GLS) on post PNR netlist?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- HPP-IMP-8-2-0-03.rpt ---
FAIL:HPP-IMP-8-2-0-03:Were approved buffer and delay cells used for hold fixing? Provide buffer list used for hold fixing in comments field.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- HPP-IMP-8-2-0-04.rpt ---
FAIL:HPP-IMP-8-2-0-04:Confirm spare cells or GA fill cells were added and placed evenly across the layout?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 8.3_PHYSICAL_IMPLEMENTATION_CHECK =====

--- SRG-IMP-8-3-0-00.rpt ---
FAIL:SRG-IMP-8-3-0-00:If shielding is required, is it done as per the customer/IP document inputs?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- SRG-IMP-8-3-0-01.rpt ---
FAIL:SRG-IMP-8-3-0-01:Is the base XOR is clean?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 9.0_RC_EXTRACTION_CHECK =====

--- IMP-9-0-0-00.rpt ---
FAIL:IMP-9-0-0-00:Confirm SPEF extaction includes dummy metal gds.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-9-0-0-01.rpt ---
FAIL:IMP-9-0-0-01:Confirm QRC layer mapping and qrcTechFiles used are correct.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-9-0-0-02.rpt ---
FAIL:IMP-9-0-0-02:Confirm SPEF extraction includes NDR rule lef file.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-9-0-0-03.rpt ---
FAIL:IMP-9-0-0-03:Confirm no ERROR message in the QRC log files.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-9-0-0-04.rpt ---
FAIL:IMP-9-0-0-04:Confirm no physically open nets in QRC imcomplete net report.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-9-0-0-05.rpt ---
FAIL:IMP-9-0-0-05:Confirm proper Quantus version is used for RC extraction(match to or mature than Foundry recommended Quantus version)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-9-0-0-06.rpt ---
FAIL:IMP-9-0-0-06:Confirm the reuse block spef generation QRC version is same as your top level QRC version. If there is qrcTech file version update with new tool version after slices were built and released, block level spef may need to be regenerated. You can get the slice QRC version in BE checklist or RELEASE_NOTES.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-9-0-0-07.rpt ---
FAIL:IMP-9-0-0-07:Confirm all Warning message in QRC log files can be waived.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 10.0_STA_DCD_CHECK =====

--- IMP-10-0-0-00.rpt ---
PASS:IMP-10-0-0-00:Confirm the netlist/spef version is correct
Info Occurrence: 5
1: Info: Current stage is synthesis, SPEF check is not applicable.: Current stage is synthesis, SPEF check is not applicable.[WAIVED_INFO]
2: Info: Generated on:*2025*: Required pattern not found[WAIVED_AS_INFO]
3: Info: Error: Netlist file path not found in STA log: Design has no spef/netlist file or unexpected error[WAIVED_AS_INFO]
4: Info: Error: SPEF file path not found in STA log: Design has no spef/netlist file or unexpected error[WAIVED_AS_INFO]
5: Info: Error: STA log file not found: ${CHECKLIST_ROOT}/IP_project_folder/logs/sta_post_syn.log: Design has no spef/netlist file or unexpected error[WAIVED_AS_INFO]

--- IMP-10-0-0-01.rpt ---
FAIL:IMP-10-0-0-01:Confirm there is no unresolved reference.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-10-0-0-02.rpt ---
PASS:IMP-10-0-0-02:Confirm the clock uncertainty setting is correct.
Warn Occurrence: 2
1: Warn: set_clock_uncertainty 0.01 -hold -from [get_clocks {PHASE_ALIGN_CLOCK}] -to [get_clocks {PHASE_ALIGN_CLOCK}]: Waiver configured and not used: Pre-implementation phase - approved by architect (Ticket#CLK-2025-001)[WAIVER]
2: Warn: set_clock_uncertainty 0.02 -hold -from [get_clocks {PHASE_ALIGN_CLOCK}] -to [get_clocks {PHASE_ALIGN_CLOCK}]: Waiver configured and not used: Extra hold timing waived for initial implementation[WAIVER]
Info Occurrence: 2
1: Info: set_clock_uncertainty 0.02 -hold -from [get_clocks {PHASE_ALIGN_CLOCK}] -to [get_clocks {PHASE_ALIGN_CLOCK}]. In line 13, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\constr.rpt: Clock uncertainty setting found
2: Info: set_clock_uncertainty 0.055 -setup -from [get_clocks {PHASE_ALIGN_CLOCK}] -to [get_clocks {PHASE_ALIGN_CLOCK}]. In line 14, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\constr.rpt: Clock uncertainty setting found

--- IMP-10-0-0-03.rpt ---
FAIL:IMP-10-0-0-03:Confirm the units in library match the units in the SDC.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-10-0-0-04.rpt ---

--- IMP-10-0-0-05.rpt ---

--- IMP-10-0-0-06.rpt ---
FAIL:IMP-10-0-0-06:Confirm the SI setting is correct?
Fail Occurrence: 1
1: Fail: CCS libraries: SI setting isn't correct: indicator not found
Warn Occurrence: 2
1: Warn: SI configuration note 1: Waiver item (unused)[WAIVER]
2: Warn: SI configuration note 2: Waiver item (unused)[WAIVER]
Info Occurrence: 4
1: Info: Signoff Settings: SI On. In line 63, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\sta_post_syn.log: SI setting is correct
2: Info: delaycal_enable_si to 1. In line 66, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\sta_post_syn.log: SI setting is correct
3: Info: timing_library_read_ccs_noise_data to 1. In line 69, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\sta_post_syn.log: SI setting is correct
4: Info: report_noise. In line 76, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\sta_post_syn.log: SI setting is correct

--- IMP-10-0-0-07.rpt ---
PASS:IMP-10-0-0-07:Confirm the OCV setting is correct?
Warn Occurrence: 2
1: Warn: Some waived item: Waiver item (unused)[WAIVER]
2: Warn: Another waived item: Waiver item (unused)[WAIVER]
Info Occurrence: 6
1: Info: Analysis Mode: MMMC OCV. In line 61, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\sta_post_syn.log: OCV setting found
2: Info: timing_enable_spatial_derate_mode to 1. In line 71, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\sta_post_syn.log: OCV setting found
3: Info: timing_spatial_derate_distance_mode to chip_size. In line 72, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\sta_post_syn.log: OCV setting found
4: Info: SOCV RC Variation Factors. In line 82, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\sta_post_syn.log: OCV setting found
5: Info: Wire Derate SOCV Factors. In line 89, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\sta_post_syn.log: OCV setting found
6: Info: SOCV Files. In line 103, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\sta_post_syn.log: OCV setting found

--- IMP-10-0-0-08.rpt ---
PASS:IMP-10-0-0-08:Confirm set the correct clock transition and data transition?
Info Occurrence: 2
1: Info: IO_ASYNC_CLOCK. In line 12, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\constr.rpt: Missing data_path[WAIVER]
2: Info: PHASE_ALIGN_CLOCK. In line 9, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\constr.rpt: Transition settings found (clock_path=0.0833333, data_path=0.166667)

--- IMP-10-0-0-09.rpt ---
PASS:IMP-10-0-0-09:Confirm no SPEF annotation issue in STA.
Info Occurrence: 3
1: Info: I have confirmed that the SPEF annotation issue is acceptable for this implementation phase.: Not-annotated real net detected[WAIVED_INFO]
2: Info: func_rcss_0p675v_m40c_pcss_cmax_pcss3_setup: All nets are annotated
3: Info: [[u_pcs_top/u_phy_pcs_reg_ctrl/u_pcs_cdb_reg/UNCONNECTED_HIER_Z314]] (view: func_rcss_0p675v_125c_pcss_cmax_pcff3_setup): Not-annotated real net detected[WAIVED_AS_INFO]

--- IMP-10-0-0-10.rpt ---
FAIL:IMP-10-0-0-10:Confirm check full path group timing reports (in2out/in2reg/reg2out/reg2reg/default/cgdefault).
Fail Occurrence: 4
1: Fail: in2out: Path group timing reports NOT found in log (not waived)
2: Fail: in2reg: Path group timing reports NOT found in log (not waived)
3: Fail: reg2out: Path group timing reports NOT found in log (not waived)
4: Fail: reg2reg: Path group timing reports NOT found in log (not waived)
Info Occurrence: 2
1: Info: cgdefault: Path group timing reports NOT found in log: Design has no clock gating cells - cgdefault not applicable[WAIVER]
2: Info: default: Path group timing reports NOT found in log: Default path group not used in this design[WAIVER]

--- IMP-10-0-0-11.rpt ---
FAIL:IMP-10-0-0-11:Confirm the timing of all path groups is clean.
Fail Occurrence: 7
1: Fail: View 'func_rcff_0p825v_125c_pcff_cmin_pcff3_hold' path_group 'default' hold: WNS=-0.0002ns (3 violations). In line 10, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Timing violation detected
2: Fail: View 'func_rcff_0p825v_125c_pcff_cmin_pcss3_hold' path_group 'default' hold: WNS=-0.0013ns (14 violations). In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Timing violation detected
3: Fail: View 'func_rcss_0p675v_125c_pcss_cmax_pcss3_setup' path_group 'default' setup: WNS=-0.2464ns (40 violations). In line 5, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Timing violation detected
4: Fail: View 'func_rcss_0p675v_125c_pcss_cmax_prcf3_setup' path_group 'default' setup: WNS=-0.2300ns (40 violations). In line 6, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Timing violation detected
5: Fail: View 'func_rcss_0p675v_125c_pcss_cmax_prcs3_setup' path_group 'default' setup: WNS=-0.2454ns (40 violations). In line 7, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Timing violation detected
6: Fail: View 'func_rcss_0p675v_m40c_pcss_cmax_pcff3_setup' path_group 'default' setup: WNS=-0.2618ns (40 violations). In line 8, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Timing violation detected
7: Fail: View 'func_rcss_0p675v_m40c_pcss_cmax_pcss3_setup' path_group 'default' setup: WNS=-0.2760ns (42 violations). In line 9, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Timing violation detected
Info Occurrence: 11
1: Info: View 'func_rcss_0p675v_125c_pcss_cmax_pcff3_setup' path_group 'default' setup: WNS=-0.2318ns (40 violations). In line 4, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Timing violation waived per design approval: Approved waiver - false path not properly constrained, will be fixed in SDC update[WAIVER]
2: Info: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold: cgdefault (hold). In line 10, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Path group meets timing requirements
3: Info: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold: reg2reg (hold). In line 10, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Path group meets timing requirements
4: Info: func_rcff_0p825v_125c_pcff_cmin_pcss3_hold: cgdefault (hold). In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Path group meets timing requirements
5: Info: func_rcff_0p825v_125c_pcff_cmin_pcss3_hold: reg2reg (hold). In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Path group meets timing requirements
6: Info: func_rcss_0p675v_125c_pcss_cmax_pcff3_setup: reg2reg (setup). In line 4, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Path group meets timing requirements
7: Info: func_rcss_0p675v_125c_pcss_cmax_pcss3_setup: reg2reg (setup). In line 5, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Path group meets timing requirements
8: Info: func_rcss_0p675v_125c_pcss_cmax_prcf3_setup: reg2reg (setup). In line 6, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Path group meets timing requirements
9: Info: func_rcss_0p675v_125c_pcss_cmax_prcs3_setup: reg2reg (setup). In line 7, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Path group meets timing requirements
10: Info: func_rcss_0p675v_m40c_pcss_cmax_pcff3_setup: reg2reg (setup). In line 8, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Path group meets timing requirements
11: Info: func_rcss_0p675v_m40c_pcss_cmax_pcss3_setup: reg2reg (setup). In line 9, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\check_signoff.results: Path group meets timing requirements

--- IMP-10-0-0-12.rpt ---
FAIL:IMP-10-0-0-12:Confirm the max_transition check result is clean.
Fail Occurrence: 18
1: Fail: FE_ECO_0828_fix_transC52_cmn_ref_clk_int/clk (view: at_speed_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.1323ns). In line 24, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_1.rpt: Max_transition violation detected
2: Fail: atb_0 (view: at_speed_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.4277ns). In line 14, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_1.rpt: Max_transition violation detected
3: Fail: atb_0 (view: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.4277ns). In line 21, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_2.rpt: Max_transition violation detected
4: Fail: atb_1 (view: at_speed_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.4285ns). In line 12, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_1.rpt: Max_transition violation detected
5: Fail: atb_1 (view: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.4285ns). In line 19, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_2.rpt: Max_transition violation detected
6: Fail: cmn_ref_clk_int (view: at_speed_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.0306ns). In line 30, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_1.rpt: Max_transition violation detected
7: Fail: cmnda_rext (view: at_speed_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.3666ns). In line 19, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_1.rpt: Max_transition violation detected
8: Fail: cmnda_rext (view: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.4666ns). In line 17, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_2.rpt: Max_transition violation detected
9: Fail: u_pma_top/u_pma_ana_wrapper/u_pma_ana/cmnda_ref_clk_int (view: at_speed_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.3306ns). In line 21, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_1.rpt: Max_transition violation detected
10: Fail: u_pma_top/u_pma_ana_wrapper/u_pma_ana/cmnda_ref_clk_int (view: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.0490ns). In line 23, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_2.rpt: Max_transition violation detected
11: Fail: u_pma_top/u_pma_ana_wrapper/u_pma_ana/cmnda_rext (view: at_speed_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.4166ns). In line 16, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_1.rpt: Max_transition violation detected
12: Fail: u_pma_top/u_pma_ana_wrapper/u_pma_ana/cmnda_rext (view: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.4666ns). In line 14, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_2.rpt: Max_transition violation detected
13: Fail: u_pma_top/u_pma_ana_wrapper/u_pma_ana/data_se_pd_ctrl (view: at_speed_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.0023ns). In line 35, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_1.rpt: Max_transition violation detected
14: Fail: u_pma_top/u_pma_ana_wrapper/u_pma_ana/data_se_pd_ctrl (view: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.0023ns). In line 32, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_2.rpt: Max_transition violation detected
15: Fail: u_pma_top/u_pma_ana_wrapper/u_pma_ana/pma_ana_data_m (view: at_speed_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.5108ns). In line 6, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_1.rpt: Max_transition violation detected
16: Fail: u_pma_top/u_pma_ana_wrapper/u_pma_ana/pma_ana_data_m (view: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.5108ns). In line 8, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_2.rpt: Max_transition violation detected
17: Fail: u_pma_top/u_pma_ana_wrapper/u_pma_ana/pma_ana_data_p (view: at_speed_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.5108ns). In line 9, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_1.rpt: Max_transition violation detected
18: Fail: u_pma_top/u_pma_ana_wrapper/u_pma_ana/pma_ana_data_p (view: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold, slack: -0.5108ns). In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxtran_2.rpt: Max_transition violation detected

--- IMP-10-0-0-13.rpt ---
FAIL:IMP-10-0-0-13:Confirm the max_capacitance check result is clean.
Fail Occurrence: 10
1: Fail: Pin 'atb_0': Required=0.0830, Actual=0.1375, Slack=-0.0545 (View: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold). In line 10, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxcap_2.rpt: Max_capacitance violation found
2: Fail: Pin 'atb_0': Required=0.0830, Actual=0.1417, Slack=-0.0587 (View: func_rcff_0p825v_125c_pcff_cmin_pcss3_hold). In line 8, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxcap_1.rpt: Max_capacitance violation found
3: Fail: Pin 'atb_1': Required=0.0830, Actual=0.1376, Slack=-0.0547 (View: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold). In line 8, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxcap_2.rpt: Max_capacitance violation found
4: Fail: Pin 'atb_1': Required=0.0830, Actual=0.1417, Slack=-0.0587 (View: func_rcff_0p825v_125c_pcff_cmin_pcss3_hold). In line 10, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxcap_1.rpt: Max_capacitance violation found
5: Fail: Pin 'cmnda_rext': Required=0.0830, Actual=0.1273, Slack=-0.0444 (View: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold). In line 12, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxcap_2.rpt: Max_capacitance violation found
6: Fail: Pin 'cmnda_rext': Required=0.0830, Actual=0.1275, Slack=-0.0445 (View: func_rcff_0p825v_125c_pcff_cmin_pcss3_hold). In line 12, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxcap_1.rpt: Max_capacitance violation found
7: Fail: Pin 'u_pma_top/u_pma_ana_wrapper/u_pma_ana/cmnda_atb_core_0': Required=0.1000, Actual=0.1375, Slack=-0.0375 (View: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold). In line 17, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxcap_2.rpt: Max_capacitance violation found
8: Fail: Pin 'u_pma_top/u_pma_ana_wrapper/u_pma_ana/cmnda_atb_core_0': Required=0.1000, Actual=0.1417, Slack=-0.0417 (View: func_rcff_0p825v_125c_pcff_cmin_pcss3_hold). In line 14, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxcap_1.rpt: Max_capacitance violation found
9: Fail: Pin 'u_pma_top/u_pma_ana_wrapper/u_pma_ana/cmnda_atb_core_1': Required=0.1000, Actual=0.1376, Slack=-0.0376 (View: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold). In line 14, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxcap_2.rpt: Max_capacitance violation found
10: Fail: Pin 'u_pma_top/u_pma_ana_wrapper/u_pma_ana/cmnda_atb_core_1': Required=0.1000, Actual=0.1417, Slack=-0.0417 (View: func_rcff_0p825v_125c_pcff_cmin_pcss3_hold). In line 17, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\maxcap_1.rpt: Max_capacitance violation found

--- IMP-10-0-0-14.rpt ---
PASS:IMP-10-0-0-14:Confirm the noise/glitch check result is clean.
Info Occurrence: 2
1: Info: View: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold - CLEAN (DC violations: 0, Peak violations: 0, Total problem nets: 0). In line 30, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\noise_1.rpt: All noise/glitch analysis views are clean (0 violations)
2: Info: View: func_rcss_0p675v_125c_pcss_cmax_prcs3_hold - CLEAN (DC violations: 0, Peak violations: 0, Total problem nets: 0). In line 33, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\noise_2.rpt: All noise/glitch analysis views are clean (0 violations)

--- IMP-10-0-0-15.rpt ---
PASS:IMP-10-0-0-15:Confirm the double_clock check result is clean.
Info Occurrence: 2
1: Info: at_speed_rcff_0p825v_125c_pcff_cmin_pcff3_hold. In line 5, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\double_clock_1.rpt: All timing views are clean - no double clocking violations detected
2: Info: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold. In line 5, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\double_clock_2.rpt: All timing views are clean - no double clocking violations detected

--- IMP-10-0-0-16.rpt ---
FAIL:IMP-10-0-0-16:Confirm clock signal full swing result is clean if foundry timing signoff criteria has full swing requirement.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-10-0-0-17.rpt ---
FAIL:IMP-10-0-0-17:Confirm the min-pulse check result is clean.
Fail Occurrence: 1
1: Fail: [RAM_256x16/CLK] Pulse width violation: -0.849ns (clock: ram_clk, view: func_slow_RCMAX): Min pulse width violations detected

--- IMP-10-0-0-18.rpt ---
FAIL:IMP-10-0-0-18:Confirm the min_period check result is clean if library has min_period check.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-10-0-0-19.rpt ---
FAIL:IMP-10-0-0-19:Confirm meet IP special DELAY/SKEW requirement if it have.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-10-0-0-20.rpt ---
PASS:IMP-10-0-0-20:Confirm no ERROR message in the STA log files or the ERROR messages can be waived.
Info Occurrence: 2
1: Info: tempus_1.log: All STA log files completed without errors
2: Info: tempus_2.log: All STA log files completed without errors

--- IMP-10-0-0-21.rpt ---
PASS:IMP-10-0-0-21:Confirm all Warning message in the STA log files can be waived.
Info Occurrence: 3
1: Info: Debug mode - all STA warnings are informational only: Debug mode - all STA warnings are informational only[WAIVED_INFO]
2: Info: TECHLIB-1320 (Count: 2): The user-defined attribute 'related_spice_node' is not present in any of the 'ccsn_first_stage' grou: STA warnings detected that require waiver review[WAIVED_AS_INFO]
3: Info: TECHLIB-302 (Count: 4064): No function defined for cell '%s'. The c...: STA warnings detected that require waiver review[WAIVED_AS_INFO]

--- IMP-10-0-0-22.rpt ---
FAIL:IMP-10-0-0-22:Confirm timing/skew/drv/mpw/noise/ect results and log files are checked based on all signoff modes and all signoff corners.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-10-0-0-23.rpt ---
FAIL:IMP-10-0-0-23:Confirm the DCD check is clean if the design request DCD check on some special circuits.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-10-0-0-24.rpt ---
FAIL:IMP-10-0-0-24:Any special timing requirement from the specifications that cannot be covered by SDC constraints are reported and reviewed? For example: DDR DQ/DQS skew check
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-10-0-0-25.rpt ---
FAIL:IMP-10-0-0-25:Confirm check_timing report has no issue.
Fail Occurrence: 6
1: Fail: clock_expected (1 occurrences) | View: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold. In line 17, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_timing_func.rpt: Check_timing violations detected across timing views
2: Fail: clock_expected (1 occurrences) | View: scan_shift_rcff_0p825v_125c_pcff_cmin_pcff3_hold. In line 19, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_timing_scan.rpt: Check_timing violations detected across timing views
3: Fail: ideal_clock_waveform (1 occurrences) | View: scan_shift_rcff_0p825v_125c_pcff_cmin_pcff3_hold. In line 45, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_timing_scan.rpt: Check_timing violations detected across timing views
4: Fail: ideal_clock_waveform (3 occurrences) | View: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold. In line 38, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_timing_func.rpt: Check_timing violations detected across timing views
5: Fail: no_drive (2 occurrences) | View: func_rcff_0p825v_125c_pcff_cmin_pcff3_hold. In line 29, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_timing_func.rpt: Check_timing violations detected across timing views
6: Fail: no_drive (2 occurrences) | View: scan_shift_rcff_0p825v_125c_pcff_cmin_pcff3_hold. In line 30, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_timing_scan.rpt: Check_timing violations detected across timing views

--- IMP-10-0-0-26.rpt ---
FAIL:IMP-10-0-0-26:Confirm check_design report has no issue.
Fail Occurrence: 2
1: Fail: Floating Ports (3 occurrences). In line 20, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: check_design violations detected in one or more categories
2: Fail: Nets with parallel drivers (5 occurrences). In line 67, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: check_design violations detected in one or more categories
Info Occurrence: 14
1: Info: Annotation to Physical Netlist (100%). In line 9, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
2: Info: Annotation to Verilog Netlist (100%). In line 8, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
3: Info: Cells with missing Timing data (0 occurrences). In line 3, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
4: Info: Dont use cells in design (0 occurrences). In line 79, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
5: Info: Floating Instance terminals (0 occurrences). In line 51, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
6: Info: Nets with multiple drivers (0 occurrences). In line 68, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
7: Info: Nets with no driver (No FanIn) (0 occurrences). In line 69, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
8: Info: Nets with tri-state driver (0 occurrences). In line 58, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
9: Info: Output pins connected to Power Ground net (0 occurrences). In line 37, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
10: Info: Output term shorted to Power Ground net (0 occurrences). In line 54, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
11: Info: Ports Connect to multiple Pads (0 occurrences). In line 21, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
12: Info: Tie Hi/Lo instances connected to output (0 occurrences). In line 73, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
13: Info: Tie Hi/Lo output terms floating (0 occurrences). In line 53, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
14: Info: Verilog nets with multiple drivers (0 occurrences). In line 74, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations

--- IMP-10-0-0-27.rpt ---
FAIL:IMP-10-0-0-27:Confirm final timing review was held and all open items closed (capture the review and waiver in JIRA ticket).
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 10.1_STA_DCD_CHECK =====

--- MIG-IMP-10-1-0-00.rpt ---
FAIL:MIG-IMP-10-1-0-00:Confirm the the cel list specified in library_setup/set_instance_voltage.tcl in STA environment matches to the real physical implemention for projects with regulator. Please do local update for VDDR domain cell list in the file when needed.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-10-1-0-01.rpt ---
FAIL:MIG-IMP-10-1-0-01:Confirm there are no unintentional cells in VDDR domain and all cells in VDDR domain are updated to latest STA environment.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-10-1-0-02.rpt ---
FAIL:MIG-IMP-10-1-0-02:Confirm have provided DCD analysis team the DCD path to set DCD analysis environment in stable stage and provide final DCD paths 2 weeks before final delivery.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-10-1-0-03.rpt ---
FAIL:MIG-IMP-10-1-0-03:Confirm the library version is correct. STA signoff environment may not use the correct library paths. Please do local update when needed.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-10-1-0-04.rpt ---
FAIL:MIG-IMP-10-1-0-04:Confirm have provided verification team post-simulation related files to set post-sim environment. (TT corner,Timing violations within uncertainty, skew no impact post-sim) in stable stage and close to final version (SS/TT/FF corners,Timing violations within uncertainty, skew violations less than 10ps) post-simulation related files 2 weeks for slices (4 weeks for phy_top) before final delivery.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-10-1-1-00.rpt ---
FAIL:MIG-IMP-10-1-1-00:[DCD check] Confirm the spice used for DCD run is lpe based spice netlist with RC information. Otherwise the DCD results are not accurate. (Check the Notes)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-10-1-1-01.rpt ---
FAIL:MIG-IMP-10-1-1-01:[DCD check] Confirm with Balbeer the DCD flow and results are valid.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-10-1-1-02.rpt ---
FAIL:MIG-IMP-10-1-1-02:[DCD check] Confirm with Kato-san if DCD results is not meet the target.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-10-1-2-00.rpt ---
FAIL:MIG-IMP-10-1-2-00:[ETMQA check] Confirm this program will support ETM based timing signoff on customer side. (Fill N/A if it doesn't support ETM based timing signoff on customer side, check with design team or PM about the details)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-10-1-2-01.rpt ---
FAIL:MIG-IMP-10-1-2-01:[ETMQA check] Confirm there is no issue for ETMQA flow. You can refer to /projects/workbench/versions/workbench_v0.8/workbench/kits/wrapper/etmQA_review_guide about how to check the results. Please contact ipg_mig_arch_pd if you run into any issue for the flow. Fill N/A if customer will not run ETM based STA)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-10-1-2-02.rpt ---
FAIL:MIG-IMP-10-1-2-02:[ETMQA check] Please provide the ETMQA run dir in comment. Fill N/A if customer will not run ETM based STA)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 10.2_STA_DCD_CHECK =====

--- HBM-IMP-10-2-0-00.rpt ---
FAIL:HBM-IMP-10-2-0-00:Conditions used to verify max clock frequency (e.g. wireload model, etc.). SPEF + 5% of clock period as setup uncertainty
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- HBM-IMP-10-2-0-01.rpt ---
FAIL:HBM-IMP-10-2-0-01:Setup uncertainty, OCV Parameters. Static IR 15mV based deltaV + 10C deltaT
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- HBM-IMP-10-2-0-02.rpt ---
FAIL:HBM-IMP-10-2-0-02:Hold uncertainty, OCV parameters Static IR 15mV based deltaV + 10C deltaT
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- HBM-IMP-10-2-0-03.rpt ---
FAIL:HBM-IMP-10-2-0-03:Were appropriate lifetime deratings defined for use in STA/HSTA analysis? (frequency or uncertainty deratings) describe in Comments section
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 10.3_STA_DCD_CHECK =====

--- SRG-IMP-10-3-0-00.rpt ---
FAIL:SRG-IMP-10-3-0-00:There should not be any clock cells in the data path
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- SRG-IMP-10-3-0-01.rpt ---
FAIL:SRG-IMP-10-3-0-01:All the clock definitions should be defined on the clock sources only
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 11.0_POWER_EMIR_CHECK =====

--- IMP-11-0-0-00.rpt ---
FAIL:IMP-11-0-0-00:Confirm input database(netlist/def/lef/spef/lib/pgv/etc) are loaded correctly.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-01.rpt ---
FAIL:IMP-11-0-0-01:Confirm the design has no power open/short and all instances are physically connected.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-02.rpt ---
FAIL:IMP-11-0-0-02:Confirm EMIR signoff criteria follows addendum or SOW, otherwise follow internal spec (design rule with IP specific margin)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-03.rpt ---
FAIL:IMP-11-0-0-03:Confirm activity file was used? If not, provide default switching activity values in comments field.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-04.rpt ---
FAIL:IMP-11-0-0-04:Confirm proper rc/PVT corners were used for IR drop and EM analysis. List rc/PVT corners used in comments field.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-05.rpt ---
FAIL:IMP-11-0-0-05:Confirm generate all the power library with detail view correctly.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-06.rpt ---
FAIL:IMP-11-0-0-06:Confirm use the proper spice model and spice netlist to generate the PGV views.(check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-07.rpt ---
FAIL:IMP-11-0-0-07:Confirm all the PGV views are present in the EMIR scripts.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-08.rpt ---
FAIL:IMP-11-0-0-08:Confirm full PG connection information are included in def to run PA.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-09.rpt ---
FAIL:IMP-11-0-0-09:Confirm Power pad locations correctly defined. Note: voltage sources need to be defined on the input side (VDDG) of power switches to all tool to calculate IR drop through power switch.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-10.rpt ---
FAIL:IMP-11-0-0-10:Confirm static power analysis results matches the requirement.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-11.rpt ---
FAIL:IMP-11-0-0-11:Confirm the power number can meet the power target in addendum if addendum has the power spec.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-12.rpt ---
FAIL:IMP-11-0-0-12:Confirm the power number between EW and NS is similiar if this program has both NS and EW orientations.(< 10% at least. fill N/A in case only one orientation)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-13.rpt ---
FAIL:IMP-11-0-0-13:Confirm dynamic power results matches the requirement.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-14.rpt ---
FAIL:IMP-11-0-0-14:List default continous operation years in design rule. (eg: 10 years)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-15.rpt ---
FAIL:IMP-11-0-0-15:List default EM temperature in design rule. (eg. 105C/110C)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-16.rpt ---
FAIL:IMP-11-0-0-16:List continous operation years in your check.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-17.rpt ---
FAIL:IMP-11-0-0-17:List EM temperature in your check.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-18.rpt ---
FAIL:IMP-11-0-0-18:Confirm signalEM analysis results matches the requirement.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-19.rpt ---
FAIL:IMP-11-0-0-19:Confirm you are aware of and follow the customers' requirement about wake-up/rush-current if they have.(For non-PSO, please fill N/A)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-20.rpt ---
FAIL:IMP-11-0-0-20:Confirm wake-up time meet customer's requirement. (For non-PSO, please fill N/A)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-21.rpt ---
FAIL:IMP-11-0-0-21:Confirm rush-current meet the requirement. (For non-PSO, please fill N/A)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-22.rpt ---
FAIL:IMP-11-0-0-22:Confirm no ERROR message in power analysis log files.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-23.rpt ---
FAIL:IMP-11-0-0-23:Confirm all Warning message in power analysis log files can be waived.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-24.rpt ---
FAIL:IMP-11-0-0-24:Confirm the VT ratio calculation excludes physical cells(Filler/DCAP/Tap etc).
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-25.rpt ---
FAIL:IMP-11-0-0-25:Confirm use TSO to run power opt including leakage opt
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-26.rpt ---
FAIL:IMP-11-0-0-26:List the VT ratio (without physical cells): EG: TSMCN7/N6:SVT(50%)/LVT(40%)/ULVT(10%) TSMCN5/N4/N3/N2:SVT(50%)/LVTLL(20%)/LVT(20%)/ULVTLL(5%)/ULVT(5%)/ELVT(0%) SEC:RVT(50%)/LVT(40%)/SLVT(10%) INTl_I3/18A:ad(HVT 30%)/ac(SVT 20%)/ab(LVT 30%)/aa(ULVT 20%)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-11-0-0-27.rpt ---
FAIL:IMP-11-0-0-27:Confirm adequate decaps were added to meet design requirements?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 11.1_POWER_EMIR_CHECK =====

--- MIG-IMP-11-1-0-00.rpt ---
FAIL:MIG-IMP-11-1-0-00:Confirm enable the full delay line to check the PG weak points related to delay line in EMIR analysis.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-11-1-0-01.rpt ---
FAIL:MIG-IMP-11-1-0-01:Confrim the MIMCAP PGV view is provided by AMS team for die model correctness. (for non-MIMCAP case, please fill N/A)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-11-1-0-02.rpt ---
FAIL:MIG-IMP-11-1-0-02:Confirm run VDDR domain EMIR for projects with Regulator and double confirm the VDDR domain total capacitance with AMS team. (For non Regulator case,please fill N/A)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-11-1-1-00.rpt ---
FAIL:MIG-IMP-11-1-1-00:[VCD based Power Evaluation] Confirm all Warning message in power evaluation log files can be waived.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-11-1-1-01.rpt ---
FAIL:MIG-IMP-11-1-1-01:[VCD-based Power Evaluation] Confirm no ERROR message in power evaluation log files.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- MIG-IMP-11-1-1-02.rpt ---
FAIL:MIG-IMP-11-1-1-02:[VCD-based Power Evaluation] Confirm final power evaluation checklist (DDR_PHY_IP_Performance_Analysis_Template_V1p2) and reports have been reviewed by Reviewer.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 11.2_POWER_EMIR_CHECK =====

--- HBM-IMP-11-2-0-00.rpt ---
FAIL:HBM-IMP-11-2-0-00:Was the final typical and worst case power computed using a simulation based VCD dump and provided to the design teams?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 11.3_POWER_EMIR_CHECK =====

--- SRG-IMP-11-3-0-00.rpt ---
FAIL:SRG-IMP-11-3-0-00:Is SDC/TWF coverage more than 95% ?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- SRG-IMP-11-3-0-01.rpt ---
FAIL:SRG-IMP-11-3-0-01:Is SPEF coverage 100% ?If not, mention reason in comments
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- SRG-IMP-11-3-0-02.rpt ---
FAIL:SRG-IMP-11-3-0-02:Is QRC tech file with proper corner and metal stack mentioned in comments?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- SRG-IMP-11-3-0-03.rpt ---
FAIL:SRG-IMP-11-3-0-03:Is the missing via check is clean
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- SRG-IMP-11-3-0-04.rpt ---
FAIL:SRG-IMP-11-3-0-04:Is simulation time mentioned in the comments?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- SRG-IMP-11-3-0-05.rpt ---
FAIL:SRG-IMP-11-3-0-05:Is resolution during dynamic simulation mentioned in comments ?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- SRG-IMP-11-3-0-06.rpt ---
FAIL:SRG-IMP-11-3-0-06:Is VCD tag mentioned in the comments?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 12.0_PHYSICAL_VERIFICATION_CHECK =====

--- IMP-12-0-0-00.rpt ---
FAIL:IMP-12-0-0-00:Confirm the GDS includes dummy METAL/OD/PO/COD.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-01.rpt ---
FAIL:IMP-12-0-0-01:Confirm mock tapeout GDS includes dummy METAL/OD/PO/COD.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-02.rpt ---
FAIL:IMP-12-0-0-02:Confirm the GDS was generated properly and physical verification has been run on final block GDS.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-03.rpt ---
FAIL:IMP-12-0-0-03:Confirm the DRC rule deck setting is correct. Make sure the switch settings match with Foundry CTA (/local/method/CTAF/<process>/production in chamber). Please add justification in Comment if you changed some switching setting in CTA.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-04.rpt ---
FAIL:IMP-12-0-0-04:Confirm the 
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-05.rpt ---
FAIL:IMP-12-0-0-05:Confirm open the IP_TIGHTEN_DENSITY switch in DRC rule deck.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-06.rpt ---
FAIL:IMP-12-0-0-06:Confirm the MIM related check setting is correct. (Fill N/A if no MIMCAP inserted or no MIM related layers)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-07.rpt ---
FAIL:IMP-12-0-0-07:Confirm the ANT rule deck setting is correct.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-08.rpt ---
FAIL:IMP-12-0-0-08:Confirm the MIM_ANT rule deck setting is correct. (For MIG,please check with AMS team about the MIM cell type (MIM or SHDMIM) because the MIM_ANT rule will be different).
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-09.rpt ---
FAIL:IMP-12-0-0-09:Confirm the LVS rule deck setting is correct.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-10.rpt ---
FAIL:IMP-12-0-0-10:Confirm turn-off the VIRTUAL_CONNECT in LVS setting.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-11.rpt ---
FAIL:IMP-12-0-0-11:Confirm the DRC check result is clean. (fill the confidence level of not touching floorplan again in comment if fill no, for example, 90%~100%)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-12.rpt ---
FAIL:IMP-12-0-0-12:Confirm the MIM related check is clean. (Need to check and Fill N/A if no MIMCAP inserted or no MIM related layers in PHY or SOC level) - If PHY needs to insert MIMCAP. 1. Need to pay attention to the MIMCAP KOZ rule during MIMCAP insertion after check with customer about the SOC die size, substrate layer number and PHY placement/location in SOC level. 2. Pay attention to the option setting related to MIM DRC check like KOZ_High_subst_layer, SHDMIM_KOZ_AP_SPACE_5um(on/off will impact the checking rule) etc in TSMC rule deck(need to align these settings with customer). -If PHY doesn't insert MIMCAP but SOC level inserts MIMCAP. 1. Need to open SHDMIM switching in DRC rule deck. 2. Need to check with customer whether PHY need to meet SHDMIM_KOZ_AP_SPACE_5um rule (if SOC level this DRC switching setting is ON) in PHY area which falls into SOC KOZ area for TSMC process. 3. May need to insert MIM dummy in PHY level to meet SOC level MIM dummy density rule (you can sync with customer whether PHY MIM dummy is needed and the KOZ information on PHY to make sure there is no dummy added in KOZ area on PHY by adding MIM EXCL layer).
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-13.rpt ---
FAIL:IMP-12-0-0-13:Confirm the ANT check result is clean.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-14.rpt ---
FAIL:IMP-12-0-0-14:Confirm the MIM_ANT check result is clean. (Fill N/a if no MIMCAP inserted or no MIM related layers)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-15.rpt ---
FAIL:IMP-12-0-0-15:Confirm the LVS check result is match.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-16.rpt ---
FAIL:IMP-12-0-0-16:Confrim there is no issue for lvs.rep and extra pins in lvs.rep.cls even the results shows MATCH(check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-17.rpt ---
FAIL:IMP-12-0-0-17:Confirm no soft-connect issue.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-18.rpt ---
FAIL:IMP-12-0-0-18:Confirm the ERC check result is clean.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-19.rpt ---
FAIL:IMP-12-0-0-19:Confirm Analog power/gnd labels are correct.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-20.rpt ---
FAIL:IMP-12-0-0-20:Confirm no unknown black boxes are reported.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-21.rpt ---
FAIL:IMP-12-0-0-21:Confirm no ERROR message in PV log files.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-22.rpt ---
FAIL:IMP-12-0-0-22:Confirm all Warning message in PV log files can be waived.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-23.rpt ---
FAIL:IMP-12-0-0-23:Confirm set proper LVS bump text files (e.g: not include VDDG/VREF internal pin).
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-24.rpt ---
FAIL:IMP-12-0-0-24:Confirm add the chipBoundary layer to check boundary DRC for test chip.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-25.rpt ---
FAIL:IMP-12-0-0-25:Confirm the BUMP DRC rule deck setting is correct.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-26.rpt ---
FAIL:IMP-12-0-0-26:Confirm BUMP rule DRC result is clean.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-27.rpt ---
FAIL:IMP-12-0-0-27:Confirm Package to Chip comparison passes (bump excel vs bump location in gds/oas)?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-28.rpt ---
FAIL:IMP-12-0-0-28:Confirm ARC check result is clean. (For BRCM project only, for others fill N/A)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-29.rpt ---
FAIL:IMP-12-0-0-29:Confirm all Warning message in ARC log files can be waived. (For BRCM project only, for others fill N/A)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-30.rpt ---
FAIL:IMP-12-0-0-30:Confirm DFM check result is clean. (for SEC process, for others fill N/A)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-31.rpt ---
FAIL:IMP-12-0-0-31:Confirm FLT check result is clean. (for SEC process, for others fill N/A)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-32.rpt ---
FAIL:IMP-12-0-0-32:Confirm no ERROR message in DFM/FLT log files. (for SEC process, for others fill N/A)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-33.rpt ---
FAIL:IMP-12-0-0-33:Confirm all Warning message in DFM/FLT log files can be waived. (for SEC process, for others fill N/A)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-12-0-0-34.rpt ---
FAIL:IMP-12-0-0-34:Confirm all Warning message in RTO DRC log files can be waived. (for SEC process, for others fill N/A)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 13.0_POST_PD_EQUIVALENCE_CHECK =====

--- IMP-13-0-0-00.rpt ---
PASS:IMP-13-0-0-00:Confirm conformal constraints have been peer reviewed and approved?
Warn Occurrence: 3
1: Warn: Command: add_pin_constraints 0 {cmnda_scanmode} -golden. In line 32, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Need to be peer reviewed
2: Warn: Command: add_pin_constraints 0 {cmnda_scanen} -golden. In line 34, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Need to be peer reviewed
3: Warn: Command: add_pin_constraints 0 {cmnda_scanen_cg} -golden. In line 36, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Need to be peer reviewed

--- IMP-13-0-0-01.rpt ---
PASS:IMP-13-0-0-01:Confirm conformal log file has been peer reviewed and all warnings have a waiver/explanation?
Warn Occurrence: 6
1: Warn: Warning: 'test_so1' is not a primary output in module 'phy_cmn_phase_align_digtop' in Golden. In line 39, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
2: Warn: Warning: No ignored pin is added in Golden. In line 40, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
3: Warn: Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:210). In line 46, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
4: Warn: Warning: (RTL9.21) Liberty cell with interface_timing attribute set to true was not an empty cell (occurrence:2). In line 47, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
5: Warn: Warning: (LIB_LINT_068) PG_PIN direction is changed to "input", which is compatible with the defined PG_TYPE. (occurrence:1). In line 51, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected
6: Warn: Warning: (LIB_LINT_121) Data pin of cell has antenna_diode_related_power_pins attribute or antenna_diode_related_ground_pins attribute, but also has related_power_pin or related_ground_pin (occurrence:6). In line 52, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log: Review and confirm expected

--- IMP-13-0-0-02.rpt ---
FAIL:IMP-13-0-0-02:Confirm all listed black boxes are intended?
Fail Occurrence: 2
1: Fail: SYSTEM: (R) ANTENNA_DX_L_S6P25TR_C54L06. In line 1, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\post_lec\black_box.rpt: Black box found
2: Fail: SYSTEM: (G R) xcvr_ana. In line 2, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\post_lec\black_box.rpt: Black box found

--- IMP-13-0-0-03.rpt ---
PASS:IMP-13-0-0-03:Confirm all user defined black boxes have port definitions declared?   (.lib or verilog stub file)
Info Occurrence: 1
1: Info: No black boxes defined in requirements

--- IMP-13-0-0-04.rpt ---
PASS:IMP-13-0-0-04:Confirm no aborted compare points exist in log files or reports?
Info Occurrence: 1
1: Info: No aborted points found: LEC completed successfully

--- IMP-13-0-0-05.rpt ---
PASS:IMP-13-0-0-05:Confirm no non-equivalent points exist?
Info Occurrence: 1
1: Info: No non-equivalent points found: LEC passed - design is equivalent

--- IMP-13-0-0-06.rpt ---
PASS:IMP-13-0-0-06:Confirm all unmapped compare points have been peer reviewed and annotated with a waiver/explanation?
Info Occurrence: 1
1: Info: No unmapped points found: All points mapped successfully

--- IMP-13-0-0-07.rpt ---
FAIL:IMP-13-0-0-07:Confirm "set flatten model -library_pin_verification" in LEC flow.
Fail Occurrence: 1
1: Fail: Missing 'set flatten model -library_pin_verification': 'set flatten model -library_pin_verification' isn't found in C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log

===== Module: 14.0_CLP_CHECK =====

--- IMP-14-0-0-00.rpt ---
FAIL:IMP-14-0-0-00:Confirm set the correct golden netlist.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-14-0-0-01.rpt ---
FAIL:IMP-14-0-0-01:Confirm pass the formal check for final release netlist.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-14-0-0-02.rpt ---
FAIL:IMP-14-0-0-02:Confirm connect the PSO chain correctly. (Fill N/A if no PSO)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-14-0-0-03.rpt ---
FAIL:IMP-14-0-0-03:Confirm the CLP check result is clean.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-14-0-0-04.rpt ---
FAIL:IMP-14-0-0-04:Confirm no ERROR message in CLP log files.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-14-0-0-05.rpt ---
FAIL:IMP-14-0-0-05:Confirm all Warning message in CLP log files can be waived.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-14-0-0-06.rpt ---
FAIL:IMP-14-0-0-06:Confirm you have run CLP without issue if the design has VDD_AO domain or other low power features like power gating, retention etc.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 15.0_ESD_PERC_CHECK =====

--- IMP-15-0-0-00.rpt ---
FAIL:IMP-15-0-0-00:Confirm whether ESD PERC check is needed.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-15-0-0-01.rpt ---
FAIL:IMP-15-0-0-01:Confirm whether CNOD check is needed. For example, we need to check CNOD for TSMCN5 process.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-15-0-0-02.rpt ---
FAIL:IMP-15-0-0-02:Confirm the PERC voltage setting is correct.(check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-15-0-0-03.rpt ---
FAIL:IMP-15-0-0-03:Confirm there is no issue about ESD PERC check if PERC check is needed.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-15-0-0-04.rpt ---
FAIL:IMP-15-0-0-04:Confirm there is no issue about CNOD check if CNOD check is needed.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-15-0-0-05.rpt ---
FAIL:IMP-15-0-0-05:Confirm the RDL and PG structure of final database match to your PERC run pass version. If you made some changes on the RDL and PG structure for DRC/EMIR after you passed PERC run, either you can submit another free run within PERC run cycle or run XOR between PERC pass run gds and your final gds and provide justifications like signal RDL layers and PG layers to IO/ESD/PLL are same betwen the two versions.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 16.0_IPTAG_CHECK =====

--- IMP-16-0-0-00.rpt ---
FAIL:IMP-16-0-0-00:Confirm the IPTAG content and format are correct.(check the Note)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-16-0-0-01.rpt ---
FAIL:IMP-16-0-0-01:Confirm add TAG information to PHY.(TC/Controller don't need IPTAG)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-16-0-0-02.rpt ---
FAIL:IMP-16-0-0-02:Confirm PHY has the IPTAG for Hard PHY delivery and Slices have the IPTAG for FIRM PHY delivery. (Can skip slice level IPTAG for Hard PHY delivery)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-16-0-0-04.rpt ---
FAIL:IMP-16-0-0-04:Confirm update the IPTAG if FIRM PHY slices are reused as FIRM PHY delivery for another project.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-16-0-0-05.rpt ---
FAIL:IMP-16-0-0-05:Confirm remove the FIRM PHY slices IPTAG if FIRM PHY slices are reused in Hard PHY project.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-16-0-0-06.rpt ---
FAIL:IMP-16-0-0-06:Confirm you followed the below document about IPTAG creation. If you have further question, please check with Tobing. HSPHY/HPPHY/DFPHY/GDDR/HBM: https://cadence.sharepoint.com/:w:/r/sites/IPGroup/DesignIP/Quality/_layouts/15/Doc.aspx?sourcedoc=%7B26DAB946-483A-415F-AC0C-C195C0838506%7D&file=IP%20Number%20Format%20-%20DDR%20PHY.docx&wdLOR=cF5835961-1465-461D-BAFD-3F0590F6A7F9&action=default&mobileredirect=true SERDES: https://cadence.sharepoint.com/:w:/r/sites/IPGroup/DesignIP/Quality/IP_Numbers/IP%20Number%20Format%20-%20SerDes.docx?d=wf015c37bca9b4d3d951589cf616333fe&csf=1&web=1
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-16-0-0-07.rpt ---
FAIL:IMP-16-0-0-07:Confirm the Final GDS have the IPTAG information?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 17.0_FINAL_DATA =====

--- IMP-17-0-0-00.rpt ---
FAIL:IMP-17-0-0-00:Confirm data has been copied to final release area? Provide a directory location in the comments field.
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-17-0-0-01.rpt ---
FAIL:IMP-17-0-0-01:Is the latest updated to point to the final release area?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-17-0-0-02.rpt ---
FAIL:IMP-17-0-0-02:Does the area contain all relevant and required information? Netlist/gds/db/lef/libs/spef etc
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-17-0-0-03.rpt ---
FAIL:IMP-17-0-0-03:Have all irrelevant release areas been deleted?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- IMP-17-0-0-04.rpt ---
FAIL:IMP-17-0-0-04:Have checks been run on release data (checkIt etc)?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 17.1_FINAL_DATA =====

--- HPP-IMP-17-1-0-00.rpt ---
FAIL:HPP-IMP-17-1-0-00:If IP under DR3 review implements a register containing the revision/version of the IP, please confirm that this register contains the correct revision/version of the IP w.r.t this DR3 Review?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 17.2_FINAL_DATA =====

--- HBM-IMP-17-2-0-00.rpt ---
FAIL:HBM-IMP-17-2-0-00:Has the complete set of rule decks, LVS/DRC settings, and other setup requirements used to generate and signoff the final delivery been archived in case the runs must be replicated in the future?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- HBM-IMP-17-2-0-01.rpt ---
FAIL:HBM-IMP-17-2-0-01:Recommend performing a flush of the delivery flow with the customer to ensure all necessary files are delivered and the required database formats used. Has this been done?
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

===== Module: 17.3_FINAL_DATA =====

--- SRG-IMP-17-3-0-00.rpt ---
FAIL:SRG-IMP-17-3-0-00:Is the Delivery Package contains layer map file
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- SRG-IMP-17-3-0-01.rpt ---
FAIL:SRG-IMP-17-3-0-01:Is the Delivery Package contains Device List
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- SRG-IMP-17-3-0-02.rpt ---
FAIL:SRG-IMP-17-3-0-02:Is the Delivery Package contains IP vendor check list form
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- SRG-IMP-17-3-0-03.rpt ---
FAIL:SRG-IMP-17-3-0-03:Is the Delivery Package contains Test Chip Description doc
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- SRG-IMP-17-3-0-04.rpt ---
FAIL:SRG-IMP-17-3-0-04:Is the Delivery Package contains all the PV report files
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration

--- SRG-IMP-17-3-0-05.rpt ---
FAIL:SRG-IMP-17-3-0-05:Is the Delivery Package contains all the PV run sets (Only settings)
Fail Occurrence: 1
1: Fail: input_files is empty in YAML configuration
