
---------- Begin Simulation Statistics ----------
simSeconds                                   2.417204                       # Number of seconds simulated (Second)
simTicks                                 2417203821727                       # Number of ticks simulated (Tick)
finalTick                                2417203821727                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1150.27                       # Real time elapsed on the host (Second)
hostTickRate                               2101425022                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8663376                       # Number of bytes of host memory used (Byte)
simInsts                                    188278565                       # Number of instructions simulated (Count)
simOps                                      362329864                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   163682                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     314996                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        181294820                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.962907                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.038521                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       527329808                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  5520361                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      468261270                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1145133                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            170520274                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         337467386                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved             2191741                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           181165509                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.584715                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.647531                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  64338478     35.51%     35.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  22299673     12.31%     47.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  15658766      8.64%     56.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  13964918      7.71%     64.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  16528554      9.12%     73.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  14797381      8.17%     81.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  12903572      7.12%     88.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  10166578      5.61%     94.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  10507589      5.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             181165509                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 4704228     37.48%     37.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                     13      0.00%     37.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     37.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     37.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     37.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     37.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     37.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     37.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     37.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     37.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     37.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     15      0.00%     37.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     37.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  14297      0.11%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      1      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    195      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    34      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   30      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                22      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     37.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                4018340     32.01%     69.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               2954651     23.54%     93.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            829700      6.61%     99.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            30400      0.24%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      4587041      0.98%      0.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     339160224     72.43%     73.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       250944      0.05%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        887342      0.19%     73.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     10233255      2.19%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1750      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7822      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1336517      0.29%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           11      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        49413      0.01%     76.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       612533      0.13%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         4372      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        16425      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp        11256      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      4822784      1.03%     77.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv           12      0.00%     77.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       507945      0.11%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt           18      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     61782957     13.19%     90.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     31733720      6.78%     97.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     10332283      2.21%     99.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1922646      0.41%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      468261270                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.582872                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            12551926                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.026805                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1069547780                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               641092321                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       431097271                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  61837328                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 63073506                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         27554280                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   444965458                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     31260697                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   5909859                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           28134                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          129311                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       86234831                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      40102311                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     31669661                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     19987321                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2277      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       5903171      8.30%      8.30% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      6503218      9.15%     17.45% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1379      0.00%     17.45% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     54688755     76.91%     94.36% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      3895253      5.48%     99.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       116956      0.16%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       71111009                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1917      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      1565779      4.73%      4.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect      2166456      6.54%     11.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          744      0.00%     11.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     27590289     83.28%     94.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      1788749      5.40%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        15946      0.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      33129880                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          536      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        87666      4.61%      4.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        16419      0.86%      5.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          271      0.01%      5.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1781483     93.67%     99.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        13957      0.73%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1587      0.08%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1901919                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          360      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      4337391     11.42%     11.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      4336761     11.42%     22.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          635      0.00%     22.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     27098466     71.35%     94.19% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      2106504      5.55%     99.73% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.73% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       101010      0.27%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     37981127                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          360      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        84612      4.89%      4.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        14251      0.82%      5.74% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          241      0.01%      5.75% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1621086     93.71%     99.46% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         7883      0.46%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1466      0.08%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1729899                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     33086099     46.53%     46.53% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     32016550     45.02%     91.55% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      5903170      8.30%     99.85% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       105190      0.15%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     71111009                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       956011     50.89%     50.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       834632     44.43%     95.32% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect        87666      4.67%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          174      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1878483                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          54691032                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     21699982                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1901919                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          30386                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      1049818                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        852101                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             71111009                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               959758                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                54437828                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.765533                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           31760                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          118335                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             105190                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            13145                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2277      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      5903171      8.30%      8.30% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      6503218      9.15%     17.45% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1379      0.00%     17.45% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     54688755     76.91%     94.36% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      3895253      5.48%     99.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       116956      0.16%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     71111009                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          362      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      5757660     34.53%     34.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        31501      0.19%     34.72% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1379      0.01%     34.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     10748421     64.47%     99.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        16902      0.10%     99.30% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.30% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       116956      0.70%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      16673181                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        16419      1.71%      1.71% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      1.71% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       929382     96.84%     98.55% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        13957      1.45%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       959758                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        16419      1.71%      1.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       929382     96.84%     98.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        13957      1.45%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       959758                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2417203821727                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       118335                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       105190                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        13145                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1858                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       120193                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              8070376                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                8070371                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            3732979                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                4337391                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             4252779                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             84612                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       170488658                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls         3328620                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1872981                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    157372661                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.302369                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.081651                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        78379081     49.80%     49.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        17958466     11.41%     61.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         8032634      5.10%     66.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        12580343      7.99%     74.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         3875842      2.46%     76.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         3129978      1.99%     78.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         2639288      1.68%     80.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         2640117      1.68%     82.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        28136912     17.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    157372661                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                     2218278                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               4337396                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      3692950      1.02%      1.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    257082426     70.95%     71.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       222759      0.06%     72.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       797566      0.22%     72.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      4109198      1.13%     73.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     73.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1712      0.00%     73.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     73.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     73.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     73.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     73.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7088      0.00%     73.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1187006      0.33%     73.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     73.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        47036      0.01%     73.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       597554      0.16%     73.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         2286      0.00%     73.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        16416      0.00%     73.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp        10920      0.00%     73.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      3934308      1.09%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv           12      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       505153      0.14%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt           18      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     75.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     54751588     15.11%     90.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     28367631      7.83%     98.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      5429585      1.50%     99.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1566646      0.43%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    362329864                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      28136912                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            188278565                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              362329864                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      188278565                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        362329864                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.962907                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.038521                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           90115450                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           17905908                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         345860156                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         60181173                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        29934277                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      3692950      1.02%      1.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    257082426     70.95%     71.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       222759      0.06%     72.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       797566      0.22%     72.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      4109198      1.13%     73.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     73.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1712      0.00%     73.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     73.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     73.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     73.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         7088      0.00%     73.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     73.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1187006      0.33%     73.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     73.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        47036      0.01%     73.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       597554      0.16%     73.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         2286      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        16416      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp        10920      0.00%     73.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      3934308      1.09%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           12      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       505153      0.14%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt           18      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     54751588     15.11%     90.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     28367631      7.83%     98.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      5429585      1.50%     99.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      1566646      0.43%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    362329864                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     37981127                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     33541731                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      4439036                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     27098466                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     10882301                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      4337396                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      4337391                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 26335917                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              72820688                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  63575399                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              15871689                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                2561816                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             29204779                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 31999                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              570908928                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                178193                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           462351411                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         44687530                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        70804683                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       33262499                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.550274                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      190616196                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     117859597                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       17621123                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      21737080                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     469888899                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    325524780                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         104067182                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    203996407                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          963                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           38024910                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     160016525                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 5186344                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 2328                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         19100                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  46109160                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                108292                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          181165509                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.436562                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.475868                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 77202491     42.61%     42.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  7776852      4.29%     46.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  4940441      2.73%     49.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  9114607      5.03%     54.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  7982008      4.41%     59.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  5820749      3.21%     62.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 11813155      6.52%     68.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  6447326      3.56%     72.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 50067880     27.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            181165509                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             327567654                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.806823                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           71111009                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.392240                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     18534384                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   2561816                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   27389035                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2603585                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              532850169                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                11835                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 86234831                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                40102311                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts               1844757                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    651704                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1338224                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         795880                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1042940                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1084101                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              2127041                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                460010376                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               458651551                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 325544542                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 520207494                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.529866                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.625797                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          80058004                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             80058004                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         80058004                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            80058004                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         7842350                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            7842350                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        7842350                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           7842350                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 1817488401600                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  1817488401600                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 1817488401600                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 1817488401600                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      87900354                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         87900354                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     87900354                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        87900354                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.089219                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.089219                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.089219                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.089219                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 231753.033415                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 231753.033415                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 231753.033415                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 231753.033415                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs          25565                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           64                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs           8247                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            6                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.099915                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets       10.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks         1627541                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total              1627541                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data       2978228                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total          2978228                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data      2978228                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total         2978228                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data      4864122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total        4864122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data      4864122                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       4864122                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 1060870930843                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 1060870930843                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 1060870930843                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 1060870930843                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.055337                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.055337                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.055337                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.055337                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 218101.217618                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 218101.217618                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 218101.217618                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 218101.217618                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   4864741                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data      1108217                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total      1108217                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data          922                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total          922                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data    179182187                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total    179182187                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data      1109139                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total      1109139                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.000831                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.000831                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 194340.766811                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 194340.766811                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data          922                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total          922                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data 114218264472                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total 114218264472                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.000831                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.000831                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 123880980.989154                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 123880980.989154                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data      1109139                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total      1109139                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data      1109139                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total      1109139                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        51957888                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           51957888                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       7117290                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          7117290                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 1658850741028                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 1658850741028                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     59075178                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       59075178                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.120479                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.120479                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 233073.366552                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 233073.366552                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data      2965805                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total        2965805                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data      4151485                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total      4151485                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 913511601639                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 913511601639                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.070275                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.070275                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 220044.538674                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 220044.538674                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       28100116                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          28100116                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       725060                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          725060                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data 158637660572                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total 158637660572                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     28825176                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      28825176                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.025154                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.025154                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 218792.459344                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 218792.459344                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data        12423                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total         12423                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       712637                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       712637                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data 147359329204                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total 147359329204                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.024723                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.024723                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 206780.351292                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 206780.351292                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 2417203821727                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.999744                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                87123264                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               4864741                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 17.909127                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    63.999744                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              20                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              41                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::3               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses             185102069                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses            185102069                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2417203821727                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          44893433                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             44893433                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         44893433                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            44893433                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst         1215727                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total            1215727                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst        1215727                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total           1215727                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 254369920593                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  254369920593                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 254369920593                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 254369920593                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      46109160                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         46109160                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     46109160                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        46109160                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.026366                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.026366                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.026366                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.026366                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 209232.764093                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 209232.764093                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 209232.764093                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 209232.764093                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst         24570                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total            24570                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst        24570                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total           24570                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst      1191157                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total        1191157                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst      1191157                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total       1191157                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst 236517473582                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total 236517473582                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst 236517473582                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 236517473582                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.025833                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.025833                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.025833                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.025833                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 198561.124673                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 198561.124673                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 198561.124673                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 198561.124673                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                   1190924                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        44893433                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           44893433                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst       1215727                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total          1215727                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 254369920593                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 254369920593                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     46109160                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       46109160                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.026366                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.026366                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 209232.764093                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 209232.764093                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst        24570                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total          24570                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst      1191157                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total      1191157                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst 236517473582                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total 236517473582                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.025833                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.025833                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 198561.124673                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 198561.124673                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 2417203821727                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.854364                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                46033676                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs               1191092                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 38.648296                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.854364                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.997724                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.997724                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              31                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              27                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4               6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              93409476                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             93409476                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2417203821727                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    10613610                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                26053656                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 6260                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              795880                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               10168027                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   69                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   3125                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           60181173                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.623559                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.482630                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               55343857     91.96%     91.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              3431552      5.70%     97.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              1317054      2.19%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                78043      0.13%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                10154      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  415      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   94      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               72                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             60181173                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                70800541                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                33262547                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    448687                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     63175                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2417203821727                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                46112237                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      4065                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2417203821727                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2417203821727                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                2561816                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 32834972                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                40905952                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          14717                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  71444270                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              33403782                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              557036104                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                187596                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               25458137                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2317432                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2001115                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents            5550                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           804228408                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1750790589                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                594545668                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  32065293                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             523411905                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                280816466                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1043                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1029                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  71495708                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        662007627                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1089609530                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                188278565                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  362329864                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   286                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples   1329337.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   1190938.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   4244778.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.024265132524                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         74407                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         74407                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             13095402                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1256154                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      6055793                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1627541                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    6055793                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1627541                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  620077                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 298204                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.88                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                6055793                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1627541                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  4851520                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   548805                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    25707                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     5647                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     2622                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     1108                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      289                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                       17                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   67751                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   69902                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   75054                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   74510                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   74452                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   74444                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   74433                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   74429                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   74431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   74418                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   74426                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   74420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   74413                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   74420                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   74413                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   74408                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   74407                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   74407                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     169                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        74407                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       73.051769                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      30.173111                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     461.973688                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511          73653     98.99%     98.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023           55      0.07%     99.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535           26      0.03%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047           37      0.05%     99.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2559           42      0.06%     99.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-3071           66      0.09%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3583           85      0.11%     99.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-4095           94      0.13%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4607           74      0.10%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-5119           53      0.07%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5631           40      0.05%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5632-6143           27      0.04%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6655           57      0.08%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6656-7167           26      0.03%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-7679           24      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7680-8191           26      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-8703           17      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8704-9215            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-9727            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-10751            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          74407                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        74407                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.865389                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.856253                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.555857                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              5253      7.06%      7.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1391      1.87%      8.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             65907     88.58%     97.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              1833      2.46%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                21      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          74407                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 39684928                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                387570752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             104162624                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               160338465.67522612                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               43092197.29992805                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2417203795061                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      314603.50                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     76220032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    271665792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     85075840                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 31532314.865174956620                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 112388450.472457528114                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 35195972.815902858973                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      1190988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      4864805                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      1627541                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  35428310493                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 134633943507                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 58244833022468                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29746.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27675.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  35787014.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     76223168                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    311347520                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       387570688                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     76223168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     76223168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    104162624                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    104162624                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       1190987                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       4864805                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          6055792                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      1627541                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1627541                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        31533612                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       128804827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          160338439                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     31533612                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       31533612                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     43092197                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          43092197                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     43092197                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       31533612                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      128804827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         203430636                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               5435716                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1329310                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        647012                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        384329                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        587836                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        375525                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        168577                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        230316                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        238803                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        259518                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        164593                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        270585                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       216242                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       343896                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       172191                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       658409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       365005                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       352879                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        266395                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         60535                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         60174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         64040                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         62407                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         63156                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         63324                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         63679                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         63514                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         73282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        75368                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65709                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        89120                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        72985                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       124514                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        61108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              68142579000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            27178580000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        170062254000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12536.08                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31286.08                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              3225523                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1019110                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             59.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            76.66                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      2520390                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   171.783472                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   117.834122                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   198.244348                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1294358     51.36%     51.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       748035     29.68%     81.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       187375      7.43%     88.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        97048      3.85%     92.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        62734      2.49%     94.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        33993      1.35%     96.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        28077      1.11%     97.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        21239      0.84%     98.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        47531      1.89%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      2520390                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          347885824                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        85075840                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               143.920765                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                35.195973                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.40                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.12                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                62.74                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2417203821727                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       9318314040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       4952789985                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     20648280240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     3673366200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 190811914800.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 869906008440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 195653839680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1294964513385                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    535.728308                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 500517296566                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  80715700000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1835970825161                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       8677291980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       4612090065                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     18162732000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     3265632000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 190811914800.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 863568819690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 200990419680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1290088900215                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    533.711261                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 514590635970                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  80715700000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 1821897485757                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2417203821727                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             5341933                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1627541                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           4428124                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               239                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             714028                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            714028                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        5341934                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     14594590                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total     14594590                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      3573068                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total      3573068                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                18167658                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port    415510144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total    415510144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     76223168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     76223168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                491733312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              169                       # Total snoops (Count)
system.membus.snoopTraffic                      10816                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            6056201                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.007344                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.085381                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  6011725     99.27%     99.27% # Request fanout histogram (Count)
system.membus.snoopFanout::1                    44476      0.73%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              6056201                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2417203821727                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        248287539322                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       329536273869                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        81075721990                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       12111866                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      6055748                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        44474                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.230054                       # Number of seconds simulated (Second)
simTicks                                 230054328498                       # Number of ticks simulated (Tick)
finalTick                                2647258150225                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    113.31                       # Real time elapsed on the host (Second)
hostTickRate                               2030281509                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8663376                       # Number of bytes of host memory used (Byte)
simInsts                                    205284343                       # Number of instructions simulated (Count)
simOps                                      395033612                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1811679                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    3486258                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         17254506                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.014626                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.985585                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50367930                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   611352                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       44024613                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 112601                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             18275539                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          36247478                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved              243107                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            17251732                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.551895                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.627933                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6067549     35.17%     35.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2235764     12.96%     48.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1531615      8.88%     57.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1377776      7.99%     64.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1613365      9.35%     74.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1428432      8.28%     82.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1047604      6.07%     88.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    885969      5.14%     93.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1063658      6.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              17251732                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  198999     18.86%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      2      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 1      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     18.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 439169     41.62%     60.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                324163     30.72%     91.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             89745      8.51%     99.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             2998      0.28%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       466790      1.06%      1.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      31088113     70.62%     71.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        21502      0.05%     71.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         24005      0.05%     71.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1127999      2.56%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       131988      0.30%     74.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     74.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     74.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        60879      0.14%     74.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     74.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     74.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     74.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     74.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     74.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            7      0.00%     74.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       536137      1.22%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        56433      0.13%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            2      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      5913246     13.43%     89.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3262326      7.41%     96.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      1130162      2.57%     99.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       205023      0.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       44024613                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.551485                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1055078                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.023966                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 99744536                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                62411507                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        40010071                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   6724095                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  6931291                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          2993962                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    41214818                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      3398083                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    624357                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1128                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            2774                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        8601804                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4176843                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3513376                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2225985                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        633441      9.30%      9.30% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       698755     10.25%     19.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            3      0.00%     19.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      5148783     75.56%     95.11% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       331907      4.87%     99.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          960      0.01%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        6813849                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       172857      4.88%      4.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       238171      6.73%     11.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            3      0.00%     11.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      2941236     83.06%     94.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       188076      5.31%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          599      0.02%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       3540942                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         9743      4.98%      4.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         1692      0.86%      5.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      5.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       182753     93.41%     99.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         1457      0.74%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       195651                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       460584     14.07%     14.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       460584     14.07%     28.15% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     28.15% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2207546     67.45%     95.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       143831      4.39%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          361      0.01%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      3272906                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         9395      5.31%      5.31% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         1503      0.85%      6.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      6.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       165255     93.37%     99.53% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          827      0.47%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            6      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       176986                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      3213656     47.16%     47.16% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      2966125     43.53%     90.69% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       633441      9.30%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          627      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      6813849                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        97906     50.18%     50.18% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        87444     44.82%     95.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect         9743      4.99%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            1      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       195094                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           5148783                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1943903                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            195651                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           3108                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       108142                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         87509                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              6813849                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                98393                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 5285582                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.775712                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3139                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             963                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                627                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              336                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       633441      9.30%      9.30% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       698755     10.25%     19.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            3      0.00%     19.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      5148783     75.56%     95.11% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       331907      4.87%     99.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          960      0.01%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      6813849                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       617373     40.40%     40.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         3276      0.21%     40.61% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            3      0.00%     40.61% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       904926     59.21%     99.82% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1729      0.11%     99.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          960      0.06%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1528267                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         1692      1.72%      1.72% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      1.72% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        95244     96.80%     98.52% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         1457      1.48%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        98393                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         1692      1.72%      1.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        95244     96.80%     98.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         1457      1.48%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        98393                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 230054328498                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          963                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          627                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          336                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          969                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               871615                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 871615                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             411031                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 460584                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              451189                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              9395                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        18274608                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          368245                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            192673                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     14700956                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.224600                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.066935                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         7577053     51.54%     51.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1671972     11.37%     62.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          687696      4.68%     67.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1105901      7.52%     75.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          358249      2.44%     77.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          282127      1.92%     79.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          225086      1.53%     81.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          198442      1.35%     82.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2594430     17.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     14700956                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      245480                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                460584                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       370410      1.13%      1.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     22336512     68.30%     69.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        18439      0.06%     69.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        19953      0.06%     69.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       448478      1.37%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       115806      0.35%     71.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        59359      0.18%     71.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            5      0.00%     71.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       437158      1.34%     72.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     72.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        56129      0.17%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            2      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      5185977     15.86%     88.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2898363      8.86%     97.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       590256      1.80%     99.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       166900      0.51%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     32703748                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2594430                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             17005778                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               32703748                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       17005778                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         32703748                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.014626                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.985585                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            8841496                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1926949                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          30971543                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          5776233                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         3065263                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       370410      1.13%      1.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     22336512     68.30%     69.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        18439      0.06%     69.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        19953      0.06%     69.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       448478      1.37%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       115806      0.35%     71.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     71.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     71.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        59359      0.18%     71.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     71.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     71.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     71.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            5      0.00%     71.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       437158      1.34%     72.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     72.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult        56129      0.17%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            2      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     72.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      5185977     15.86%     88.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2898363      8.86%     97.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       590256      1.80%     99.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       166900      0.51%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     32703748                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      3272906                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2811961                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       460945                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2207546                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1065360                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       460584                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       460584                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  1589044                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               7884354                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   5807934                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1701648                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 268752                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2667347                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  3315                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               55019769                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 18483                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            43400250                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          3979173                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         6903605                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        3424522                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.515299                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       16079556                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       9914985                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        1876577                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       2359256                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      42481935                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     30234555                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          10328127                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     19477031                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            3600193                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      16196384                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  543990                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  241                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1974                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   4495564                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  7651                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           17251732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.512929                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.480644                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  7112658     41.23%     41.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   815665      4.73%     45.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   475333      2.76%     48.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   864240      5.01%     53.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   801165      4.64%     58.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   482027      2.79%     61.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1159130      6.72%     67.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   656630      3.81%     71.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4884884     28.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             17251732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              32025990                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.856094                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            6813849                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.394903                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       781138                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    268752                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2953723                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   286817                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50979282                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1255                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  8601804                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4176843                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                204225                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     71804                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   147341                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          88023                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         108355                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       111930                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               220285                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 43145941                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                43004033                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  30099479                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  48144301                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.492336                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.625193                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data           7753230                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total              7753230                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data          7753230                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total             7753230                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          806966                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             806966                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         806966                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            806966                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 188083817780                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  188083817780                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 188083817780                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 188083817780                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data       8560196                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total          8560196                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data      8560196                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total         8560196                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.094270                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.094270                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.094270                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.094270                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 233075.269317                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 233075.269317                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 233075.269317                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 233075.269317                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs           2912                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs            919                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.168662                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          172021                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               172021                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        299800                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           299800                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       299800                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          299800                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       507166                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         507166                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       507166                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        507166                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 110826949250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 110826949250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 110826949250                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 110826949250                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.059247                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.059247                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.059247                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.059247                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 218522.040614                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 218522.040614                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 218522.040614                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 218522.040614                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    507241                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data       122645                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total       122645                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           95                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           95                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     18452872                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     18452872                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data       122740                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total       122740                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.000774                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.000774                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 194240.757895                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 194240.757895                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           95                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           95                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data  12648163788                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total  12648163788                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.000774                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.000774                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 133138566.189474                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 133138566.189474                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data       122740                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total       122740                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data       122740                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total       122740                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data         4884915                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total            4884915                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        732756                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           732756                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 171782585328                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 171782585328                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data      5617671                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total        5617671                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.130438                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.130438                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 234433.543128                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 234433.543128                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data       298427                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total         298427                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       434329                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       434329                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data  95693714264                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total  95693714264                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.077315                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.077315                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 220325.408306                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 220325.408306                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        2868315                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           2868315                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        74210                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           74210                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  16301232452                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  16301232452                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      2942525                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       2942525                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.025220                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.025220                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 219663.555478                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 219663.555478                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data         1373                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total          1373                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        72837                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        72837                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  15133234986                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  15133234986                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.024753                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.024753                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 207768.510318                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 207768.510318                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 230054328498                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 8502932                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                507241                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 16.763101                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              33                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2              14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::3               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              18118593                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             18118593                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 230054328498                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst           4451392                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total              4451392                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst          4451392                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total             4451392                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           44172                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              44172                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          44172                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             44172                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst   9549707918                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total    9549707918                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst   9549707918                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total   9549707918                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst       4495564                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total          4495564                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst      4495564                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total         4495564                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.009826                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.009826                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.009826                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.009826                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 216193.695508                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 216193.695508                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 216193.695508                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 216193.695508                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           405                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              405                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          405                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             405                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst        43767                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          43767                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        43767                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         43767                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst   8926110175                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total   8926110175                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst   8926110175                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total   8926110175                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.009736                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.009736                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.009736                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.009736                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 203946.127790                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 203946.127790                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 203946.127790                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 203946.127790                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     43752                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst         4451392                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total            4451392                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         44172                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            44172                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst   9549707918                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total   9549707918                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst      4495564                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total        4495564                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.009826                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.009826                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 216193.695508                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 216193.695508                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          405                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            405                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        43767                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        43767                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst   8926110175                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total   8926110175                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.009736                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.009736                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 203946.127790                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 203946.127790                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 230054328498                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.728557                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 4545499                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 43766                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                103.859137                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.728557                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.995759                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.995759                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              34                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              30                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               9034894                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              9034894                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 230054328498                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1162551                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2825569                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  647                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               88023                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1111582                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    364                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            5776233                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.684933                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.585023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                5289249     91.57%     91.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               342713      5.93%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               135661      2.35%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 7610      0.13%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  932      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   54      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               68                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              5776233                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 6903052                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3424524                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     49264                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      5469                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 230054328498                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 4495899                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       402                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 230054328498                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 230054328498                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 268752                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2286066                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4434211                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6652986                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3609717                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               53536878                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 17559                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2775658                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 241891                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 208692                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             629                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            73726477                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   164690672                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 55638755                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   3473587                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              44051344                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 29675147                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7699715                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         63081749                       # The number of ROB reads (Count)
system.cpu.rob.writes                       104527348                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 17005778                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   32703748                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    17                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples    142084.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     43751.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    442947.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.026281582864                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          7953                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          7953                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1201908                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              134279                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       550998                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      172021                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     550998                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    172021                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   64300                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  29937                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.94                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 550998                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                172021                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   427461                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    55702                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     2497                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      574                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      277                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      143                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       41                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    7245                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    7479                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    8025                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    7959                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    7963                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    7953                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    7952                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    7954                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    7953                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    7955                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    7953                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    7952                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    7953                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    7953                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    7953                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    7953                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    7954                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    7953                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         7953                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       61.215516                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      29.500845                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     413.347641                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255           7903     99.37%     99.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511            2      0.03%     99.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1535            1      0.01%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-2047            1      0.01%     99.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2303            1      0.01%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2559            1      0.01%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-3071            1      0.01%     99.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3327            1      0.01%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3583            3      0.04%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3839            5      0.06%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-4095            2      0.03%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.01%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4607            1      0.01%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863            3      0.04%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4864-5119            4      0.05%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5375            2      0.03%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5632-5887            5      0.06%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6399            2      0.03%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6400-6655            5      0.06%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6656-6911            1      0.01%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6912-7167            2      0.03%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-7423            2      0.03%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7424-7679            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7680-7935            2      0.03%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7936-8191            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           7953                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         7953                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.866968                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.857888                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.554301                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               555      6.98%      6.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               152      1.91%      8.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              7046     88.60%     97.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               196      2.46%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 4      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           7953                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  4115200                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 35263872                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              11009344                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               153284975.03278479                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               47855409.07610313                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   230054341831                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      318185.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst      2800064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     28348608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      9094144                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 12171316.307244975120                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 123225710.140230864286                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 39530419.007434852421                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        43757                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       507241                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       172021                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   1511851757                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  13893374855                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 5551927033317                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     34551.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27390.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  32274705.03                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst      2800448                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     32463424                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        35263872                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst      2800448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total      2800448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     11009344                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     11009344                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         43757                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        507241                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           550998                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       172021                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          172021                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        12172985                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       141111990                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          153284975                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     12172985                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       12172985                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     47855409                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          47855409                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     47855409                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       12172985                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      141111990                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         201140384                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                486698                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               142096                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         54349                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         34535                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65308                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         39660                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         17501                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         24559                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         23113                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         22231                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         17723                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         29041                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        20023                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        34640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        18213                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        36651                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        33182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        15969                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         28995                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          6392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          6539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          6647                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          6714                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          6796                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          6797                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          6827                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          6984                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          7970                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         8138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         7088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         9294                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         7752                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        12735                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         6428                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               6279639112                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             2433490000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         15405226612                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12902.54                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31652.54                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               280806                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              108245                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             57.70                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            76.18                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       239738                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   167.859780                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   116.857097                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   193.167324                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       121308     50.60%     50.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        75265     31.39%     81.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        18284      7.63%     89.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         8395      3.50%     93.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4439      1.85%     94.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3192      1.33%     96.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2534      1.06%     97.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1769      0.74%     98.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         4552      1.90%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       239738                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           31148672                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         9094144                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               135.397026                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                39.530419                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.37                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.31                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                61.87                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 230054328498                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        915540780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        486621465                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      2008160700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      395190540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 18160153440.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  83048792520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  18405036960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   123419496405                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    536.479784                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  47067903789                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   7681960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 175304464709                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        796217100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        423184245                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1466855880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      346550580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 18160153440.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  81008844600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  20122887840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   122324693685                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    531.720896                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  51558295094                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   7681960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 170814073404                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 230054328498                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              478019                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        172021                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            378972                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                19                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              72988                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             72988                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         478020                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      1521742                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total      1521742                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       131275                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total       131275                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1653017                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     43472768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     43472768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      2800384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total      2800384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 46273152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               10                       # Total snoops (Count)
system.membus.snoopTraffic                        640                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             551027                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.008368                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.091093                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   546416     99.16%     99.16% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     4611      0.84%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               551027                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 230054328498                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         23867456632                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        34355234642                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy         2980018382                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1102020                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       551000                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests         4611                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001145                       # Number of seconds simulated (Second)
simTicks                                   1144584718                       # Number of ticks simulated (Tick)
finalTick                                2648402734943                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.44                       # Real time elapsed on the host (Second)
hostTickRate                               2603228078                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8672592                       # Number of bytes of host memory used (Byte)
simInsts                                    205338452                       # Number of instructions simulated (Count)
simOps                                      395136905                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                466214205                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  897131095                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                            85846                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.586538                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.630303                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          155561                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1804                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         140981                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    533                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                53934                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             82211                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 732                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               84893                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.660691                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.319722                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     45699     53.83%     53.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      9243     10.89%     64.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      5854      6.90%     71.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      5465      6.44%     78.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      5215      6.14%     84.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      4543      5.35%     89.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      4062      4.78%     94.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      2808      3.31%     97.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      2004      2.36%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 84893                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1918     60.24%     60.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.06%     60.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     60.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.03%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     60.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    652     20.48%     80.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   456     14.32%     95.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               101      3.17%     98.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               54      1.70%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         4670      3.31%      3.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        101650     72.10%     75.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           46      0.03%     75.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           408      0.29%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          360      0.26%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          316      0.22%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           64      0.05%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          270      0.19%     76.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     76.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          168      0.12%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          313      0.22%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           33      0.02%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     76.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        21200     15.04%     91.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         9393      6.66%     98.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          954      0.68%     99.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1130      0.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         140981                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.642255                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                3184                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.022585                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   362810                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  206640                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          132693                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      7762                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     4839                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             3694                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      135554                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         3941                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      2344                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             295                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             953                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          25202                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         12112                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         3960                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         2254                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           24      0.12%      0.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1319      6.55%      6.67% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1331      6.61%     13.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          234      1.16%     14.45% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        13387     66.52%     80.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1404      6.98%     87.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     87.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         2426     12.05%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          20125                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           22      0.23%      0.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          518      5.49%      5.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          648      6.87%     12.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          116      1.23%     13.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         5297     56.13%     69.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          883      9.36%     79.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     79.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1953     20.70%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          9437                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            4      0.23%      0.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            6      0.34%      0.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          265     15.06%     15.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           93      5.28%     20.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          933     53.01%     73.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          171      9.72%     83.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     83.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          288     16.36%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1760                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.02%      0.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          802      7.52%      7.54% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          684      6.42%     13.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          118      1.11%     15.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         8062     75.61%     90.68% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          521      4.89%     95.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     95.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          473      4.44%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total        10662                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.14%      0.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            2      0.14%      0.29% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          143     10.27%     10.55% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           91      6.53%     17.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          794     57.00%     74.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           98      7.04%     81.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     81.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          263     18.88%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1393                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        12472     61.97%     61.97% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         6047     30.05%     92.02% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1319      6.55%     98.57% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          287      1.43%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        20125                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1472     84.89%     84.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          245     14.13%     99.02% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            6      0.35%     99.37% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           11      0.63%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1734                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             13411                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         5061                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1760                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            548                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         1533                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           227                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                20125                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 1142                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    8510                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.422857                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             741                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            2660                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2373                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           24      0.12%      0.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         1319      6.55%      6.67% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         1331      6.61%     13.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          234      1.16%     14.45% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        13387     66.52%     80.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1404      6.98%     87.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     87.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         2426     12.05%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        20125                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           16      0.14%      0.14% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         1319     11.36%     11.49% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          383      3.30%     14.79% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          234      2.01%     16.81% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         6990     60.18%     76.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          247      2.13%     79.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     79.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         2426     20.89%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         11615                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          265     23.20%     23.20% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     23.20% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          706     61.82%     85.03% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          171     14.97%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         1142                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          265     23.20%     23.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          706     61.82%     85.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          171     14.97%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         1142                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1144584718                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         2660                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          287                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2373                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          381                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         3041                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 2083                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   2083                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1282                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    802                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 800                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           53358                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1072                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1385                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        76794                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.345066                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.448403                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           49759     64.80%     64.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            7850     10.22%     75.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            3790      4.94%     79.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            4798      6.25%     86.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            1484      1.93%     88.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             827      1.08%     89.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             860      1.12%     90.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1170      1.52%     91.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            6256      8.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        76794                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         556                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   802                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1532      1.48%      1.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        75535     73.13%     74.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           41      0.04%     74.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          294      0.28%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          283      0.27%     75.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     75.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          304      0.29%     75.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     75.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     75.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     75.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     75.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           60      0.06%     75.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          204      0.20%     75.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     75.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          152      0.15%     75.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          270      0.26%     76.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     76.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     76.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           14      0.01%     76.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     76.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     76.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     76.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        15464     14.97%     91.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         7303      7.07%     98.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          858      0.83%     99.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          974      0.94%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       103293                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          6256                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                54109                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 103293                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          54109                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP           103293                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.586538                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.630303                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              24599                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               3275                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            100326                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            16322                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            8277                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1532      1.48%      1.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        75535     73.13%     74.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           41      0.04%     74.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          294      0.28%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          283      0.27%     75.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     75.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          304      0.29%     75.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           60      0.06%     75.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          204      0.20%     75.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     75.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          152      0.15%     75.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          270      0.26%     76.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     76.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           14      0.01%     76.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     76.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     76.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     76.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     76.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        15464     14.97%     91.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         7303      7.07%     98.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          858      0.83%     99.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          974      0.94%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       103293                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        10662                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         9267                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1393                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         8062                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         2598                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          802                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          802                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    41532                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 16496                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     22028                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  3277                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1560                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 6040                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   466                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 169318                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2298                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              138637                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            13128                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           21638                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          10218                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.614950                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          52898                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites         41539                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           3416                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          2161                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        144283                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites        98452                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             31856                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        62595                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          171                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               7653                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         38708                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    4028                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           853                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                     12486                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1019                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              84893                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.177529                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.300692                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    55648     65.55%     65.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1630      1.92%     67.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1428      1.68%     69.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     1897      2.23%     71.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     2583      3.04%     74.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1453      1.71%     76.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     1652      1.95%     78.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     1645      1.94%     80.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    16957     19.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                84893                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                 96464                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.123687                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              20125                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.234431                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        43218                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1560                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       7355                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      228                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 157365                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  140                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    25202                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   12112                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   784                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       138                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       27                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            180                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            276                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1376                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1652                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   137194                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  136387                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     94697                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    143231                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.588740                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.661149                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             22701                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                22701                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            22701                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               22701                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data            5107                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total               5107                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data           5107                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total              5107                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data   1167837470                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total    1167837470                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data   1167837470                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total   1167837470                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         27808                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            27808                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        27808                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           27808                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.183652                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.183652                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.183652                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.183652                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 228673.873115                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 228673.873115                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 228673.873115                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 228673.873115                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           25                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets        8.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks             845                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                  845                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data          2265                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total             2265                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data         2265                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total            2265                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         2842                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           2842                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         2842                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total          2842                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data    634757464                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total    634757464                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data    634757464                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total    634757464                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.102201                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.102201                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.102201                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.102201                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 223348.861365                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 223348.861365                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 223348.861365                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 223348.861365                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                      2868                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          251                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          251                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           27                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           27                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      5226536                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      5226536                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          278                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          278                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.097122                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.097122                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 193575.407407                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 193575.407407                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           27                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           27                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     32332525                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     32332525                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.097122                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.097122                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 1197500.925926                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 1197500.925926                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          278                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          278                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          278                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          278                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           15001                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              15001                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data          4805                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total             4805                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data   1103345749                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total   1103345749                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        19806                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          19806                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.242603                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.242603                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 229624.505515                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 229624.505515                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data         2262                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total           2262                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         2543                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         2543                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    574878961                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    574878961                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.128395                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.128395                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 226063.295714                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 226063.295714                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data           7700                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total              7700                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data          302                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total             302                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data     64491721                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total     64491721                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data         8002                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total          8002                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.037741                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.037741                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 213548.745033                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 213548.745033                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total             3                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data          299                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total          299                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data     59878503                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total     59878503                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.037366                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.037366                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 200262.551839                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 200262.551839                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   1144584718                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                   46201                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  2932                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 15.757503                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              19                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              40                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                 59596                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                59596                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1144584718                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst              8982                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                 8982                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst             8982                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total                8982                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            3504                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               3504                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           3504                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              3504                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    743181420                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     743181420                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    743181420                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    743181420                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst         12486                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total            12486                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst        12486                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total           12486                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.280634                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.280634                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.280634                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.280634                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 212095.154110                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 212095.154110                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 212095.154110                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 212095.154110                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           178                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              178                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          178                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             178                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         3326                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           3326                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         3326                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          3326                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    683036257                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    683036257                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    683036257                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    683036257                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.266378                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.266378                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.266378                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.266378                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 205362.674985                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 205362.674985                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 205362.674985                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 205362.674985                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      3326                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst            8982                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total               8982                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          3504                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             3504                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    743181420                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    743181420                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst        12486                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total          12486                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.280634                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.280634                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 212095.154110                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 212095.154110                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          178                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            178                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         3326                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         3326                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    683036257                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    683036257                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.266378                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.266378                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 205362.674985                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 205362.674985                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   1144584718                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.992277                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                   12882                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  3392                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                  3.797759                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.992277                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999879                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999879                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              22                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              42                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 28300                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                28300                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1144584718                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        1499                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    8884                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 180                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   3840                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   14                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      2                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              16322                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.582772                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.792434                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  13058     80.00%     80.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2250     13.79%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  936      5.73%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   72      0.44%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    6      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               45                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                16322                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   21641                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   10222                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       423                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        19                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1144584718                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   12601                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       431                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1144584718                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1144584718                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1560                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    43160                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8994                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2361                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     23463                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  5355                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 165271                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   136                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   3004                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    655                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    953                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              259058                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      522578                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   180141                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      4058                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                170600                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    88241                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     173                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 173                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     11159                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           226591                       # The number of ROB reads (Count)
system.cpu.rob.writes                          321588                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    54109                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     103293                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    19                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples       673.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      3324.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2488.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000769348684                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            37                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            37                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                12720                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 619                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         6192                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         845                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       6192                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       845                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     380                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    172                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   6192                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   845                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     4948                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      731                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      109                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           37                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      153.432432                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     132.530646                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      87.359901                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-47              2      5.41%      5.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-63              2      5.41%     10.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-79              1      2.70%     13.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::80-95              3      8.11%     21.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-111             5     13.51%     35.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::112-127            2      5.41%     40.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-143            6     16.22%     56.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::144-159            4     10.81%     67.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-175            2      5.41%     72.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::176-191            3      8.11%     81.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-207            2      5.41%     86.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::240-255            1      2.70%     89.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-335            1      2.70%     91.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-367            1      2.70%     94.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::368-383            2      5.41%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             37                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           37                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.729730                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.715769                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.693167                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 5     13.51%     13.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                32     86.49%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             37                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    24320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   396288                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 54080                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               346228631.02039075                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               47248577.71515345                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1144504720                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      162641.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       212736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       159232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        41984                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 185863044.171798884869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 139117705.745919257402                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 36680552.640403151512                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3324                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2868                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          845                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    105370216                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     89100339                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  27607429563                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     31699.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31067.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  32671514.28                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       212800                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       183552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          396352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       212800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       212800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        54080                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        54080                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          3325                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          2868                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             6193                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          845                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             845                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       185918960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       160365587                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          346284546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    185918960                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      185918960                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     47248578                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          47248578                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     47248578                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      185918960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      160365587                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         393533124                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  5812                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  656                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           229                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           268                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           339                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           630                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           270                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           707                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           547                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           179                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           271                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          375                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          298                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          220                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          612                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          512                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            42                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            23                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            21                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            27                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           58                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           55                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           48                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           30                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 85495555                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               29060000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           194470555                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14710.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33460.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 3195                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 477                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             54.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            72.71                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2799                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   148.030011                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   113.604757                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   141.295686                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1342     47.95%     47.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1021     36.48%     84.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          239      8.54%     92.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           93      3.32%     96.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           46      1.64%     97.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           21      0.75%     98.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           10      0.36%     99.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           14      0.50%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           13      0.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2799                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             371968                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           41984                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               324.980750                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                36.680553                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.83                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.29                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                56.77                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1144584718                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         10674300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          5677320                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        22505280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         981360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 90352080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    493612020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     23846880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      647649240                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    565.837749                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     57706145                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     38220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1048658573                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          9296280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          4944885                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        18999540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2442960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 90352080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    482730720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     33010080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      641776545                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    560.706896                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     81723462                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     38220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1024641256                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1144584718                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                5871                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           845                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              5349                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                325                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               325                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5869                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port         8606                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total         8606                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         9978                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total         9978                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   18584                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       237632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total       237632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       212864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       212864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   450496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                2                       # Total snoops (Count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               6196                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.006617                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.081083                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     6155     99.34%     99.34% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       41      0.66%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 6196                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1144584718                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           210261410                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          194339134                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          227416120                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          12390                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         6193                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
