set ::env(DESIGN_NAME) top
set ::env(VERILOG_FILES) "src/register_file.v src/alu.v src/top.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10.0"
set ::env(SYNTH_TOP) "top"
set ::env(PL_TARGET_DENSITY) 0.65
set ::env(FP_CORE_UTIL) 40
