+incdir+../../../../pu/rtl/verilog/pkg
+incdir+../../../../rtl/verilog/soc/bootrom
+incdir+../../../../bench/cpp/verilator/inc
+incdir+../../../../bench/cpp/glip
+incdir+../../../../dma/rtl/verilog/bb/pkg
../../../../rtl/verilog/pkg/arbiter/arb_rr.sv
../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv
../../../../rtl/verilog/pkg/config/optimsoc_config.sv
../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv
../../../../dbg/rtl/verilog/soc/interfaces/msp430/mmsp430_trace_exec.sv
../../../../bench/verilog/glip/glip_channel.sv
../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv
../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv
../../../../dbg/rtl/verilog/soc/debug_interface.sv
../../../../dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv
../../../../dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv
../../../../dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv
../../../../dbg/rtl/verilog/soc/modules/ctm/msp430/mmsp430/osd_ctm_mmsp430.sv
../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv
../../../../dbg/rtl/verilog/soc/modules/him/osd_him.sv
../../../../dbg/rtl/verilog/soc/modules/mam/blackbone/mam_bb_adapter.sv
../../../../dbg/rtl/verilog/soc/modules/mam/blackbone/osd_mam_bb_if.sv
../../../../dbg/rtl/verilog/soc/modules/mam/blackbone/osd_mam_bb.sv
../../../../dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv
../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv
../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv
../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv
../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv
../../../../dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv
../../../../dbg/rtl/verilog/soc/modules/scm/osd_scm.sv
../../../../dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv
../../../../dbg/rtl/verilog/soc/modules/stm/msp430/mmsp430/osd_stm_mmsp430.sv
../../../../dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv
../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv
../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv
../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_bb.sv
../../../../dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv
../../../../dbg/rtl/verilog/soc/interconnect/debug_ring.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router.sv
../../../../dma/rtl/verilog/bb/core/mpsoc_dma_initiator_nocreq.sv
../../../../dma/rtl/verilog/bb/core/mpsoc_dma_packet_buffer.sv
../../../../dma/rtl/verilog/bb/core/mpsoc_dma_request_table.sv
../../../../dma/rtl/verilog/bb/bb/mpsoc_dma_bb_initiator.sv
../../../../dma/rtl/verilog/bb/bb/mpsoc_dma_bb_initiator_nocres.sv
../../../../dma/rtl/verilog/bb/bb/mpsoc_dma_bb_initiator_req.sv
../../../../dma/rtl/verilog/bb/bb/mpsoc_dma_bb_interface.sv
../../../../dma/rtl/verilog/bb/bb/mpsoc_dma_bb_target.sv
../../../../dma/rtl/verilog/bb/bb/mpsoc_dma_bb_top.sv
../../../../mpi/rtl/verilog/bb/core/mpi_buffer.sv
../../../../mpi/rtl/verilog/bb/core/mpi_buffer_endpoint.sv
../../../../mpi/rtl/verilog/bb/bb/mpi_bb.sv
../../../../rtl/verilog/mpsoc/msp430_mpsoc2d.sv
../../../../noc/rtl/verilog/core/noc_buffer.sv
../../../../noc/rtl/verilog/core/noc_demux.sv
../../../../noc/rtl/verilog/core/noc_mux.sv
../../../../noc/rtl/verilog/core/noc_vchannel_mux.sv
../../../../noc/rtl/verilog/router/noc_router.sv
../../../../noc/rtl/verilog/router/noc_router_input.sv
../../../../noc/rtl/verilog/router/noc_router_lookup.sv
../../../../noc/rtl/verilog/router/noc_router_lookup_slice.sv
../../../../noc/rtl/verilog/router/noc_router_output.sv
../../../../noc/rtl/verilog/topology/noc_mesh2d.sv
../../../../pu/rtl/verilog/core/fuse/omsp_and_gate.v
../../../../pu/rtl/verilog/core/fuse/omsp_clock_gate.v
../../../../pu/rtl/verilog/core/fuse/omsp_clock_mux.v
../../../../pu/rtl/verilog/core/fuse/omsp_scan_mux.v
../../../../pu/rtl/verilog/core/fuse/omsp_sync_cell.v
../../../../pu/rtl/verilog/core/fuse/omsp_sync_reset.v
../../../../pu/rtl/verilog/core/fuse/omsp_wakeup_cell.v
../../../../pu/rtl/verilog/core/omsp/omsp_alu.v
../../../../pu/rtl/verilog/core/omsp/omsp_dbg_hwbrk.v
../../../../pu/rtl/verilog/core/omsp/omsp_dbg_i2c.v
../../../../pu/rtl/verilog/core/omsp/omsp_dbg_uart.v
../../../../pu/rtl/verilog/core/omsp/omsp_register_file.v
../../../../pu/rtl/verilog/core/main/BCM.v
../../../../pu/rtl/verilog/core/main/DBG.v
../../../../pu/rtl/verilog/core/main/EXECUTION.v
../../../../pu/rtl/verilog/core/main/GPIO.v
../../../../pu/rtl/verilog/core/main/MEMORY.v
../../../../pu/rtl/verilog/core/main/MULTIPLIER.v
../../../../pu/rtl/verilog/core/main/TEMPLATE_08.v
../../../../pu/rtl/verilog/core/main/TEMPLATE_16.v
../../../../pu/rtl/verilog/core/main/UART.v
../../../../pu/rtl/verilog/core/main/FRONTEND.v
../../../../pu/rtl/verilog/core/main/SFR.v
../../../../pu/rtl/verilog/core/main/T_A.v
../../../../pu/rtl/verilog/core/main/T_WATCHDOG.v
../../../../pu/rtl/verilog/core/MSP430_CORE.v
../../../../rtl/verilog/soc/adapter/networkadapter_conf.sv
../../../../rtl/verilog/soc/adapter/networkadapter_ct.sv
../../../../rtl/verilog/soc/bootrom/bootrom.v
../../../../rtl/verilog/soc/interconnection/bus/bb_bus_b3.sv
../../../../rtl/verilog/soc/interconnection/decode/bb_decode.sv
../../../../rtl/verilog/soc/interconnection/mux/bb_mux.sv
../../../../rtl/verilog/soc/spram/sram_sp_impl_plain.sv
../../../../rtl/verilog/soc/spram/sram_sp.sv
../../../../rtl/verilog/soc/spram/bb_sram_sp.sv
../../../../rtl/verilog/soc/spram/bb2sram.sv
../../../../rtl/verilog/soc/msp430_tile.sv

../../../../bench/verilog/glip/glip_tcp_toplevel.sv
../../../../bench/verilog/monitor/r3_checker.v
../../../../bench/verilog/monitor/trace_monitor.sv
../../../../bench/verilog/msp430_mpsoc2d_testbench.sv
