\hypertarget{_fpga_mem_buffer_over_axi_8hpp}{}\doxysection{Fpga\+Mem\+Buffer\+Over\+Axi.\+hpp File Reference}
\label{_fpga_mem_buffer_over_axi_8hpp}\index{FpgaMemBufferOverAxi.hpp@{FpgaMemBufferOverAxi.hpp}}
{\ttfamily \#include $<$boost/log/core/core.\+hpp$>$}\newline
{\ttfamily \#include $<$boost/log/sources/logger.\+hpp$>$}\newline
{\ttfamily \#include $<$boost/log/trivial.\+hpp$>$}\newline
{\ttfamily \#include $<$fcntl.\+h$>$}\newline
{\ttfamily \#include $<$sys/mman.\+h$>$}\newline
{\ttfamily \#include $<$sys/stat.\+h$>$}\newline
{\ttfamily \#include $<$sys/types.\+h$>$}\newline
{\ttfamily \#include $<$unistd.\+h$>$}\newline
{\ttfamily \#include \char`\"{}Dma\+Buffer\+Abstract.\+hpp\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Uio\+If.\+hpp\char`\"{}}\newline
Include dependency graph for Fpga\+Mem\+Buffer\+Over\+Axi.\+hpp\+:
% FIG 0
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classudmaio_1_1_fpga_mem_buffer_over_axi}{udmaio\+::\+Fpga\+Mem\+Buffer\+Over\+Axi}}
\begin{DoxyCompactList}\small\item\em DMA data buffer accessed over AXI/\+UIO, described w/ explicit address \& size. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
namespace \mbox{\hyperlink{namespaceudmaio}{udmaio}}
\end{DoxyCompactItemize}
