"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[9021],{2387:(e,n,s)=>{s.r(n),s.d(n,{assets:()=>t,contentTitle:()=>c,default:()=>a,frontMatter:()=>d,metadata:()=>l,toc:()=>h});var i=s(5893),r=s(1151);const d={sidebar_position:25},c="SPI \u4f7f\u7528\u6307\u5357",l={id:"D213-DevKit/part3/07-10_SPI-Useguide",title:"SPI \u4f7f\u7528\u6307\u5357",description:"1. \u6a21\u5757\u4ecb\u7ecd",source:"@site/docs/D213-DevKit/part3/07-10_SPI-Useguide.md",sourceDirName:"D213-DevKit/part3",slug:"/D213-DevKit/part3/07-10_SPI-Useguide",permalink:"/docs/D213-DevKit/part3/07-10_SPI-Useguide",draft:!1,unlisted:!1,editUrl:"https://github.com/100askTeam/ArtInChip-Docs/tree/master/docs/D213-DevKit/part3/07-10_SPI-Useguide.md",tags:[],version:"current",sidebarPosition:25,frontMatter:{sidebar_position:25},sidebar:"d213dkSidebar",previous:{title:"RTP \u4f7f\u7528\u6307\u5357",permalink:"/docs/D213-DevKit/part3/07-9_RTP-Useguide"},next:{title:"UART \u4f7f\u7528\u6307\u5357",permalink:"/docs/D213-DevKit/part3/07-11_UART-Useguide"}},t={},h=[{value:"1. \u6a21\u5757\u4ecb\u7ecd",id:"1-\u6a21\u5757\u4ecb\u7ecd",level:2},{value:"1.1. \u672f\u8bed\u5b9a\u4e49",id:"11-\u672f\u8bed\u5b9a\u4e49",level:3},{value:"1.2. \u6a21\u5757\u7b80\u4ecb",id:"12-\u6a21\u5757\u7b80\u4ecb",level:3},{value:"1.2.1. \u6807\u51c64\u7ebf SPI",id:"121-\u6807\u51c64\u7ebf-spi",level:4},{value:"1.2.2. DUAL SPI",id:"122-dual-spi",level:4},{value:"1.2.3. QUAD SPI",id:"123-quad-spi",level:4},{value:"1.2.4. \u4e09\u7ebf\u5236 SPI",id:"124-\u4e09\u7ebf\u5236-spi",level:4},{value:"1.2.5. CPOL \u4e0e CPHA",id:"125-cpol-\u4e0e-cpha",level:4},{value:"2. \u53c2\u6570\u914d\u7f6e",id:"2-\u53c2\u6570\u914d\u7f6e",level:2},{value:"2.1. \u5185\u6838\u914d\u7f6e",id:"21-\u5185\u6838\u914d\u7f6e",level:3},{value:"2.2. DTS \u914d\u7f6e",id:"22-dts-\u914d\u7f6e",level:3},{value:"3. \u8c03\u8bd5\u6307\u5357",id:"3-\u8c03\u8bd5\u6307\u5357",level:2},{value:"3.1. \u8c03\u8bd5\u5f00\u5173",id:"31-\u8c03\u8bd5\u5f00\u5173",level:3},{value:"4. \u6d4b\u8bd5\u6307\u5357",id:"4-\u6d4b\u8bd5\u6307\u5357",level:2},{value:"5. \u8bbe\u8ba1\u8bf4\u660e",id:"5-\u8bbe\u8ba1\u8bf4\u660e",level:2},{value:"5.1. \u6e90\u7801\u8bf4\u660e",id:"51-\u6e90\u7801\u8bf4\u660e",level:3},{value:"5.2. \u6a21\u5757\u67b6\u6784",id:"52-\u6a21\u5757\u67b6\u6784",level:3},{value:"5.3. \u5173\u952e\u6d41\u7a0b",id:"53-\u5173\u952e\u6d41\u7a0b",level:3},{value:"5.3.1. \u521d\u59cb\u5316",id:"531-\u521d\u59cb\u5316",level:4},{value:"5.3.2. \u4e2d\u65ad\u6d41\u7a0b",id:"532-\u4e2d\u65ad\u6d41\u7a0b",level:4},{value:"5.4. \u6570\u636e\u7ed3\u6784",id:"54-\u6570\u636e\u7ed3\u6784",level:3},{value:"5.5. \u63a5\u53e3\u8bbe\u8ba1",id:"55-\u63a5\u53e3\u8bbe\u8ba1",level:3},{value:"5.5.1. aic_spi_setup",id:"551-aic_spi_setup",level:4},{value:"5.5.2. aic_spi_set_cs",id:"552-aic_spi_set_cs",level:4},{value:"5.5.3. aic_spi_max_transfer_size",id:"553-aic_spi_max_transfer_size",level:4},{value:"5.5.4. aic_spi_transfer_one",id:"554-aic_spi_transfer_one",level:4},{value:"6. \u5e38\u89c1\u95ee\u9898",id:"6-\u5e38\u89c1\u95ee\u9898",level:2},{value:"6.1. \u5982\u4f55\u6dfb\u52a0\u65b0\u7684 SPI NAND \u8bbe\u5907",id:"61-\u5982\u4f55\u6dfb\u52a0\u65b0\u7684-spi-nand-\u8bbe\u5907",level:3},{value:"6.1.1. \u9a71\u52a8\u5c42\u6b21\u5173\u7cfb",id:"611-\u9a71\u52a8\u5c42\u6b21\u5173\u7cfb",level:4},{value:"6.1.2. \u68c0\u67e5\u548c\u6dfb\u52a0\u65b0\u8bbe\u5907",id:"612-\u68c0\u67e5\u548c\u6dfb\u52a0\u65b0\u8bbe\u5907",level:4},{value:"6.1.3. \u4fee\u6539 DTS",id:"613-\u4fee\u6539-dts",level:4},{value:"6.2. \u5982\u4f55\u6dfb\u52a0\u65b0\u7684 SPI NOR \u8bbe\u5907",id:"62-\u5982\u4f55\u6dfb\u52a0\u65b0\u7684-spi-nor-\u8bbe\u5907",level:3},{value:"6.2.1. \u9a71\u52a8\u5c42\u6b21\u5173\u7cfb",id:"621-\u9a71\u52a8\u5c42\u6b21\u5173\u7cfb",level:4},{value:"6.2.2. \u68c0\u67e5\u548c\u6dfb\u52a0\u65b0\u8bbe\u5907",id:"622-\u68c0\u67e5\u548c\u6dfb\u52a0\u65b0\u8bbe\u5907",level:4},{value:"6.2.3. \u4fee\u6539 DTS",id:"623-\u4fee\u6539-dts",level:4}];function x(e){const n={a:"a",blockquote:"blockquote",code:"code",del:"del",em:"em",h1:"h1",h2:"h2",h3:"h3",h4:"h4",img:"img",li:"li",ol:"ol",p:"p",pre:"pre",strong:"strong",table:"table",tbody:"tbody",td:"td",th:"th",thead:"thead",tr:"tr",ul:"ul",...(0,r.a)(),...e.components};return(0,i.jsxs)(i.Fragment,{children:[(0,i.jsx)(n.h1,{id:"spi-\u4f7f\u7528\u6307\u5357",children:"SPI \u4f7f\u7528\u6307\u5357"}),"\n",(0,i.jsx)(n.h2,{id:"1-\u6a21\u5757\u4ecb\u7ecd",children:"1. \u6a21\u5757\u4ecb\u7ecd"}),"\n",(0,i.jsx)(n.h3,{id:"11-\u672f\u8bed\u5b9a\u4e49",children:"1.1. \u672f\u8bed\u5b9a\u4e49"}),"\n",(0,i.jsxs)(n.table,{children:[(0,i.jsx)(n.thead,{children:(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.th,{children:"\u672f\u8bed"}),(0,i.jsx)(n.th,{children:"\u5b9a\u4e49"}),(0,i.jsx)(n.th,{children:"\u6ce8\u91ca\u8bf4\u660e"})]})}),(0,i.jsxs)(n.tbody,{children:[(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"SPI"}),(0,i.jsx)(n.td,{children:"Serial Peripheral Interface"}),(0,i.jsx)(n.td,{children:"\u4e32\u884c\u5916\u8bbe\u63a5\u53e3"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"Dual SPI"}),(0,i.jsx)(n.td,{children:"Dual Serial Peripheral Interface"}),(0,i.jsx)(n.td,{children:"\u53cc\u8def SPI"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"Quad SPI"}),(0,i.jsx)(n.td,{children:"Quad Serial Peripheral Interface"}),(0,i.jsx)(n.td,{children:"\u56db\u8def SPI\uff0c\u53c8\u79f0 QSPI"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"CPOL"}),(0,i.jsx)(n.td,{children:"Clock polarity"}),(0,i.jsx)(n.td,{children:"\u65f6\u949f\u6781\u6027"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"CPHA"}),(0,i.jsx)(n.td,{children:"Clock phase"}),(0,i.jsx)(n.td,{children:"\u65f6\u949f\u76f8\u4f4d"})]})]})]}),"\n",(0,i.jsx)(n.h3,{id:"12-\u6a21\u5757\u7b80\u4ecb",children:"1.2. \u6a21\u5757\u7b80\u4ecb"}),"\n",(0,i.jsx)(n.p,{children:"SPI (Serial Peripheral Interface) \u6700\u521d\u662f Motorola \u63d0\u51fa\u76844\u7ebf\u540c\u6b65\u4e32\u884c\u6570\u636e\u4f20\u8f93\u63a5\u53e3\uff0c \u662f\u4e00\u79cd\u9ad8\u901f\u3001\u5168\u53cc\u5de5\u7684\u540c\u6b65\u901a\u4fe1\u603b\u7ebf\u3002\u7531\u4e8e\u5176\u5b9e\u73b0\u6bd4\u8f83\u7b80\u5355\uff0c\u6ca1\u6709\u4e13\u5229\u9650\u5236\u7b49\uff0c\u56e0\u6b64\u5728\u5404\u79cd\u5668\u4ef6\u4e2d\u5f97\u5230\u5e7f\u6cdb\u7684\u5e94\u7528\u3002 SPI \u603b\u7ebf\u662f\u4e00\u79cd\u884c\u4e1a\u4e8b\u5b9e\u6807\u51c6\uff0c\u5e76\u6ca1\u6709\u7edf\u4e00\u7684\u6807\u51c6\u5316\u7ec4\u7ec7\uff0c\u4e0d\u540c\u5382\u5546\u5728\u5b9e\u9645\u5e94\u7528\u4e2d\u6f14\u5316\u51fa\u591a\u79cd\u5de5\u4f5c\u6a21\u5f0f\u3002"}),"\n",(0,i.jsx)(n.p,{children:"SPI \u603b\u7ebf\u63a5\u53e3\u7684\u5e94\u7528\u9886\u57df\uff1a"}),"\n",(0,i.jsxs)(n.blockquote,{children:["\n",(0,i.jsxs)(n.ul,{children:["\n",(0,i.jsx)(n.li,{children:"\u5b58\u50a8\u8bbe\u5907\uff1aFlash\u3001SD\u3001MMC\u3001EEPROM \u7b49"}),"\n",(0,i.jsx)(n.li,{children:"\u4f20\u611f\u5668\uff1a\u6e29\u5ea6\u4f20\u611f\u5668\u3001\u538b\u529b\u4f20\u611f\u5668\u7b49"}),"\n",(0,i.jsx)(n.li,{children:"ADC/DAC"}),"\n",(0,i.jsx)(n.li,{children:"Audio Codec"}),"\n",(0,i.jsx)(n.li,{children:"LCD \u663e\u793a\u5c4f\u5e55"}),"\n",(0,i.jsx)(n.li,{children:"\u89e6\u6478\u5c4f\u5e55"}),"\n",(0,i.jsx)(n.li,{children:"RTC"}),"\n",(0,i.jsx)(n.li,{children:"\u6570\u5b57\u7535\u4f4d\u8ba1"}),"\n",(0,i.jsx)(n.li,{children:"\u6e38\u620f\u63a7\u5236\u5668\u7b49"}),"\n"]}),"\n"]}),"\n",(0,i.jsx)(n.p,{children:"Artinchip SPI \u652f\u6301\uff1a"}),"\n",(0,i.jsxs)(n.blockquote,{children:["\n",(0,i.jsxs)(n.ul,{children:["\n",(0,i.jsx)(n.li,{children:"\u5168\u53cc\u5de5\u3001\u534a\u53cc\u5de5\u6a21\u5f0f"}),"\n",(0,i.jsx)(n.li,{children:"DMA \u8bfb\u5199\u6a21\u5f0f"}),"\n",(0,i.jsx)(n.li,{children:"CPU \u8bfb\u5199\u6a21\u5f0f"}),"\n",(0,i.jsx)(n.li,{children:"\u6700\u9ad8\u5de5\u4f5c\u9891\u7387 100MHz"}),"\n",(0,i.jsx)(n.li,{children:"\u652f\u6301\u56db\u7ebf\u5236\u6a21\u5f0f\uff1a\u6807\u51c64\u7ebf SPI\u3001DUAL SPI\u3001QUAD SPI"}),"\n",(0,i.jsx)(n.li,{children:"\u652f\u6301\u4e09\u7ebf\u5236\u6a21\u5f0f"}),"\n",(0,i.jsx)(n.li,{children:"\u6570\u636e\u4f4d\u4f20\u8f93\u7684\u6a21\u5f0f\u53ef\u914d\u7f6e\uff0cCPOL \u548c CPHA"}),"\n"]}),"\n"]}),"\n",(0,i.jsx)(n.h4,{id:"121-\u6807\u51c64\u7ebf-spi",children:"1.2.1. \u6807\u51c64\u7ebf SPI"}),"\n",(0,i.jsx)(n.p,{children:"\u8fd9\u662f\u4e00\u79cd\u56db\u7ebf\u5236\u7684 SPI \u8fde\u63a5\u548c\u5de5\u4f5c\u6a21\u5f0f\u3002"}),"\n",(0,i.jsx)(n.p,{children:(0,i.jsx)(n.img,{src:"https://photos.100ask.net/artinchip-docs/d213-devkit/4line_standard_spi1-17067597242851.png",alt:"../../../_https://photos.100ask.net/artinchip-docs/d213-devkit/4line_standard_spi1.png"})}),"\n",(0,i.jsxs)(n.p,{children:["\u56fe 7.35 ",(0,i.jsx)(n.em,{children:"\u56db\u7ebf\u5236\u6807\u51c6 SPI"})]}),"\n",(0,i.jsx)(n.h4,{id:"122-dual-spi",children:"1.2.2. DUAL SPI"}),"\n",(0,i.jsx)(n.p,{children:"\u4e3b\u673a\u7aef\u7684 MISO \u4e3a SIO0, MOSI \u4e3a SIO1\uff0c\u5e38\u7528\u4e8e SPI Flash\u3002"}),"\n",(0,i.jsx)(n.p,{children:(0,i.jsx)(n.img,{src:"https://photos.100ask.net/artinchip-docs/d213-devkit/dual_spi1-17067597468443.png",alt:"../../../_https://photos.100ask.net/artinchip-docs/d213-devkit/dual_spi1.png"})}),"\n",(0,i.jsxs)(n.p,{children:["\u56fe 7.36 ",(0,i.jsx)(n.em,{children:"\u56db\u7ebf\u5236 DUAL SPI"})]}),"\n",(0,i.jsx)(n.h4,{id:"123-quad-spi",children:"1.2.3. QUAD SPI"}),"\n",(0,i.jsx)(n.p,{children:"\u4e3b\u673a\u7aef\u7684 MOSI \u4e3a IO0, MISO \u4e3a IO1, WP \u4e3a IO2, HOLD \u4e3a IO3\uff0c\u5e38\u7528\u4e8e SPI Flash\u3002"}),"\n",(0,i.jsx)(n.p,{children:(0,i.jsx)(n.img,{src:"https://photos.100ask.net/artinchip-docs/d213-devkit/quad_spi1-17067597902475.png",alt:"../../../_https://photos.100ask.net/artinchip-docs/d213-devkit/quad_spi1.png"})}),"\n",(0,i.jsxs)(n.p,{children:["\u56fe 7.37 ",(0,i.jsx)(n.em,{children:"\u56db\u7ebf\u5236 QUAD SPI"})]}),"\n",(0,i.jsx)(n.h4,{id:"124-\u4e09\u7ebf\u5236-spi",children:"1.2.4. \u4e09\u7ebf\u5236 SPI"}),"\n",(0,i.jsx)(n.p,{children:"\u4e09\u7ebf\u5236 SPI \u5e38\u7528\u4e8e\u5de5\u4e1a\u63a7\u5236\u7c7b\u573a\u666f\u3002\u8fd9\u79cd\u63a5\u7ebf\u65b9\u5f0f\uff0c\u4e3b\u673a\u7aef\u4f7f\u7528 MOSI \u4f5c\u4e3a DIO\u3002"}),"\n",(0,i.jsx)(n.p,{children:(0,i.jsx)(n.img,{src:"https://photos.100ask.net/artinchip-docs/d213-devkit/3line_spi1-17067598005407.png",alt:"../../../_https://photos.100ask.net/artinchip-docs/d213-devkit/3line_spi1.png"})}),"\n",(0,i.jsxs)(n.p,{children:["\u56fe 7.38 ",(0,i.jsx)(n.em,{children:"\u4e09\u7ebf\u5236 SPI"})]}),"\n",(0,i.jsx)(n.h4,{id:"125-cpol-\u4e0e-cpha",children:"1.2.5. CPOL \u4e0e CPHA"}),"\n",(0,i.jsx)(n.p,{children:"CPHA \u662f\u65f6\u949f\u76f8\u4f4d\uff0cCPOL \u662f\u65f6\u949f\u6781\u6027\uff0c\u4e24\u8005\u7684\u4e0d\u540c\u7ec4\u5408\u662f SPI \u6570\u636e\u4f20\u8f93\u7684\u4e0d\u540c\u6a21\u5f0f\u3002"}),"\n",(0,i.jsxs)(n.table,{children:[(0,i.jsx)(n.thead,{children:(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.th,{children:"CPHA"}),(0,i.jsx)(n.th,{children:"\u8bf4\u660e"})]})}),(0,i.jsxs)(n.tbody,{children:[(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"0"}),(0,i.jsx)(n.td,{children:"\u6570\u636e\u91c7\u6837\u5728\u7b2c1\u4e2a\u8fb9\u6cbf\uff0c\u6570\u636e\u53d1\u9001\u5728\u7b2c2\u4e2a\u8fb9\u6cbf"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"1"}),(0,i.jsx)(n.td,{children:"\u6570\u636e\u91c7\u6837\u5728\u7b2c2\u4e2a\u8fb9\u6cbf\uff0c\u6570\u636e\u53d1\u9001\u5728\u7b2c1\u4e2a\u8fb9\u6cbf"})]})]})]}),"\n",(0,i.jsxs)(n.table,{children:[(0,i.jsx)(n.thead,{children:(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.th,{children:"CPOL"}),(0,i.jsx)(n.th,{children:"\u8bf4\u660e"})]})}),(0,i.jsxs)(n.tbody,{children:[(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"0"}),(0,i.jsx)(n.td,{children:"\u7a7a\u95f2\u72b6\u6001\u65f6\uff0cSCK \u4e3a\u4f4e\u7535\u5e73"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"1"}),(0,i.jsx)(n.td,{children:"\u7a7a\u95f2\u72b6\u6001\u65f6\uff0cSCK \u4e3a\u9ad8\u7535\u5e73"})]})]})]}),"\n",(0,i.jsxs)(n.table,{children:[(0,i.jsx)(n.thead,{children:(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.th,{children:"Mode"}),(0,i.jsx)(n.th,{children:"\u503c"}),(0,i.jsx)(n.th,{children:"\u8bf4\u660e"})]})}),(0,i.jsxs)(n.tbody,{children:[(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"0"}),(0,i.jsx)(n.td,{children:"CPOL=0, CPHA=0"}),(0,i.jsx)(n.td,{children:"\u7a7a\u95f2\u65f6\uff0cSCK \u5904\u4e8e\u4f4e\u7535\u5e73\u6570\u636e\u91c7\u6837\u5728\u4e0a\u5347\u6cbf\uff0c\u4e0b\u964d\u6cbf\u4fdd\u6301"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"1"}),(0,i.jsx)(n.td,{children:"CPOL=0, CPHA=1"}),(0,i.jsx)(n.td,{children:"\u7a7a\u95f2\u65f6\uff0cSCK \u5904\u4e8e\u9ad8\u7535\u5e73\u6570\u636e\u91c7\u6837\u5728\u4e0b\u964d\u6cbf\uff0c\u4e0a\u5347\u6cbf\u4fdd\u6301"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"2"}),(0,i.jsx)(n.td,{children:"CPOL=1, CPHA=0"}),(0,i.jsx)(n.td,{children:"\u7a7a\u95f2\u65f6\uff0cSCK \u5904\u4e8e\u4f4e\u7535\u5e73\u6570\u636e\u91c7\u6837\u5728\u4e0b\u964d\u6cbf\uff0c\u4e0a\u5347\u6cbf\u4fdd\u6301"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"3"}),(0,i.jsx)(n.td,{children:"CPOL=1, CPHA=1"}),(0,i.jsx)(n.td,{children:"\u7a7a\u95f2\u65f6\uff0cSCK \u5904\u4e8e\u9ad8\u7535\u5e73\u6570\u636e\u91c7\u6837\u5728\u4e0a\u5347\u6cbf\uff0c\u4e0b\u964d\u6cbf\u4fdd\u6301"})]})]})]}),"\n",(0,i.jsx)(n.h2,{id:"2-\u53c2\u6570\u914d\u7f6e",children:"2. \u53c2\u6570\u914d\u7f6e"}),"\n",(0,i.jsx)(n.h3,{id:"21-\u5185\u6838\u914d\u7f6e",children:"2.1. \u5185\u6838\u914d\u7f6e"}),"\n",(0,i.jsx)(n.p,{children:"\u4f7f\u80fd SPI \u76f8\u5173\u7684\u5185\u6838\u9a71\u52a8\uff0c\u53ef\u5728\u901a\u8fc7\u4e0b\u5217\u547d\u4ee4\u8fdb\u884c\u914d\u7f6e\uff08\u5728 SDK \u9876\u5c42\u76ee\u5f55\u6267\u884c\uff09:"}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"make linux-menuconfig\n"})}),"\n",(0,i.jsx)(n.p,{children:"\u5728\u5185\u6838\u7684\u914d\u7f6e\u754c\u9762\u4e2d\uff0c\u8fdb\u884c\u4e0b\u5217\u7684\u9009\u62e9:"}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"Device Drivers  ---\x3e\n    [*] SPI support  ---\x3e\n        <*>   Artinchip SPI controller\n        ......\n    [*] DMA Engine support  ---\x3e\n        <*>   Artinchip SoCs DMA support\n"})}),"\n",(0,i.jsx)(n.p,{children:"\u8fdb\u884c\u5982\u4e0a\u7684\u914d\u7f6e\u4e4b\u540e\uff0c\u5185\u6838 SPI \u9a71\u52a8\u4f7f\u80fd\uff0c\u5e76\u4e14 SPI \u53ef\u4f7f\u7528 DMA \u8fdb\u884c\u6570\u636e\u4f20\u8f93\u3002"}),"\n",(0,i.jsx)(n.h3,{id:"22-dts-\u914d\u7f6e",children:"2.2. DTS \u914d\u7f6e"}),"\n",(0,i.jsx)(n.p,{children:"\u82af\u7247\u7ea7\u7684 DTS:"}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:'spi0: spi@10400000 {\n    compatible = "artinchip,aic-spi-v1.0";\n    reg = <0x0 0x10400000 0x0 0x1000>;\n    interrupts-extended = <&plic0 44 IRQ_TYPE_LEVEL_HIGH>;\n    clocks = <&cmu CLK_SPI0>;\n    resets = <&rst RESET_SPI0>;\n    dmas = <&dma DMA_SPI0>, <&dma DMA_SPI0>;\n    dma-names = "rx", "tx";\n    #address-cells = <1>;\n    #size-cells = <0>;\n    spi-max-frequency = <24000000>;\n};\n\nspi1: spi@10410000 {\n    compatible = "artinchip,aic-spi-v1.0";\n    reg = <0x0 0x10410000 0x0 0x1000>;\n    interrupts-extended = <&plic0 45 IRQ_TYPE_LEVEL_HIGH>;\n    clocks = <&cmu CLK_SPI1>;\n    resets = <&rst RESET_SPI1>;\n    dmas = <&dma DMA_SPI1>, <&dma DMA_SPI1>;\n    dma-names = "rx", "tx";\n    #address-cells = <1>;\n    #size-cells = <0>;\n    spi-max-frequency = <24000000>;\n};\n'})}),"\n",(0,i.jsxs)(n.p,{children:["\u5176\u4e2d\u677f\u7ea7\u7684\u914d\u7f6e ",(0,i.jsx)(n.code,{children:"board.dts"})," \u4e2d\u9700\u8981\u4f7f\u80fd\u8be5\u6a21\u5757\uff0c\u5e76\u4e14\u6839\u636e\u5b9e\u9645\u60c5\u51b5\uff0c\u914d\u7f6e\u6700\u5927\u5de5\u4f5c\u9891\u7387\uff1a"]}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:'&spi0 {\n    pinctrl-names = "default";\n    pinctrl-0 = <&spi0_pins_a>;\n    spi-max-frequency = <100000000>;\n    status = "okay";\n};\n\n&spi1 {\n    pinctrl-names = "default";\n    pinctrl-0 = <&spi1_pins_a>;\n    spi-max-frequency = <100000000>;\n    status = "okay";\n};\n'})}),"\n",(0,i.jsxs)(n.p,{children:[(0,i.jsx)(n.code,{children:"board-u-boot.dtsi"})," \u9700\u8981\u8bbe\u7f6e ",(0,i.jsx)(n.code,{children:"u-boot,dm-pre-reloc"})," \uff0c\u53ea\u6709\u8bbe\u7f6e\u4e86\u8be5\u6807\u8bb0\uff0cSPL \u4e2d\u624d\u53ef\u4ee5\u4f7f\u7528 SPI:"]}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"&spi0 {\n    u-boot,dm-pre-reloc;\n};\n\n&spi1 {\n    u-boot,dm-pre-reloc;\n};\n"})}),"\n",(0,i.jsx)(n.h2,{id:"3-\u8c03\u8bd5\u6307\u5357",children:"3. \u8c03\u8bd5\u6307\u5357"}),"\n",(0,i.jsx)(n.h3,{id:"31-\u8c03\u8bd5\u5f00\u5173",children:"3.1. \u8c03\u8bd5\u5f00\u5173"}),"\n",(0,i.jsx)(n.p,{children:"\u53ef\u901a\u8fc7\u5185\u6838\u914d\u7f6e\u4f7f\u80fd SPI \u6a21\u5757\u7684 DEBUG \u9009\u9879\u3002\u5728 SDK \u6839\u76ee\u5f55\u4e0b\u6267\u884c:"}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"make linux-menuconfig (or make km)\n"})}),"\n",(0,i.jsx)(n.p,{children:"\u8fdb\u5165\u5185\u6838\u7684\u914d\u7f6e\u754c\u9762:"}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"Linux\n    Kernel hacking\n        Artinchip Debug\n            [*] SPI driver debug\n"})}),"\n",(0,i.jsx)(n.p,{children:"\u52fe\u9009\u4f7f\u80fd\u8be5 DEBUG \u9009\u9879\u540e\uff1a"}),"\n",(0,i.jsxs)(n.blockquote,{children:["\n",(0,i.jsxs)(n.ol,{children:["\n",(0,i.jsxs)(n.li,{children:["SPI \u7684\u9a71\u52a8\u6e90\u7801\u5c06\u4ee5 ",(0,i.jsx)(n.code,{children:"-O0"})," \u7f16\u8bd1"]}),"\n",(0,i.jsx)(n.li,{children:"SPI \u9a71\u52a8\u4e2d\u7684 pr_dbg() \u548c dev_dbg() \u8c03\u8bd5\u4fe1\u606f\u4f1a\u88ab\u7f16\u8bd1"}),"\n"]}),"\n"]}),"\n",(0,i.jsxs)(n.p,{children:["\u5982\u679c\u9700\u8981\u770b\u5230 pr_dbg() \u548c dev_dbg() \u7684\u6253\u5370\u4fe1\u606f\uff0c\u8fd8\u9700\u8981\u8bbe\u7f6e ",(0,i.jsx)(n.code,{children:"loglevel=8"})," \u3002"]}),"\n",(0,i.jsxs)(n.p,{children:["\u82e5\u9700\u8981\u5728\u542f\u52a8\u8fc7\u7a0b\u4e2d\u5373\u53ef\u770b\u5230\u6253\u5370\uff0c\u9700\u8981\u5728 ",(0,i.jsx)(n.code,{children:"env.txt"})," \u4e2d\u4fee\u6539 bootargs\uff0c\u589e\u52a0 ",(0,i.jsx)(n.code,{children:"loglevel=8"})," \u3002 \u82e5\u4ec5\u9700\u8981\u5728\u677f\u5b50\u542f\u52a8\u5230 Linux shell \u540e\u4f7f\u80fd\u76f8\u5173\u6253\u5370\uff0c\u53ef\u4ee5\u901a\u8fc7\u4e0b\u5217\u547d\u4ee4\u8c03\u6574 loglevel\uff1a"]}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"echo 8 > /proc/sys/kernel/printk\n"})}),"\n",(0,i.jsx)(n.h2,{id:"4-\u6d4b\u8bd5\u6307\u5357",children:"4. \u6d4b\u8bd5\u6307\u5357"}),"\n",(0,i.jsx)(n.h2,{id:"5-\u8bbe\u8ba1\u8bf4\u660e",children:"5. \u8bbe\u8ba1\u8bf4\u660e"}),"\n",(0,i.jsx)(n.h3,{id:"51-\u6e90\u7801\u8bf4\u660e",children:"5.1. \u6e90\u7801\u8bf4\u660e"}),"\n",(0,i.jsxs)(n.table,{children:[(0,i.jsx)(n.thead,{children:(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.th,{children:"\u76f8\u5173\u6a21\u5757"}),(0,i.jsx)(n.th,{children:"\u6e90\u7801\u8def\u5f84"})]})}),(0,i.jsxs)(n.tbody,{children:[(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"SPI subsystem"}),(0,i.jsx)(n.td,{children:"source/linux-5.10/drivers/spi/"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"Driver"}),(0,i.jsx)(n.td,{children:"source/linux-5.10/drivers/spi/"})]})]})]}),"\n",(0,i.jsx)(n.h3,{id:"52-\u6a21\u5757\u67b6\u6784",children:"5.2. \u6a21\u5757\u67b6\u6784"}),"\n",(0,i.jsx)(n.p,{children:(0,i.jsx)(n.img,{src:"https://photos.100ask.net/artinchip-docs/d213-devkit/spi_kernel_arch1-17067599780729.png",alt:"../../../_https://photos.100ask.net/artinchip-docs/d213-devkit/spi_kernel_arch1.png"})}),"\n",(0,i.jsxs)(n.p,{children:["\u56fe 7.39 ",(0,i.jsx)(n.em,{children:"\u5185\u6838 SPI \u6846\u56fe"})]}),"\n",(0,i.jsx)(n.p,{children:"\u7531\u4e8e\u4f7f\u7528 SPI \u7684\u5916\u8bbe\u8f83\u591a\uff0c\u5185\u6838\u4e2d\u901a\u8fc7 SPI \u5b50\u7cfb\u7edf\u6765\u652f\u6301\u5404\u79cd SPI \u5916\u8bbe\uff0c\u6574\u4f53\u67b6\u6784\u5982\u4e0a\u56fe\u6240\u793a\uff0c\u5305\u62ec\uff1a"}),"\n",(0,i.jsxs)(n.blockquote,{children:["\n",(0,i.jsxs)(n.ul,{children:["\n",(0,i.jsx)(n.li,{children:"Artinchip SPI \u9a71\u52a8"}),"\n",(0,i.jsx)(n.li,{children:"SPI Core"}),"\n",(0,i.jsx)(n.li,{children:"SPI-MEM"}),"\n",(0,i.jsx)(n.li,{children:"\u9762\u5411\u5185\u6838\u7684 API"}),"\n",(0,i.jsx)(n.li,{children:"\u9762\u5411\u7528\u6237\u7a7a\u95f4\u7684\u63a5\u53e3\uff08SPIDEV\uff09"}),"\n"]}),"\n"]}),"\n",(0,i.jsx)(n.p,{children:"\u7531\u4e8e SPI \u4f20\u8f93\u9700\u8981\u4f7f\u7528 DMA\uff0c\u56e0\u6b64 DMA \u5b50\u7cfb\u7edf\u662f\u4e00\u4e2a\u76f8\u5173\u6a21\u5757\u3002"}),"\n",(0,i.jsx)(n.h3,{id:"53-\u5173\u952e\u6d41\u7a0b",children:"5.3. \u5173\u952e\u6d41\u7a0b"}),"\n",(0,i.jsx)(n.h4,{id:"531-\u521d\u59cb\u5316",children:"5.3.1. \u521d\u59cb\u5316"}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:'aic_spi_probe();\n|-> irq = platform_get_irq(pdev, 0);\n|-> ctlr = spi_alloc_master(&pdev->dev, sizeof(struct aic_spi));\n|-> platform_set_drvdata(pdev, ctlr);\n|-> aicspi->dma_rx = dma_request_slave_channel(aicspi->dev, "rx");\n|-> aicspi->dma_tx = dma_request_slave_channel(aicspi->dev, "tx");\n    |-> request_irq(aicspi->irq, aic_spi_handle_irq, 0, aicspi->dev_name, aicspi);\n|-> spi_register_controller(ctlr);\n'})}),"\n",(0,i.jsx)(n.h4,{id:"532-\u4e2d\u65ad\u6d41\u7a0b",children:"5.3.2. \u4e2d\u65ad\u6d41\u7a0b"}),"\n",(0,i.jsx)(n.p,{children:"SPI \u63a7\u5236\u5668\u9a71\u52a8\u4e2d\u7684\u4e2d\u65ad\u5904\u7406\u5e76\u4e0d\u590d\u6742\uff0c\u5f53\u4e2d\u65ad\u53d1\u751f\u65f6\uff0c\u9996\u5148\u5728 irq handler \u4e2d\u8bfb\u53d6\u76f8\u5173\u72b6\u6001\u5bc4\u5b58\u5668\uff0c \u7136\u540e\u5224\u65ad\u5982\u4f55\u5904\u7406\uff1a"}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"static irqreturn_t aic_spi_handle_irq(int irq, void *dev_id)\n{\n    ...\n\n    spi_ctlr_pending_irq_clr(status, base_addr);\n    /* master mode, Transfer Complete Interrupt */\n    if (status & ISR_BIT_TC) {\n        ...\n        spi_ctlr_irq_disable(ISR_BIT_TC | ISR_BIT_ERRS, base_addr);\n        spi_finalize_current_transfer(aicspi->ctlr);    // \u4f20\u8f93\u5b8c\u6210\uff0c\u901a\u77e5\u8c03\u7528\u8005\n        ...\n        return IRQ_HANDLED;\n    } else if (status & ISR_BIT_ERRS) {\n        ...\n        spi_ctlr_irq_disable(ISR_BIT_TC | ISR_BIT_ERRS, base_addr);\n        spi_ctlr_soft_reset(base_addr);                 // \u4f20\u8f93\u51fa\u9519\uff0creset \u63a7\u5236\u5668\n        spi_finalize_current_transfer(aicspi->ctlr);\n        ...\n        return IRQ_HANDLED;\n    }\n    ...\n    return IRQ_NONE;\n}\n"})}),"\n",(0,i.jsx)(n.h3,{id:"54-\u6570\u636e\u7ed3\u6784",children:"5.4. \u6570\u636e\u7ed3\u6784"}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"enum spi_mode_type {\n    SINGLE_HALF_DUPLEX_RX,\n    SINGLE_HALF_DUPLEX_TX,\n    SINGLE_FULL_DUPLEX_RX_TX,\n    DUAL_HALF_DUPLEX_RX,\n    DUAL_HALF_DUPLEX_TX,\n    QUAD_HALF_DUPLEX_RX,\n    QUAD_HALF_DUPLEX_TX,\n    MODE_TYPE_NULL,\n};\n"})}),"\n",(0,i.jsx)(n.p,{children:"\u8bbe\u5907\u6570\u636e\u7ed3\u6784\u3002"}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"struct aic_spi {\n    struct device *dev;                 // \u8bbe\u5907\u6307\u9488\n    struct spi_controller *ctlr;        // SPI CORE \u7684\u63a7\u5236\u5668\u6307\u9488\n    void __iomem *base_addr;            // \u6620\u5c04\u540e\u7684 SPI \u63a7\u5236\u5668\u5730\u5740\n    struct clk *mclk;                   // SPI \u63a7\u5236\u5668\u7684\u65f6\u949f\n    struct reset_control *rst;          // SPI \u63a7\u5236\u5668\u7684\u590d\u4f4d\n    struct dma_chan *dma_rx;            // SPI \u63a7\u5236\u5668\u7684\u63a5\u6536 DMA Channel\n    struct dma_chan *dma_tx;            // SPI \u63a7\u5236\u5668\u7684\u53d1\u9001 DMA Channel\n    dma_addr_t dma_addr_rx;             // SPI \u63a7\u5236\u5668 RX FIFO \u5730\u5740\n    dma_addr_t dma_addr_tx;             // SPI \u63a7\u5236\u5668 TX FIFO \u5730\u5740\n    enum spi_mode_type mode_type;\n    unsigned int irq;                   // \u4e2d\u65ad\u53f7\n    char dev_name[48];\n    spinlock_t lock;\n};\n"})}),"\n",(0,i.jsx)(n.h3,{id:"55-\u63a5\u53e3\u8bbe\u8ba1",children:"5.5. \u63a5\u53e3\u8bbe\u8ba1"}),"\n",(0,i.jsx)(n.h4,{id:"551-aic_spi_setup",children:"5.5.1. aic_spi_setup"}),"\n",(0,i.jsxs)(n.table,{children:[(0,i.jsx)(n.thead,{children:(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.th,{children:(0,i.jsx)(n.strong,{children:"\u51fd\u6570\u539f\u578b"})}),(0,i.jsx)(n.th,{children:"int aic_spi_setup(struct spi_device *spi)"})]})}),(0,i.jsxs)(n.tbody,{children:[(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u529f\u80fd\u8bf4\u660e"})}),(0,i.jsx)(n.td,{children:"SPI \u8bbe\u5907\u7684\u4f20\u8f93\u4f4d\u5bbd\u3001\u6a21\u5f0f\u7684\u68c0\u67e5\u548c\u914d\u7f6e"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u53c2\u6570\u5b9a\u4e49"})}),(0,i.jsx)(n.td,{children:"struct spi_device *spiSPI \u8bbe\u5907\u6307\u9488"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u8fd4\u56de\u503c"})}),(0,i.jsx)(n.td,{children:"0: \u6210\u529f\u5176\u4ed6: \u5931\u8d25"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u6ce8\u610f\u4e8b\u9879"})}),(0,i.jsx)(n.td,{})]})]})]}),"\n",(0,i.jsx)(n.h4,{id:"552-aic_spi_set_cs",children:"5.5.2. aic_spi_set_cs"}),"\n",(0,i.jsxs)(n.table,{children:[(0,i.jsx)(n.thead,{children:(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.th,{children:(0,i.jsx)(n.strong,{children:"\u51fd\u6570\u539f\u578b"})}),(0,i.jsx)(n.th,{children:"void aic_spi_set_cs(struct spi_device *spi, bool cs_high)"})]})}),(0,i.jsxs)(n.tbody,{children:[(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u529f\u80fd\u8bf4\u660e"})}),(0,i.jsx)(n.td,{children:"\u8bbe\u7f6e SPI \u8bbe\u5907\u7684\u7247\u9009\u4fe1\u53f7"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u53c2\u6570\u5b9a\u4e49"})}),(0,i.jsx)(n.td,{children:"struct spi_device *spiSPI \u8bbe\u5907\u6307\u9488bool cs_high\u662f\u5426\u9009\u62e9\u8be5\u8bbe\u5907"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u8fd4\u56de\u503c"})}),(0,i.jsx)(n.td,{children:"\u65e0"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u6ce8\u610f\u4e8b\u9879"})}),(0,i.jsx)(n.td,{})]})]})]}),"\n",(0,i.jsx)(n.h4,{id:"553-aic_spi_max_transfer_size",children:"5.5.3. aic_spi_max_transfer_size"}),"\n",(0,i.jsxs)(n.table,{children:[(0,i.jsx)(n.thead,{children:(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.th,{children:(0,i.jsx)(n.strong,{children:"\u51fd\u6570\u539f\u578b"})}),(0,i.jsx)(n.th,{children:"size_t aic_spi_max_transfer_size(struct spi_device *spi)"})]})}),(0,i.jsxs)(n.tbody,{children:[(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u529f\u80fd\u8bf4\u660e"})}),(0,i.jsx)(n.td,{children:"SPI CORE \u83b7\u53d6\u5f53\u524d SPI \u63a7\u5236\u5668\u5355\u6b21\u6700\u5927\u53ef\u4f20\u8f93\u7684\u6570\u636e\u957f\u5ea6"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u53c2\u6570\u5b9a\u4e49"})}),(0,i.jsx)(n.td,{children:"struct spi_device *spiSPI \u8bbe\u5907\u6307\u9488"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u8fd4\u56de\u503c"})}),(0,i.jsx)(n.td,{children:"\u5355\u6b21\u53ef\u4f20\u8f93\u7684\u6570\u636e\u957f\u5ea6"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u6ce8\u610f\u4e8b\u9879"})}),(0,i.jsx)(n.td,{})]})]})]}),"\n",(0,i.jsx)(n.h4,{id:"554-aic_spi_transfer_one",children:"5.5.4. aic_spi_transfer_one"}),"\n",(0,i.jsxs)(n.table,{children:[(0,i.jsx)(n.thead,{children:(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.th,{children:(0,i.jsx)(n.strong,{children:"\u51fd\u6570\u539f\u578b"})}),(0,i.jsx)(n.th,{children:"int aic_spi_transfer_one(struct spi_controller *ctlr,struct spi_device *spi, struct spi_transfer *t)"})]})}),(0,i.jsxs)(n.tbody,{children:[(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u529f\u80fd\u8bf4\u660e"})}),(0,i.jsx)(n.td,{children:"\u6267\u884c\u4e00\u6b21\u4f20\u8f93"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u53c2\u6570\u5b9a\u4e49"})}),(0,i.jsx)(n.td,{children:"struct spi_controller *ctlrSPI \u63a7\u5236\u5668\u6307\u9488struct spi_device *spiSPI \u8bbe\u5907\u6307\u9488struct spi_transfer *t\u5355\u6b21 SPI \u4f20\u8f93\u7ed3\u6784\u4f53\u6307\u9488"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u8fd4\u56de\u503c"})}),(0,i.jsx)(n.td,{children:"0: \u6210\u529f\u5176\u4ed6: \u5931\u8d25"})]}),(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:(0,i.jsx)(n.strong,{children:"\u6ce8\u610f\u4e8b\u9879"})}),(0,i.jsx)(n.td,{})]})]})]}),"\n",(0,i.jsx)(n.h2,{id:"6-\u5e38\u89c1\u95ee\u9898",children:"6. \u5e38\u89c1\u95ee\u9898"}),"\n",(0,i.jsx)(n.h3,{id:"61-\u5982\u4f55\u6dfb\u52a0\u65b0\u7684-spi-nand-\u8bbe\u5907",children:"6.1. \u5982\u4f55\u6dfb\u52a0\u65b0\u7684 SPI NAND \u8bbe\u5907"}),"\n",(0,i.jsx)(n.h4,{id:"611-\u9a71\u52a8\u5c42\u6b21\u5173\u7cfb",children:"6.1.1. \u9a71\u52a8\u5c42\u6b21\u5173\u7cfb"}),"\n",(0,i.jsxs)(n.p,{children:["SPI NAND \u5c5e\u4e8e SPI \u7684\u4ece\u8bbe\u5907\uff0c\u5728\u5185\u6838\u4e2d\u76f8\u5173\u9a71\u52a8\u901a\u8fc7 ",(0,i.jsx)(n.code,{children:"SPI MEM"})," \u5bf9\u63a5\u5230 SPI \u5b50\u7cfb\u7edf\uff0c\u5982 ",(0,i.jsx)(n.a,{href:"design_introduce.html#ref-to-spi-kernel-arch",children:"\u56fe 7.39"})," \u6240\u793a\u3002 \u5728 SPI \u63a7\u5236\u5668\u521d\u59cb\u5316\u65f6\uff0cSPI \u9a71\u52a8\u4f1a\u68c0\u67e5\u8be5\u63a7\u5236\u5668\u4e0b\u662f\u5426\u6709\u6302\u8f7d\u7684 SPI NAND\uff0c\u6709\u5219\u6dfb\u52a0\u5230 SPI BUS \u4e2d\u3002"]}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"aic_spi_probe(dev);\n|-> spi_register_controller(ctlr);/spi_register_master(ctlr);\n    |   // spi_register_master \u662f\u4e00\u4e2a\u5b8f\n    |\n    |-> of_register_spi_devices(ctlr);\n        |-> spi = of_register_spi_device(ctlr, nc);\n            |-> spi = spi_alloc_device(ctlr);\n            |-> of_spi_parse_dt(ctlr, spi, nc);\n            |-> rc = spi_add_device(spi);\n                // \u5c06 SPI device \u6dfb\u52a0\u5230 SPI \u603b\u7ebf spi_bus_type \u4e2d\n"})}),"\n",(0,i.jsxs)(n.p,{children:["\u5728\u8c03\u7528 ",(0,i.jsx)(n.code,{children:"spi_add_device"})," \u7684\u8fc7\u7a0b\u4e2d\uff0c\u4f1a\u67e5\u627e\u548c\u5339\u914d\u5bf9\u5e94\u8bbe\u5907\u7684\u9a71\u52a8\u7a0b\u5e8f\uff08\u5982\u679c\u8fd9\u65f6\u5019\u5bf9 \u5e94\u7684\u9a71\u52a8\u7a0b\u5e8f\u8fd8\u6ca1\u6709\u88ab\u6dfb\u52a0\u5230\u7cfb\u7edf\u4e2d\uff0c\u5219\u5728\u8fd9\u91cc\u5148\u5c06\u8bbe\u5907\u6dfb\u52a0\u5230 Bus\uff0c\u7b49\u5230\u5bf9\u5e94\u9a71\u52a8\u7a0b\u5e8f \u88ab\u6dfb\u52a0\u8fdb\u6765\u65f6\uff0c\u518d\u8fdb\u884c\u5339\u914d\u3002\uff09"]}),"\n",(0,i.jsxs)(n.table,{children:[(0,i.jsx)(n.thead,{children:(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.th,{children:"\u6a21\u5757"}),(0,i.jsx)(n.th,{children:"\u9a71\u52a8\u6e90\u7801\u8def\u5f84"})]})}),(0,i.jsx)(n.tbody,{children:(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"SPI NAND"}),(0,i.jsx)(n.td,{children:"source/linux-5.10/drivers/mtd/nand/spi/"})]})})]}),"\n",(0,i.jsx)(n.h4,{id:"612-\u68c0\u67e5\u548c\u6dfb\u52a0\u65b0\u8bbe\u5907",children:"6.1.2. \u68c0\u67e5\u548c\u6dfb\u52a0\u65b0\u8bbe\u5907"}),"\n",(0,i.jsx)(n.p,{children:"\u5185\u6838\u4e2d\u6240\u652f\u6301\u7684 SPI NAND \u8bbe\u5907\u901a\u8fc7\u4e24\u7ea7\u5217\u8868\u8fdb\u884c\u8bbe\u7f6e\u3002"}),"\n",(0,i.jsxs)(n.p,{children:["\u9996\u5148\u68c0\u67e5 ",(0,i.jsx)(n.code,{children:"source/linux-5.10/drivers/mtd/nand/spi/core.c"})," \u4e2d\u7684 ",(0,i.jsx)(n.code,{children:"spinand_manufacturers"}),", \u67e5\u770b\u65b0\u8bbe\u5907\u7684\u5382\u5546\u662f\u5426\u5728\u5217\u8868\u4e4b\u4e2d\uff1a"]}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"static const struct spinand_manufacturer *spinand_manufacturers[] = {\n    &gigadevice_spinand_manufacturer,\n    &macronix_spinand_manufacturer,\n    &micron_spinand_manufacturer,\n    &paragon_spinand_manufacturer,\n    &toshiba_spinand_manufacturer,\n    &winbond_spinand_manufacturer,\n};\n"})}),"\n",(0,i.jsx)(n.p,{children:"\u518d\u68c0\u67e5\u5177\u4f53\u7684\u8bbe\u5907\u5382\u5546\u6587\u4ef6\uff0c\u5177\u4f53\u7684\u578b\u53f7\u662f\u5426\u5728\u5217\u8868\u4e4b\u4e2d\uff08 \u4ee5gigadevice \u4e3a\u4f8b\uff09:"}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:'static const struct spinand_info gigadevice_spinand_table[] = {\n    SPINAND_INFO("GD5F1GQ4UExxG",\n             SPINAND_ID(SPINAND_READID_METHOD_OPCODE_ADDR, 0xd1),\n             NAND_MEMORG(1, 2048, 128, 64, 1024, 20, 1, 1, 1),\n             NAND_ECCREQ(8, 512),\n             SPINAND_INFO_OP_VARIANTS(&read_cache_variants,\n                          &write_cache_variants,\n                          &update_cache_variants),\n             SPINAND_HAS_QE_BIT,\n             SPINAND_ECCINFO(&gd5fxgq4_variant2_ooblayout,\n                     gd5fxgq4uexxg_ecc_get_status)),\n\n    ......\n};\n'})}),"\n",(0,i.jsxs)(n.p,{children:["\u6b64\u5904\u68c0\u67e5\uff0c\u9700\u8981\u67e5\u627e\u65b0\u8bbe\u5907\u7684 Datasheet\uff0c\u627e\u5230\u8be5\u8bbe\u5907\u7684 Device ID\uff08\u53ef\u5728 Datasheet \u4e2d\u76f4\u63a5\u641c\u7d22 \u201cDevice ID\u201d\uff09\u3002 \u5e76\u67e5\u770b\u8be5 Device ID \u662f\u5426\u51fa\u73b0\u5728\u5217\u8868\u4e2d\u3002\u4f8b\u5982\u6b64\u5904 ",(0,i.jsx)(n.code,{children:"SPINAND_ID(SPINAND_READID_METHOD_OPCODE_ADDR, 0xd1),"})," \u7684\u6700\u540e\u4e00\u4e2a\u6570\u503c ",(0,i.jsx)(n.code,{children:"0xd1"})," \u5c31\u662f \u4e00\u4e2a Device ID \u503c\u3002"]}),"\n",(0,i.jsx)(n.p,{children:"\u5982\u679c\u4e0d\u5b58\u5728\uff0c\u5219\u53c2\u8003\u4e0a\u8ff0\u4f8b\u5b50\uff0c\u6dfb\u52a0\u4e00\u4e2a\u65b0\u7684\u8bbe\u5907\u8bb0\u5f55\u3002"}),"\n",(0,i.jsx)(n.h4,{id:"613-\u4fee\u6539-dts",children:"6.1.3. \u4fee\u6539 DTS"}),"\n",(0,i.jsx)(n.p,{children:"\u8981\u5728\u5b9e\u9645\u9879\u76ee\u4e2d\u4f7f\u7528 SPI NAND \u8bbe\u5907\uff0c\u8fd8\u9700\u8981\u4fee\u6539 DTS \u914d\u7f6e\u3002"}),"\n",(0,i.jsxs)(n.p,{children:[(0,i.jsx)(n.code,{children:"board.dts"})," \u5e94\u5728\u5177\u4f53\u7684 SPI \u63a7\u5236\u5668\u4e0b\u6dfb\u52a0 ",(0,i.jsx)(n.code,{children:"spi-nand"})," \u8bbe\u5907\u3002"]}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:'&spi1 {\n    pinctrl-names = "default";\n    pinctrl-0 = <&spi1_pins_a>;\n    status = "okay";\n    spi-max-frequency = <100000000>;\n    spi-flash@0 {\n        #address-cells = <1>;\n        #size-cells = <1>;\n        compatible = "spi-nand";\n        spi-max-frequency = <100000000>;\n        spi-tx-bus-width = <4>;\n        spi-rx-bus-width = <4>;\n        reg = <0>;\n        status = "okay";\n    };\n};\n'})}),"\n",(0,i.jsxs)(n.p,{children:["\u540c\u65f6\u8fd8\u9700\u5728 ",(0,i.jsx)(n.code,{children:"board-u-boot.dtsi"})," \u6587\u4ef6\u4e2d\uff0c\u5c06\u8be5\u8bbe\u5907\u6807\u8bb0\u4e3a ",(0,i.jsx)(n.code,{children:"u-boot,dm-pre-reloc"})," \uff0c\u4e0d\u7136 SPL \u65e0\u6cd5\u8bc6\u522b\u548c\u4f7f\u7528\u3002"]}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"&spi1 {\n    u-boot,dm-pre-reloc;\n    spi-flash@0 {\n        u-boot,dm-pre-reloc;\n    };\n};\n"})}),"\n",(0,i.jsx)(n.h3,{id:"62-\u5982\u4f55\u6dfb\u52a0\u65b0\u7684-spi-nor-\u8bbe\u5907",children:"6.2. \u5982\u4f55\u6dfb\u52a0\u65b0\u7684 SPI NOR \u8bbe\u5907"}),"\n",(0,i.jsx)(n.h4,{id:"621-\u9a71\u52a8\u5c42\u6b21\u5173\u7cfb",children:"6.2.1. \u9a71\u52a8\u5c42\u6b21\u5173\u7cfb"}),"\n",(0,i.jsxs)(n.p,{children:["SPI NOR \u5c5e\u4e8e SPI \u7684\u4ece\u8bbe\u5907\uff0c\u5728\u5185\u6838\u4e2d\u76f8\u5173\u9a71\u52a8\u901a\u8fc7 ",(0,i.jsx)(n.code,{children:"SPI MEM"})," \u5bf9\u63a5\u5230 SPI \u5b50\u7cfb\u7edf\uff0c\u5982 ",(0,i.jsx)(n.a,{href:"design_introduce.html#ref-to-spi-kernel-arch",children:"\u56fe 7.39"})," \u6240\u793a\u3002 \u5728 SPI \u63a7\u5236\u5668\u521d\u59cb\u5316\u65f6\uff0cSPI \u9a71\u52a8\u4f1a\u68c0\u67e5\u8be5\u63a7\u5236\u5668\u4e0b\u662f\u5426\u6709\u6302\u8f7d\u7684 SPI NOR\uff0c\u6709\u5219\u6dfb\u52a0\u5230 SPI BUS \u4e2d\u3002"]}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"aic_spi_probe(dev);\n|-> spi_register_controller(ctlr);/spi_register_master(ctlr);\n    |   // spi_register_master \u662f\u4e00\u4e2a\u5b8f\n    |\n    |-> of_register_spi_devices(ctlr);\n        |-> spi = of_register_spi_device(ctlr, nc);\n            |-> spi = spi_alloc_device(ctlr);\n            |-> of_spi_parse_dt(ctlr, spi, nc);\n            |-> rc = spi_add_device(spi);\n                // \u5c06 SPI device \u6dfb\u52a0\u5230 SPI \u603b\u7ebf spi_bus_type \u4e2d\n"})}),"\n",(0,i.jsxs)(n.p,{children:["\u5728\u8c03\u7528 ",(0,i.jsx)(n.code,{children:"spi_add_device"})," \u7684\u8fc7\u7a0b\u4e2d\uff0c\u4f1a\u67e5\u627e\u548c\u5339\u914d\u5bf9\u5e94\u8bbe\u5907\u7684\u9a71\u52a8\u7a0b\u5e8f\uff08\u5982\u679c\u8fd9\u65f6\u5019\u5bf9 \u5e94\u7684\u9a71\u52a8\u7a0b\u5e8f\u8fd8\u6ca1\u6709\u88ab\u6dfb\u52a0\u5230\u7cfb\u7edf\u4e2d\uff0c\u5219\u5728\u8fd9\u91cc\u5148\u5c06\u8bbe\u5907\u6dfb\u52a0\u5230 Bus\uff0c\u7b49\u5230\u5bf9\u5e94\u9a71\u52a8\u7a0b\u5e8f \u88ab\u6dfb\u52a0\u8fdb\u6765\u65f6\uff0c\u518d\u8fdb\u884c\u5339\u914d\u3002\uff09"]}),"\n",(0,i.jsxs)(n.table,{children:[(0,i.jsx)(n.thead,{children:(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.th,{children:"\u6a21\u5757"}),(0,i.jsx)(n.th,{children:"\u9a71\u52a8\u6e90\u7801\u8def\u5f84"})]})}),(0,i.jsx)(n.tbody,{children:(0,i.jsxs)(n.tr,{children:[(0,i.jsx)(n.td,{children:"SPI NOR"}),(0,i.jsx)(n.td,{children:"source/linux-5.10/drivers/mtd/spi-nor/"})]})})]}),"\n",(0,i.jsx)(n.h4,{id:"622-\u68c0\u67e5\u548c\u6dfb\u52a0\u65b0\u8bbe\u5907",children:"6.2.2. \u68c0\u67e5\u548c\u6dfb\u52a0\u65b0\u8bbe\u5907"}),"\n",(0,i.jsx)(n.p,{children:"\u5185\u6838\u4e2d\u6240\u652f\u6301\u7684 SPI NOR \u8bbe\u5907\u901a\u8fc7\u4e24\u7ea7\u5217\u8868\u8fdb\u884c\u8bbe\u7f6e\u3002"}),"\n",(0,i.jsxs)(n.p,{children:["\u9996\u5148\u68c0\u67e5 ",(0,i.jsx)(n.code,{children:"source/linux-5.10/drivers/mtd/spi-nor/core.c"})," \u4e2d\u7684 ",(0,i.jsx)(n.code,{children:"manufacturers"}),", \u67e5\u770b\u65b0\u8bbe\u5907\u7684\u5382\u5546\u662f\u5426\u5728\u5217\u8868\u4e4b\u4e2d\uff1a"]}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"static const struct spi_nor_manufacturer *manufacturers[] = {\n    &spi_nor_atmel,\n    &spi_nor_catalyst,\n    &spi_nor_eon,\n    &spi_nor_esmt,\n    &spi_nor_everspin,\n    &spi_nor_fujitsu,\n    &spi_nor_gigadevice,\n    &spi_nor_intel,\n    &spi_nor_issi,\n    &spi_nor_macronix,\n    &spi_nor_micron,\n    &spi_nor_st,\n    &spi_nor_spansion,\n    &spi_nor_sst,\n    &spi_nor_winbond,\n    &spi_nor_xilinx,\n    &spi_nor_xmc,\n    &spi_nor_boya,\n};\n"})}),"\n",(0,i.jsx)(n.p,{children:"\u518d\u68c0\u67e5\u5177\u4f53\u7684\u8bbe\u5907\u5382\u5546\u6587\u4ef6\uff0c\u5177\u4f53\u7684\u578b\u53f7\u662f\u5426\u5728\u5217\u8868\u4e4b\u4e2d\uff08 \u4ee5gigadevice \u4e3a\u4f8b\uff09:"}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:'static const struct flash_info gigadevice_parts[] = {\n    ......\n    { "gd25q256", INFO(0xc84019, 0, 64 * 1024, 512,\n               SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |\n               SPI_NOR_4B_OPCODES | SPI_NOR_HAS_LOCK |\n               SPI_NOR_HAS_TB | SPI_NOR_TB_SR_BIT6)\n        .fixups = &gd25q256_fixups },\n    ......\n};\n'})}),"\n",(0,i.jsxs)(n.p,{children:["\u6b64\u5904\u68c0\u67e5\uff0c\u9700\u8981\u67e5\u627e\u65b0\u8bbe\u5907\u7684 Datasheet\uff0c\u627e\u5230\u8be5\u8bbe\u5907\u7684 Manufacture \u548c Device ID\uff0c\u5e76\u67e5\u770b\u8be5 ID \u662f\u5426\u51fa\u73b0\u5728\u5217\u8868\u4e2d\u3002 \u4f8b\u5982\u6b64\u5904\u4e3a ",(0,i.jsx)(n.code,{children:"0xc84019"})," \uff0c\u5176\u4e2d Manufacture ID = ",(0,i.jsx)(n.code,{children:"0xc8"}),", Device ID ID[15",(0,i.jsxs)(n.del,{children:["8] = ",(0,i.jsx)(n.code,{children:"0x40"}),", ID[7"]}),"0] = ",(0,i.jsx)(n.code,{children:"0x19"})," \u3002"]}),"\n",(0,i.jsx)(n.p,{children:"\u5982\u679c\u4e0d\u5b58\u5728\uff0c\u5219\u53c2\u8003\u4e0a\u8ff0\u4f8b\u5b50\uff0c\u6dfb\u52a0\u4e00\u4e2a\u65b0\u7684\u8bbe\u5907\u8bb0\u5f55\u3002"}),"\n",(0,i.jsx)(n.h4,{id:"623-\u4fee\u6539-dts",children:"6.2.3. \u4fee\u6539 DTS"}),"\n",(0,i.jsx)(n.p,{children:"\u8981\u5728\u5b9e\u9645\u9879\u76ee\u4e2d\u4f7f\u7528 SPI NOR \u8bbe\u5907\uff0c\u8fd8\u9700\u8981\u4fee\u6539 DTS \u914d\u7f6e\u3002"}),"\n",(0,i.jsxs)(n.p,{children:[(0,i.jsx)(n.code,{children:"board.dts"})," \u5e94\u5728\u5177\u4f53\u7684 SPI \u63a7\u5236\u5668\u4e0b\u6dfb\u52a0 ",(0,i.jsx)(n.code,{children:"jedec,spi-nor"})," \u8bbe\u5907\u3002"]}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:'&spi0 {\n    pinctrl-names = "default";\n    pinctrl-0 = <&spi0_pins_a>;\n    status = "okay";\n    spi-max-frequency = <100000000>;\n    spi-flash@0 {\n        #address-cells = <1>;\n        #size-cells = <1>;\n        compatible = "jedec,spi-nor";\n        spi-max-frequency = <100000000>;\n        spi-tx-bus-width = <4>;\n        spi-rx-bus-width = <4>;\n        reg = <0>;\n        status = "okay";\n    };\n};\n'})}),"\n",(0,i.jsxs)(n.p,{children:["\u540c\u65f6\u8fd8\u9700\u5728 ",(0,i.jsx)(n.code,{children:"board-u-boot.dtsi"})," \u6587\u4ef6\u4e2d\uff0c\u5c06\u8be5\u8bbe\u5907\u6807\u8bb0\u4e3a ",(0,i.jsx)(n.code,{children:"u-boot,dm-pre-reloc"})," \uff0c\u4e0d\u7136 SPL \u65e0\u6cd5\u8bc6\u522b\u548c\u4f7f\u7528\u3002"]}),"\n",(0,i.jsx)(n.pre,{children:(0,i.jsx)(n.code,{children:"&spi0 {\n    u-boot,dm-pre-reloc;\n    spi-flash@0 {\n        u-boot,dm-pre-reloc;\n    };\n};\n"})})]})}function a(e={}){const{wrapper:n}={...(0,r.a)(),...e.components};return n?(0,i.jsx)(n,{...e,children:(0,i.jsx)(x,{...e})}):x(e)}},1151:(e,n,s)=>{s.d(n,{Z:()=>l,a:()=>c});var i=s(7294);const r={},d=i.createContext(r);function c(e){const n=i.useContext(d);return i.useMemo((function(){return"function"==typeof e?e(n):{...n,...e}}),[n,e])}function l(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:c(e.components),i.createElement(d.Provider,{value:n},e.children)}}}]);