verilator --cc cpu_5stage.v cpu_5stage_tb.v --trace --exe sim_main.cpp
%Error-PROCASSWIRE: cpu_5stage.v:99:15: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'ex_alu_res'
                                      : ... note: In instance 'cpu_5stage_tb.UUT'
   99 |       3'b010: ex_alu_res = id_ex_reg_rs + ex_alu_in2;
      |               ^~~~~~~~~~
                    ... For error description see https://verilator.org/warn/PROCASSWIRE?v=5.038
%Error-PROCASSWIRE: cpu_5stage.v:100:15: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'ex_alu_res'
                                       : ... note: In instance 'cpu_5stage_tb.UUT'
  100 |       3'b110: ex_alu_res = (id_ex_reg_rs < ex_alu_in2) ? 32'd1 : 32'd0;
      |               ^~~~~~~~~~
%Error-PROCASSWIRE: cpu_5stage.v:101:16: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'ex_alu_res'
                                       : ... note: In instance 'cpu_5stage_tb.UUT'
  101 |       default: ex_alu_res = 0;
      |                ^~~~~~~~~~
%Error-PROCASSWIRE: cpu_5stage.v:103:5: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'ex_zero'
                                      : ... note: In instance 'cpu_5stage_tb.UUT'
  103 |     ex_zero = (ex_alu_res == 0);
      |     ^~~~~~~
%Error: Exiting due to 4 error(s)
make: *** [all] Error 1
