// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1840\sampleModel1840_4_sub\Mysubsystem_19.v
// Created: 2024-06-10 14:56:14
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_19
// Source Path: sampleModel1840_4_sub/Subsystem/Mysubsystem_19
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_19
          (clk,
           reset,
           enb,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  output  [63:0] Out1;  // double


  real cfblk177_out1;  // double
  real cfblk79_out1;  // double
  real cfblk177_reg [0:1];  // double [2]
  real cfblk177_reg_next [0:1];  // double [2]


  always @* cfblk79_out1 = (cfblk177_out1 > 0.0 ? 1.0 :
              (cfblk177_out1 < 0.0 ? -1.0 :
              0.0));



  always @(posedge clk or posedge reset)
    begin : cfblk177_process
      if (reset == 1'b1) begin
        cfblk177_reg[0] <= 0.0;
        cfblk177_reg[1] <= 0.0;
      end
      else begin
        if (enb) begin
          cfblk177_reg[0] <= cfblk177_reg_next[0];
          cfblk177_reg[1] <= cfblk177_reg_next[1];
        end
      end
    end

  always @* cfblk177_out1 = cfblk177_reg[1];
  always @* cfblk177_reg_next[0] = cfblk79_out1;
  always @* cfblk177_reg_next[1] = cfblk177_reg[0];



  assign Out1 = $realtobits(cfblk177_out1);

endmodule  // Mysubsystem_19

