;redcode
;assert 1
	SPL 0, <602
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB 30, 69
	JMZ 3, 0
	JMZ 3, 0
	ADD 240, 60
	ADD 240, 60
	ADD 240, 60
	SUB 1, <-20
	SLT #400, -60
	DJN 1, @-20
	MOV -4, <-20
	SUB 1, <-20
	JMZ <124, 106
	SUB @124, 106
	SUB @0, @2
	ADD 30, 9
	SPL <-127, 100
	SUB -30, 900
	ADD -210, 30
	SUB -30, 900
	SUB 12, @10
	DJN 300, 91
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB 121, 106
	SPL 0, 2
	SUB @-127, 100
	MOV -4, <-20
	SUB @121, 106
	JMZ -1, @-20
	ADD 30, 9
	SUB @121, 106
	SUB 1, <-20
	ADD 30, 9
	SUB @124, 106
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	SLT -160, 61
	JMZ <124, 106
	SUB -401, -600
	SPL 0, <602
	SPL 0, <602
	MOV -1, <-20
	CMP -207, <-120
