

================================================================
== Vitis HLS Report for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5'
================================================================
* Date:           Wed Jan 17 08:24:18 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       24|  50.000 ns|  0.240 us|    5|   24|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_83_5  |        3|       21|         2|          2|          1|  1 ~ 10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 2 
4 --> 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bypassSrcOpt_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bypassSrcOpt_load"   --->   Operation 7 'read' 'bypassSrcOpt_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln84_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln84"   --->   Operation 8 'read' 'add_ln84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.18>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_22 = load i4 %i" [DynMap/DynMap_4HLS.cpp:83]   --->   Operation 11 'load' 'i_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.96ns)   --->   "%icmp_ln83 = icmp_ult  i4 %i_22, i4 10" [DynMap/DynMap_4HLS.cpp:83]   --->   Operation 13 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 10, i64 5"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.99ns)   --->   "%add_ln83 = add i4 %i_22, i4 1" [DynMap/DynMap_4HLS.cpp:83]   --->   Operation 15 'add' 'add_ln83' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.loopexit20.loopexit.exitStub, void %.split33" [DynMap/DynMap_4HLS.cpp:83]   --->   Operation 16 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i4 %i_22" [DynMap/DynMap_4HLS.cpp:84]   --->   Operation 17 'zext' 'zext_ln84' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.41ns)   --->   "%add_ln84_1 = add i10 %add_ln84_read, i10 %zext_ln84" [DynMap/DynMap_4HLS.cpp:84]   --->   Operation 18 'add' 'add_ln84_1' <Predicate = (icmp_ln83)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i10 %add_ln84_1" [DynMap/DynMap_4HLS.cpp:84]   --->   Operation 19 'zext' 'zext_ln84_1' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%dependency_predecessor_values_addr = getelementptr i8 %dependency_predecessor_values, i64 0, i64 %zext_ln84_1" [DynMap/DynMap_4HLS.cpp:84]   --->   Operation 20 'getelementptr' 'dependency_predecessor_values_addr' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.77ns)   --->   "%dependency_predecessor_values_load = load i10 %dependency_predecessor_values_addr" [DynMap/DynMap_4HLS.cpp:84]   --->   Operation 21 'load' 'dependency_predecessor_values_load' <Predicate = (icmp_ln83)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 5.38>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [DynMap/DynMap_4HLS.cpp:60]   --->   Operation 22 'specloopname' 'specloopname_ln60' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (2.77ns)   --->   "%dependency_predecessor_values_load = load i10 %dependency_predecessor_values_addr" [DynMap/DynMap_4HLS.cpp:84]   --->   Operation 23 'load' 'dependency_predecessor_values_load' <Predicate = (icmp_ln83)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_3 : Operation 24 [1/1] (1.31ns)   --->   "%icmp_ln84 = icmp_eq  i8 %dependency_predecessor_values_load, i8 %bypassSrcOpt_load_read" [DynMap/DynMap_4HLS.cpp:84]   --->   Operation 24 'icmp' 'icmp_ln84' <Predicate = (icmp_ln83)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void, void %.exitStub" [DynMap/DynMap_4HLS.cpp:84]   --->   Operation 25 'br' 'br_ln84' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln83 = store i4 %add_ln83, i4 %i" [DynMap/DynMap_4HLS.cpp:83]   --->   Operation 26 'store' 'store_ln83' <Predicate = (icmp_ln83 & !icmp_ln84)> <Delay = 1.29>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (icmp_ln83 & !icmp_ln84)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %add_ln84_1_out, i10 %add_ln84_1" [DynMap/DynMap_4HLS.cpp:84]   --->   Operation 28 'write' 'write_ln84' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 29 'br' 'br_ln0' <Predicate = (icmp_ln83)> <Delay = 1.29>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %.loopexit20.loopexit.exitStub, i1 0, void %.exitStub"   --->   Operation 30 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.29>
ST_5 : Operation 32 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln84]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bypassSrcOpt_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln84_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dependency_predecessor_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                  (alloca           ) [ 011100]
bypassSrcOpt_load_read             (read             ) [ 001100]
add_ln84_read                      (read             ) [ 001100]
store_ln0                          (store            ) [ 000000]
br_ln0                             (br               ) [ 000000]
i_22                               (load             ) [ 000000]
specpipeline_ln0                   (specpipeline     ) [ 000000]
icmp_ln83                          (icmp             ) [ 001111]
empty                              (speclooptripcount) [ 000000]
add_ln83                           (add              ) [ 000100]
br_ln83                            (br               ) [ 000000]
zext_ln84                          (zext             ) [ 000000]
add_ln84_1                         (add              ) [ 000111]
zext_ln84_1                        (zext             ) [ 000000]
dependency_predecessor_values_addr (getelementptr    ) [ 000100]
specloopname_ln60                  (specloopname     ) [ 000000]
dependency_predecessor_values_load (load             ) [ 000000]
icmp_ln84                          (icmp             ) [ 001100]
br_ln84                            (br               ) [ 000000]
store_ln83                         (store            ) [ 000000]
br_ln0                             (br               ) [ 000000]
write_ln84                         (write            ) [ 000000]
br_ln0                             (br               ) [ 000000]
UnifiedRetVal                      (phi              ) [ 000010]
ret_ln0                            (ret              ) [ 000000]
br_ln0                             (br               ) [ 000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln84">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln84"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bypassSrcOpt_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassSrcOpt_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln84_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln84_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dependency_predecessor_values">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_predecessor_values"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="bypassSrcOpt_load_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bypassSrcOpt_load_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add_ln84_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="10" slack="0"/>
<pin id="61" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln84_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln84_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="10" slack="0"/>
<pin id="67" dir="0" index="2" bw="10" slack="2"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="dependency_predecessor_values_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="10" slack="0"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dependency_predecessor_values_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dependency_predecessor_values_load/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="UnifiedRetVal_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="UnifiedRetVal_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_22_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="1"/>
<pin id="103" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_22/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln83_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln83_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln84_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln84_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="1"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln84_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln84_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="2"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln83_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="0" index="1" bw="4" slack="2"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/3 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="146" class="1005" name="bypassSrcOpt_load_read_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="2"/>
<pin id="148" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="bypassSrcOpt_load_read "/>
</bind>
</comp>

<comp id="151" class="1005" name="add_ln84_read_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="1"/>
<pin id="153" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln84_read "/>
</bind>
</comp>

<comp id="156" class="1005" name="icmp_ln83_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="160" class="1005" name="add_ln83_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="165" class="1005" name="add_ln84_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="2"/>
<pin id="167" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln84_1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="dependency_predecessor_values_addr_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="1"/>
<pin id="172" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dependency_predecessor_values_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="42" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="36" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="101" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="120" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="134"><net_src comp="78" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="48" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="149"><net_src comp="52" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="154"><net_src comp="58" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="159"><net_src comp="104" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="110" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="168"><net_src comp="120" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="173"><net_src comp="71" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add_ln84_1_out | {4 }
 - Input state : 
	Port: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 : add_ln84 | {1 }
	Port: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 : bypassSrcOpt_load | {1 }
	Port: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5 : dependency_predecessor_values | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln83 : 1
		add_ln83 : 1
		br_ln83 : 2
		zext_ln84 : 1
		add_ln84_1 : 2
		zext_ln84_1 : 3
		dependency_predecessor_values_addr : 4
		dependency_predecessor_values_load : 5
	State 3
		icmp_ln84 : 1
		br_ln84 : 2
	State 4
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln83_fu_110          |    0    |    6    |
|          |         add_ln84_1_fu_120         |    0    |    10   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          icmp_ln83_fu_104         |    0    |    2    |
|          |          icmp_ln84_fu_130         |    0    |    4    |
|----------|-----------------------------------|---------|---------|
|   read   | bypassSrcOpt_load_read_read_fu_52 |    0    |    0    |
|          |      add_ln84_read_read_fu_58     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |       write_ln84_write_fu_64      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |          zext_ln84_fu_116         |    0    |    0    |
|          |         zext_ln84_1_fu_125        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    22   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
|           UnifiedRetVal_reg_84           |    1   |
|             add_ln83_reg_160             |    4   |
|            add_ln84_1_reg_165            |   10   |
|           add_ln84_read_reg_151          |   10   |
|      bypassSrcOpt_load_read_reg_146      |    8   |
|dependency_predecessor_values_addr_reg_170|   10   |
|                 i_reg_139                |    4   |
|             icmp_ln83_reg_156            |    1   |
+------------------------------------------+--------+
|                   Total                  |   48   |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.298  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   48   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   48   |   31   |
+-----------+--------+--------+--------+
