`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2020/12/05 09:15:03
// Design Name: 
// Module Name: DataMem
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
//ç–‘é—®ï¼šå½“æ”¶åˆ°ce ä¸ºä½ç”µå¹³æ—¶ï¼Œä¼šä¸ä¼šæœ‰æ•°æ®å‘è¿‡æ¥ï¼Ÿ å¯¼è‡´èµ„æºæµªè´¹
// æ­¤å¤„æ²¡æœ‰ 178é¡? MemtoReg å¤šè·¯é€‰æ‹©å™?
module DataMem(
    input rst_n,
	input input_write_flag, 
	input input_read_flag,
	input[31:0] input_addr,
	input[31:0] input_data,
	output reg[31:0] dr_data
    );

reg[31:0] data_mem[0:255];

//initial $readmemh
always @(negedge rst_n)begin
    dr_data <= {32{1'b0}};
end
always @ (posedge input_read_flag) begin
	dr_data <= data_mem[input_addr[31:0]];
end
// å››å¤§åŸºæœ¬æŒ‡ä»¤ ä¸å¯èƒ½å‡ºç? mem_writeBack å’? mem_write åŒæ—¶ä¸Šå‡æ²¿ï¼Œå³d_addrä¸ä¼šå†²çª
always @ (posedge input_write_flag)begin
	data_mem[input_addr[31:0]] <= input_data[31:0];
end

endmodule
