
<!DOCTYPE html>
<html>
<head>
    <title>Physical Design Engineer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>LogicBulls is looking for Physical Design Engineer!</h1>
            <h2>Full Time | Santa Clara, CA</h2>
            <h2>Tapeout P&R timing closure RTL GDSII</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>6+ years industry experience required Skill Set: BS, MS in electrical engineering or computer engineering Looking for Senior Physical Design Engineer who has extensive experience in RTL to GDSII using Synopsys tools such as ICC. The main work will be to perform P&R, drc/lvs, STA, floorplanning, timing closure etc. using Synopsys/Cadence tools. Timing closure of different blocks from netlist to GDSIISynthesis, STA, Floorplanning, DRC/LVS, P&R, etc. Successful tapeout experience of multiple complex chips (10M+ gates) at 28 nm or below Programming experience in tcl, Perl or C experienc<br>Responsibilities:• <br>Qualifications:• e</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    