<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - Absolute_Value1.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../Absolute_Value1.v" target="rtwreport_document_frame" id="linkToText_plain">Absolute_Value1.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">// File Name: hdl_prj\hdlsrc\final_heart_sym3_3_Level_fixed\Absolute_Value1.v</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">// Created: 2024-04-18 15:47:41</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">// Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">// Module: Absolute_Value1</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">// Source Path: final_heart_sym3_3_Level_fixed/DWT_sym3_3_Level/Threshold_Estimator/Absolute_Value1</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">// Hierarchy Level: 2</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">// </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a>
</span><span><a class="LN" id="19">   19   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" id="20">   20   </a>
</span><span><a class="LN" id="21">   21   </a><span class="KW">module</span> Absolute_Value1
</span><span><a class="LN" id="22">   22   </a>          (clk,
</span><span><a class="LN" id="23">   23   </a>           reset,
</span><span><a class="LN" id="24">   24   </a>           enb,
</span><span><a class="LN" id="25">   25   </a>           Signal_w4,
</span><span><a class="LN" id="26">   26   </a>           Out_Abs);
</span><span><a class="LN" id="27">   27   </a>
</span><span><a class="LN" id="28">   28   </a>
</span><span><a class="LN" id="29">   29   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" id="30">   30   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" id="31">   31   </a>  <span class="KW">input</span>   enb;
</span><span><a class="LN" id="32">   32   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] Signal_w4;  <span class="CT">// sfix16_En27</span>
</span><span><a class="LN" id="33">   33   </a>  <span class="KW">output</span>  [15:0] Out_Abs;  <span class="CT">// ufix16_En28</span>
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a>
</span><span><a class="LN" id="36">   36   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] Constant295_out1;  <span class="CT">// sfix16_En4</span>
</span><span><a class="LN" id="37">   37   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [38:0] Relational_Operator2_1_cast;  <span class="CT">// sfix39_En27</span>
</span><span><a class="LN" id="38">   38   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [38:0] Relational_Operator2_1_cast_1;  <span class="CT">// sfix39_En27</span>
</span><span><a class="LN" id="39">   39   </a>  <span class="KW">wire</span> Relational_Operator2_relop1;
</span><span><a class="LN" id="40">   40   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] Signal_w4_1;  <span class="CT">// sfix16_En27</span>
</span><span><a class="LN" id="41">   41   </a>  <span class="KW">reg</span>  [0:1] delayMatch_reg;  <span class="CT">// ufix1 [2]</span>
</span><span><a class="LN" id="42">   42   </a>  <span class="KW">wire</span> [0:1] delayMatch_reg_next;  <span class="CT">// ufix1 [2]</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">wire</span> Relational_Operator2_out1;
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">wire</span> switch_compare_1;
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] Signal_w4_2;  <span class="CT">// sfix16_En27</span>
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">wire</span> [15:0] Signal_w4_dtc;  <span class="CT">// ufix16_En28</span>
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] kconst;  <span class="CT">// sfix16_En15</span>
</span><span><a class="LN" id="48">   48   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] kconst_1;  <span class="CT">// sfix16_En15</span>
</span><span><a class="LN" id="49">   49   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [31:0] Gain2_mul_temp;  <span class="CT">// sfix32_En42</span>
</span><span><a class="LN" id="50">   50   </a>  <span class="KW">wire</span> [15:0] Gain2_out1;  <span class="CT">// ufix16_En28</span>
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">reg</span> [15:0] Gain2_out1_1;  <span class="CT">// ufix16_En28</span>
</span><span><a class="LN" id="52">   52   </a>  <span class="KW">wire</span> [15:0] Absolute_Switch_out1;  <span class="CT">// ufix16_En28</span>
</span><span><a class="LN" id="53">   53   </a>
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55" href="matlab:coder.internal.code2model('final_heart_sym3_3_Level_fixed:7443')" name="code2model">   55   </a>  <span class="KW">assign</span> Constant295_out1 = 16'sb0000000000000000;
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>
</span><span><a class="LN" id="58" href="matlab:coder.internal.code2model('final_heart_sym3_3_Level_fixed:7445')" name="code2model">   58   </a>  <span class="KW">assign</span> Relational_Operator2_1_cast = <b>{</b><b>{</b>23<b>{</b>Signal_w4[15]<b>}</b><b>}</b>, Signal_w4<b>}</b>;
</span><span><a class="LN" id="59" href="matlab:coder.internal.code2model('final_heart_sym3_3_Level_fixed:7445')" name="code2model">   59   </a>  <span class="KW">assign</span> Relational_Operator2_1_cast_1 = <b>{</b>Constant295_out1, 23'b00000000000000000000000<b>}</b>;
</span><span><a class="LN" id="60" href="matlab:coder.internal.code2model('final_heart_sym3_3_Level_fixed:7445')" name="code2model">   60   </a>  <span class="KW">assign</span> Relational_Operator2_relop1 = Relational_Operator2_1_cast &lt; Relational_Operator2_1_cast_1;
</span><span><a class="LN" id="61">   61   </a>
</span><span><a class="LN" id="62">   62   </a>
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="64">   64   </a>    <span class="KW">begin</span> : reduced_process
</span><span><a class="LN" id="65">   65   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="66">   66   </a>        Signal_w4_1 &lt;= 16'sb0000000000000000;
</span><span><a class="LN" id="67">   67   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="68">   68   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="69">   69   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="70">   70   </a>          Signal_w4_1 &lt;= Signal_w4;
</span><span><a class="LN" id="71">   71   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="72">   72   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="73">   73   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="74">   74   </a>
</span><span><a class="LN" id="75">   75   </a>
</span><span><a class="LN" id="76">   76   </a>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="78">   78   </a>    <span class="KW">begin</span> : delayMatch_process
</span><span><a class="LN" id="79">   79   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="80">   80   </a>        delayMatch_reg[0] &lt;= 1'b0;
</span><span><a class="LN" id="81">   81   </a>        delayMatch_reg[1] &lt;= 1'b0;
</span><span><a class="LN" id="82">   82   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="83">   83   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="84">   84   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="85">   85   </a>          delayMatch_reg[0] &lt;= delayMatch_reg_next[0];
</span><span><a class="LN" id="86">   86   </a>          delayMatch_reg[1] &lt;= delayMatch_reg_next[1];
</span><span><a class="LN" id="87">   87   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="88">   88   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="89">   89   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="90">   90   </a>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">assign</span> Relational_Operator2_out1 = delayMatch_reg[1];
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">assign</span> delayMatch_reg_next[0] = Relational_Operator2_relop1;
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">assign</span> delayMatch_reg_next[1] = delayMatch_reg[0];
</span><span><a class="LN" id="94">   94   </a>
</span><span><a class="LN" id="95">   95   </a>
</span><span><a class="LN" id="96">   96   </a>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">assign</span> switch_compare_1 = Relational_Operator2_out1 == 1'b1;
</span><span><a class="LN" id="98">   98   </a>
</span><span><a class="LN" id="99">   99   </a>
</span><span><a class="LN" id="100">  100   </a>
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="102">  102   </a>    <span class="KW">begin</span> : reduced_1_process
</span><span><a class="LN" id="103">  103   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="104">  104   </a>        Signal_w4_2 &lt;= 16'sb0000000000000000;
</span><span><a class="LN" id="105">  105   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="106">  106   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="107">  107   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="108">  108   </a>          Signal_w4_2 &lt;= Signal_w4_1;
</span><span><a class="LN" id="109">  109   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="110">  110   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="111">  111   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="112">  112   </a>
</span><span><a class="LN" id="113">  113   </a>
</span><span><a class="LN" id="114">  114   </a>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">assign</span> Signal_w4_dtc = <b>{</b>Signal_w4_2[14:0], 1'b0<b>}</b>;
</span><span><a class="LN" id="116">  116   </a>
</span><span><a class="LN" id="117">  117   </a>
</span><span><a class="LN" id="118">  118   </a>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">assign</span> kconst = 16'sb1000000000000000;
</span><span><a class="LN" id="120">  120   </a>
</span><span><a class="LN" id="121">  121   </a>
</span><span><a class="LN" id="122">  122   </a>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="124">  124   </a>    <span class="KW">begin</span> : HwModeRegister_process
</span><span><a class="LN" id="125">  125   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="126">  126   </a>        kconst_1 &lt;= 16'sb0000000000000000;
</span><span><a class="LN" id="127">  127   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="128">  128   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="129">  129   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="130">  130   </a>          kconst_1 &lt;= kconst;
</span><span><a class="LN" id="131">  131   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="132">  132   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="133">  133   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="134">  134   </a>
</span><span><a class="LN" id="135">  135   </a>
</span><span><a class="LN" id="136">  136   </a>
</span><span><a class="LN" id="137" href="matlab:coder.internal.code2model('final_heart_sym3_3_Level_fixed:7444')" name="code2model">  137   </a>  <span class="KW">assign</span> Gain2_mul_temp = kconst_1 * Signal_w4_1;
</span><span><a class="LN" id="138" href="matlab:coder.internal.code2model('final_heart_sym3_3_Level_fixed:7444')" name="code2model">  138   </a>  <span class="KW">assign</span> Gain2_out1 = Gain2_mul_temp[29:14];
</span><span><a class="LN" id="139">  139   </a>
</span><span><a class="LN" id="140">  140   </a>
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="142">  142   </a>    <span class="KW">begin</span> : PipelineRegister_process
</span><span><a class="LN" id="143">  143   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="144">  144   </a>        Gain2_out1_1 &lt;= 16'b0000000000000000;
</span><span><a class="LN" id="145">  145   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="146">  146   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="147">  147   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="148">  148   </a>          Gain2_out1_1 &lt;= Gain2_out1;
</span><span><a class="LN" id="149">  149   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="150">  150   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="151">  151   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="152">  152   </a>
</span><span><a class="LN" id="153">  153   </a>
</span><span><a class="LN" id="154">  154   </a>
</span><span><a class="LN" id="155" href="matlab:coder.internal.code2model('final_heart_sym3_3_Level_fixed:7442')" name="code2model">  155   </a>  <span class="KW">assign</span> Absolute_Switch_out1 = (switch_compare_1 == 1'b0 ? Signal_w4_dtc :
</span><span><a class="LN" id="156" href="matlab:coder.internal.code2model('final_heart_sym3_3_Level_fixed:7442')" name="code2model">  156   </a>              Gain2_out1_1);
</span><span><a class="LN" id="157">  157   </a>
</span><span><a class="LN" id="158">  158   </a>
</span><span><a class="LN" id="159">  159   </a>  <span class="KW">assign</span> Out_Abs = Absolute_Switch_out1;
</span><span><a class="LN" id="160">  160   </a>
</span><span><a class="LN" id="161">  161   </a><span class="KW">endmodule</span>  <span class="CT">// Absolute_Value1</span>
</span><span><a class="LN" id="162">  162   </a>
</span><span><a class="LN" id="163">  163   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
