git clone --depth 1 --no-tags https://github.com/Jing-You/ICLAB_HW4.git f:/verilog_sva_gh_scraper/data/full_repos/222895241
git clone --depth 1 --no-tags https://github.com/Yuhang1029/final-project.git f:/verilog_sva_gh_scraper/data/full_repos/222796384
git clone --depth 1 --no-tags https://github.com/tprudhvi/FPGA-Based-Math-Game.git f:/verilog_sva_gh_scraper/data/full_repos/223087464
git clone --depth 1 --no-tags https://github.com/thermitex/othello.git f:/verilog_sva_gh_scraper/data/full_repos/222575784
git clone --depth 1 --no-tags https://github.com/kopinions/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/219671538
git clone --depth 1 --no-tags https://github.com/tweetyzz/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/219720062
git clone --depth 1 --no-tags https://github.com/kanadas/PUL.git f:/verilog_sva_gh_scraper/data/full_repos/219077742
git clone --depth 1 --no-tags https://github.com/wahby787/468_Project.git f:/verilog_sva_gh_scraper/data/full_repos/219360782
git clone --depth 1 --no-tags https://github.com/thedavekwon/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/219562575
git clone --depth 1 --no-tags https://github.com/uKarol/mem_ctl.git f:/verilog_sva_gh_scraper/data/full_repos/219569814
git clone --depth 1 --no-tags https://github.com/iampranayreddy/myverilog.git f:/verilog_sva_gh_scraper/data/full_repos/218305604
git clone --depth 1 --no-tags https://github.com/firstfish1993/ARM-Wishborn-Assertion.git f:/verilog_sva_gh_scraper/data/full_repos/222294994
git clone --depth 1 --no-tags https://github.com/Marvel0usx/Tower-of-Babel.git f:/verilog_sva_gh_scraper/data/full_repos/222290788
git clone --depth 1 --no-tags https://github.com/AleemaMalik/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/222192626
git clone --depth 1 --no-tags https://github.com/raman-chumber/Intro-to-Logic-Design-.git f:/verilog_sva_gh_scraper/data/full_repos/221066413
git clone --depth 1 --no-tags https://github.com/Parth-Dave/rv32i-core.git f:/verilog_sva_gh_scraper/data/full_repos/222684860
git clone --depth 1 --no-tags https://github.com/skycity11/TFT_picture.git f:/verilog_sva_gh_scraper/data/full_repos/223547603
git clone --depth 1 --no-tags https://github.com/E-Wawrzynek/Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/217969663
git clone --depth 1 --no-tags https://github.com/sweet7799/Dice-Game.git f:/verilog_sva_gh_scraper/data/full_repos/218109350
git clone --depth 1 --no-tags https://github.com/rohitkverma1998/RISC-CPU-.git f:/verilog_sva_gh_scraper/data/full_repos/220281533
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-cfdf.git f:/verilog_sva_gh_scraper/data/full_repos/220253229
git clone --depth 1 --no-tags https://github.com/eugenetdr/ElectronicGame.git f:/verilog_sva_gh_scraper/data/full_repos/220282946
git clone --depth 1 --no-tags https://github.com/urmilmodi/Pacman.git f:/verilog_sva_gh_scraper/data/full_repos/220355588
git clone --depth 1 --no-tags https://github.com/lhy9816/5-stage-pipeline-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/220472024
git clone --depth 1 --no-tags https://github.com/vsdevaraddi/Nonpilpelined_MIPS-processor-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/220749438
git clone --depth 1 --no-tags https://github.com/ayush4190/Computer-Organistion-and-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/220759739
git clone --depth 1 --no-tags https://github.com/choihj0202/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/219481044
git clone --depth 1 --no-tags https://github.com/Kantouzin/full-adder.git f:/verilog_sva_gh_scraper/data/full_repos/219428126
git clone --depth 1 --no-tags https://github.com/AryamanBhagat/VerilogAssignment.git f:/verilog_sva_gh_scraper/data/full_repos/220841683
git clone --depth 1 --no-tags https://github.com/SMU-Projects/CSE7381-Project.git f:/verilog_sva_gh_scraper/data/full_repos/218892909
git clone --depth 1 --no-tags https://github.com/Tantatorn-dev/FPGA-Pong.git f:/verilog_sva_gh_scraper/data/full_repos/219265408
git clone --depth 1 --no-tags https://github.com/IHannibal/runoob-git-test.git f:/verilog_sva_gh_scraper/data/full_repos/221400379
git clone --depth 1 --no-tags https://github.com/germancq/verilog_examples.git f:/verilog_sva_gh_scraper/data/full_repos/221500407
git clone --depth 1 --no-tags https://github.com/PSoysauce/CS4341_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/221785866
git clone --depth 1 --no-tags https://github.com/ellenxwchen/Cookie-Clicker.git f:/verilog_sva_gh_scraper/data/full_repos/224354463
git clone --depth 1 --no-tags https://github.com/Adi-Levy/system-verilog-Bricks-game.git f:/verilog_sva_gh_scraper/data/full_repos/224043119
git clone --depth 1 --no-tags https://github.com/ChenKuanghua/mips32-thu-course.git f:/verilog_sva_gh_scraper/data/full_repos/224392562
git clone --depth 1 --no-tags https://github.com/charles-gabriel-cc/Projeto-de-SD-II.git f:/verilog_sva_gh_scraper/data/full_repos/224523795
git clone --depth 1 --no-tags https://github.com/belalshehab/Mips.git f:/verilog_sva_gh_scraper/data/full_repos/223664271
git clone --depth 1 --no-tags https://github.com/grantguglielmo/460MLab7b.git f:/verilog_sva_gh_scraper/data/full_repos/224745431
git clone --depth 1 --no-tags https://github.com/iWebster28/Music.git f:/verilog_sva_gh_scraper/data/full_repos/223622164
git clone --depth 1 --no-tags https://github.com/nidhish1602/LD.git f:/verilog_sva_gh_scraper/data/full_repos/223735997
git clone --depth 1 --no-tags https://github.com/sebekdabek/Gsensor.git f:/verilog_sva_gh_scraper/data/full_repos/224663607
git clone --depth 1 --no-tags https://github.com/Srbao/Sdram_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/218213775
git clone --depth 1 --no-tags https://github.com/alainlou/FFT-H.git f:/verilog_sva_gh_scraper/data/full_repos/218169676
git clone --depth 1 --no-tags https://github.com/soyoungna/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/218284839
git clone --depth 1 --no-tags https://github.com/seo1224/LosicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/218296030
git clone --depth 1 --no-tags https://github.com/dyudyo88/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/218253657
git clone --depth 1 --no-tags https://github.com/hyunatic/cz1005.git f:/verilog_sva_gh_scraper/data/full_repos/218554862
git clone --depth 1 --no-tags https://github.com/Vinayaka2k/DDCO_Proj_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/219252401
git clone --depth 1 --no-tags https://github.com/Rubusch/vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/221481030
git clone --depth 1 --no-tags https://github.com/Chenyivi/DDS_IP_ROM.git f:/verilog_sva_gh_scraper/data/full_repos/221462352
git clone --depth 1 --no-tags https://github.com/dodgez/bits.git f:/verilog_sva_gh_scraper/data/full_repos/221653280
git clone --depth 1 --no-tags https://github.com/phamngocson1408/riscv32.git f:/verilog_sva_gh_scraper/data/full_repos/221139485
git clone --depth 1 --no-tags https://github.com/hrushikesh890/ESE507_Project_3.git f:/verilog_sva_gh_scraper/data/full_repos/222132715
git clone --depth 1 --no-tags https://github.com/eugenetdr/SNAK3D.git f:/verilog_sva_gh_scraper/data/full_repos/221858535
git clone --depth 1 --no-tags https://github.com/ken32293355/midterm_proj.git f:/verilog_sva_gh_scraper/data/full_repos/222276336
git clone --depth 1 --no-tags https://github.com/0rtz/verilog-samples.git f:/verilog_sva_gh_scraper/data/full_repos/223978386
git clone --depth 1 --no-tags https://github.com/samarth2317/vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/223682186
git clone --depth 1 --no-tags https://github.com/dixenlee99/AES_PSD.git f:/verilog_sva_gh_scraper/data/full_repos/223795147
git clone --depth 1 --no-tags https://github.com/KerkFleet/Verilog_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/223824789
git clone --depth 1 --no-tags https://github.com/tx19980520/se-digital-components.git f:/verilog_sva_gh_scraper/data/full_repos/223685917
git clone --depth 1 --no-tags https://github.com/whutddk/chisel-simple-project.git f:/verilog_sva_gh_scraper/data/full_repos/222849086
git clone --depth 1 --no-tags https://github.com/Yizhou-Yang/CSC258.git f:/verilog_sva_gh_scraper/data/full_repos/222333789
git clone --depth 1 --no-tags https://github.com/tweetyzz/Project2.git f:/verilog_sva_gh_scraper/data/full_repos/224351344
git clone --depth 1 --no-tags https://github.com/b05902109/CA2018FALL.git f:/verilog_sva_gh_scraper/data/full_repos/224422676
git clone --depth 1 --no-tags https://github.com/kimsoobin01/LogicDesgin.git f:/verilog_sva_gh_scraper/data/full_repos/219477715
git clone --depth 1 --no-tags https://github.com/icaroVerilog/Trabalho-Pratico-ISL-2-2019.2.git f:/verilog_sva_gh_scraper/data/full_repos/219603128
git clone --depth 1 --no-tags https://github.com/hectoraaroncastillo/Uob.git f:/verilog_sva_gh_scraper/data/full_repos/218129898
git clone --depth 1 --no-tags https://github.com/ryanwrtong/M152A_Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/221796453
git clone --depth 1 --no-tags https://github.com/KyleLEI/ECE216A-NLC.git f:/verilog_sva_gh_scraper/data/full_repos/223541892
git clone --depth 1 --no-tags https://github.com/omidgosha/TRAX.git f:/verilog_sva_gh_scraper/data/full_repos/224479549
git clone --depth 1 --no-tags https://github.com/gracemontagnino/CompArchLab4.git f:/verilog_sva_gh_scraper/data/full_repos/222611563
git clone --depth 1 --no-tags https://github.com/rohitjack/KGP_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/222329381
git clone --depth 1 --no-tags https://github.com/Senrli/MojoSnake.git f:/verilog_sva_gh_scraper/data/full_repos/224812020
git clone --depth 1 --no-tags https://github.com/miguelangelperezrodriguez/Nantes.git f:/verilog_sva_gh_scraper/data/full_repos/224923754
git clone --depth 1 --no-tags https://github.com/rafatespindola/Nios_projeto.git f:/verilog_sva_gh_scraper/data/full_repos/224915143
git clone --depth 1 --no-tags https://github.com/goldshakil/FPGA_XILINIX.git f:/verilog_sva_gh_scraper/data/full_repos/219212620
git clone --depth 1 --no-tags https://github.com/spencergoles/COEN-21.git f:/verilog_sva_gh_scraper/data/full_repos/218399734
git clone --depth 1 --no-tags https://github.com/jlee0942/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/218237815
git clone --depth 1 --no-tags https://github.com/brucechin/ALU-32bit-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/218139685
git clone --depth 1 --no-tags https://github.com/Stirgamight/UVM_Receiver.git f:/verilog_sva_gh_scraper/data/full_repos/218239294
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2019-2/work02-captura-datos-0v7670-grupo-01.git f:/verilog_sva_gh_scraper/data/full_repos/219764430
git clone --depth 1 --no-tags https://github.com/jiwonryu/Practice_LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/219710699
git clone --depth 1 --no-tags https://github.com/SoohyeonHong/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/218042568
git clone --depth 1 --no-tags https://github.com/RyuJinHa/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/217996184
git clone --depth 1 --no-tags https://github.com/heewon0204/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/217993587
git clone --depth 1 --no-tags https://github.com/arabicman/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/220108234
git clone --depth 1 --no-tags https://github.com/somulu/EE469_FullProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/220066733
git clone --depth 1 --no-tags https://github.com/DK-s-imbeded-hardware-projects/Project-06.git f:/verilog_sva_gh_scraper/data/full_repos/219013962
git clone --depth 1 --no-tags https://github.com/blohmeier/ece_7387-labs-lab6.git f:/verilog_sva_gh_scraper/data/full_repos/219607103
git clone --depth 1 --no-tags https://github.com/DaAlbrecht/cern_general-cores.git f:/verilog_sva_gh_scraper/data/full_repos/219001431
git clone --depth 1 --no-tags https://github.com/Kojon74/Simple-RISC-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/219027222
git clone --depth 1 --no-tags https://github.com/bit-mips/NSCSCC2019-CPU1.git f:/verilog_sva_gh_scraper/data/full_repos/218706936
git clone --depth 1 --no-tags https://github.com/MipsyCola/Deployment.git f:/verilog_sva_gh_scraper/data/full_repos/222132379
git clone --depth 1 --no-tags https://github.com/OsmiusW/SV-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/222042491
git clone --depth 1 --no-tags https://github.com/wangyixu14/SinglecycleProcesser.git f:/verilog_sva_gh_scraper/data/full_repos/221746212
git clone --depth 1 --no-tags https://github.com/MichaelBlais1/Undergraduate-Coursework.git f:/verilog_sva_gh_scraper/data/full_repos/222199775
git clone --depth 1 --no-tags https://github.com/akshatmathur16/RTLDesigns.git f:/verilog_sva_gh_scraper/data/full_repos/223690587
git clone --depth 1 --no-tags https://github.com/smartsensorlab/DigitalLogic-ModelSim-Tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/224605439
