

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_58_7'
================================================================
* Date:           Tue Jun 20 15:44:15 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.216 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_7  |       24|       24|         2|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_2 = alloca i32 1"   --->   Operation 7 'alloca' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_3 = alloca i32 1"   --->   Operation 8 'alloca' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%d_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %d_V"   --->   Operation 10 'read' 'd_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body97"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [../codes/crc.cpp:63]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "%icmp_ln58 = icmp_eq  i5 %i_1, i5 24" [../codes/crc.cpp:58]   --->   Operation 14 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln58 = add i5 %i_1, i5 1" [../codes/crc.cpp:58]   --->   Operation 16 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.body97.split_ifconv, void %for.end124.exitStub" [../codes/crc.cpp:58]   --->   Operation 17 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i5 %i_1" [../codes/crc.cpp:58]   --->   Operation 18 'zext' 'zext_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%f_V_addr = getelementptr i1 %f_V, i64 0, i64 %zext_ln58"   --->   Operation 19 'getelementptr' 'f_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%f_V_load = load i5 %f_V_addr"   --->   Operation 20 'load' 'f_V_load' <Predicate = (!icmp_ln58)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln58 = store i5 %add_ln58, i5 %i" [../codes/crc.cpp:58]   --->   Operation 21 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Val2_load = load i8 %p_Val2_s"   --->   Operation 50 'load' 'p_Val2_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i8 %p_Val2_1"   --->   Operation 51 'load' 'p_Val2_1_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Val2_2_load = load i8 %p_Val2_2"   --->   Operation 52 'load' 'p_Val2_2_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_3_load = load i8 %p_Val2_3"   --->   Operation 53 'load' 'p_Val2_3_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %o_V_2_out, i8 %p_Val2_3_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %m_V_2_out, i8 %p_Val2_2_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %h_V_2_out, i8 %p_Val2_1_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %g_V_2_out, i8 %p_Val2_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.07>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i8 %p_Val2_s"   --->   Operation 22 'load' 'p_Val2_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_1_load_1 = load i8 %p_Val2_1" [../codes/crc.cpp:63]   --->   Operation 23 'load' 'p_Val2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_2_load_1 = load i8 %p_Val2_2" [../codes/crc.cpp:63]   --->   Operation 24 'load' 'p_Val2_2_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_3_load_1 = load i8 %p_Val2_3"   --->   Operation 25 'load' 'p_Val2_3_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../codes/crc.cpp:59]   --->   Operation 26 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../codes/crc.cpp:56]   --->   Operation 27 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i_1, i32 3, i32 4" [../codes/crc.cpp:60]   --->   Operation 28 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.44ns)   --->   "%icmp_ln60 = icmp_eq  i2 %tmp, i2 0" [../codes/crc.cpp:60]   --->   Operation 29 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/2] (0.67ns)   --->   "%f_V_load = load i5 %f_V_addr"   --->   Operation 30 'load' 'f_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i5 %i_1"   --->   Operation 31 'zext' 'zext_ln628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i5 %i_1"   --->   Operation 32 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %d_V_read, i32 %zext_ln628"   --->   Operation 33 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %p_Val2_3_load_1, i32 %zext_ln628, i1 %tmp_1"   --->   Operation 34 'bitset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_1 = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %p_Val2_load_1, i32 %zext_ln628, i1 %f_V_load"   --->   Operation 35 'bitset' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_1, i32 4" [../codes/crc.cpp:63]   --->   Operation 36 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i3 %trunc_ln628"   --->   Operation 37 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_2 = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %p_Val2_1_load_1, i32 %zext_ln368, i1 %f_V_load"   --->   Operation 38 'bitset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_3 = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %p_Val2_2_load_1, i32 %zext_ln368, i1 %f_V_load"   --->   Operation 39 'bitset' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.39ns)   --->   "%g_V_1 = select i1 %icmp_ln60, i8 %p_Result_1, i8 %p_Val2_load_1" [../codes/crc.cpp:60]   --->   Operation 40 'select' 'g_V_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node h_V_1)   --->   "%or_ln63 = or i1 %tmp_4, i1 %icmp_ln60" [../codes/crc.cpp:63]   --->   Operation 41 'or' 'or_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.39ns) (out node of the LUT)   --->   "%h_V_1 = select i1 %or_ln63, i8 %p_Val2_1_load_1, i8 %p_Result_2" [../codes/crc.cpp:63]   --->   Operation 42 'select' 'h_V_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.39ns)   --->   "%m_V_1 = select i1 %tmp_4, i8 %p_Result_3, i8 %p_Val2_2_load_1" [../codes/crc.cpp:63]   --->   Operation 43 'select' 'm_V_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.39ns)   --->   "%o_V_1 = select i1 %icmp_ln60, i8 %p_Result_s, i8 %p_Val2_3_load_1" [../codes/crc.cpp:60]   --->   Operation 44 'select' 'o_V_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln58 = store i8 %o_V_1, i8 %p_Val2_3" [../codes/crc.cpp:58]   --->   Operation 45 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln58 = store i8 %m_V_1, i8 %p_Val2_2" [../codes/crc.cpp:58]   --->   Operation 46 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln58 = store i8 %h_V_1, i8 %p_Val2_1" [../codes/crc.cpp:58]   --->   Operation 47 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln58 = store i8 %g_V_1, i8 %p_Val2_s" [../codes/crc.cpp:58]   --->   Operation 48 'store' 'store_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.body97" [../codes/crc.cpp:58]   --->   Operation 49 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ f_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ g_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s          (alloca           ) [ 011]
p_Val2_1          (alloca           ) [ 011]
p_Val2_2          (alloca           ) [ 011]
p_Val2_3          (alloca           ) [ 011]
i                 (alloca           ) [ 010]
d_V_read          (read             ) [ 011]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_1               (load             ) [ 011]
icmp_ln58         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln58          (add              ) [ 000]
br_ln58           (br               ) [ 000]
zext_ln58         (zext             ) [ 000]
f_V_addr          (getelementptr    ) [ 011]
store_ln58        (store            ) [ 000]
p_Val2_load_1     (load             ) [ 000]
p_Val2_1_load_1   (load             ) [ 000]
p_Val2_2_load_1   (load             ) [ 000]
p_Val2_3_load_1   (load             ) [ 000]
specpipeline_ln59 (specpipeline     ) [ 000]
specloopname_ln56 (specloopname     ) [ 000]
tmp               (partselect       ) [ 000]
icmp_ln60         (icmp             ) [ 000]
f_V_load          (load             ) [ 000]
zext_ln628        (zext             ) [ 000]
trunc_ln628       (trunc            ) [ 000]
tmp_1             (bitselect        ) [ 000]
p_Result_s        (bitset           ) [ 000]
p_Result_1        (bitset           ) [ 000]
tmp_4             (bitselect        ) [ 000]
zext_ln368        (zext             ) [ 000]
p_Result_2        (bitset           ) [ 000]
p_Result_3        (bitset           ) [ 000]
g_V_1             (select           ) [ 000]
or_ln63           (or               ) [ 000]
h_V_1             (select           ) [ 000]
m_V_1             (select           ) [ 000]
o_V_1             (select           ) [ 000]
store_ln58        (store            ) [ 000]
store_ln58        (store            ) [ 000]
store_ln58        (store            ) [ 000]
store_ln58        (store            ) [ 000]
br_ln58           (br               ) [ 000]
p_Val2_load       (load             ) [ 000]
p_Val2_1_load     (load             ) [ 000]
p_Val2_2_load     (load             ) [ 000]
p_Val2_3_load     (load             ) [ 000]
write_ln0         (write            ) [ 000]
write_ln0         (write            ) [ 000]
write_ln0         (write            ) [ 000]
write_ln0         (write            ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="f_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_V_2_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_V_2_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h_V_2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="g_V_2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i8.i8.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="p_Val2_s_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_Val2_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_Val2_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_Val2_3_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="d_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_V_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln0_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln0_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln0_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="f_V_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_V_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_V_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="5" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_1_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln58_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln58_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln58_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln58_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="5" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_Val2_load_1_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_Val2_1_load_1_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1_load_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_Val2_2_load_1_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="1"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2_load_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_Val2_3_load_1_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3_load_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="0" index="1" bw="5" slack="1"/>
<pin id="166" dir="0" index="2" bw="3" slack="0"/>
<pin id="167" dir="0" index="3" bw="4" slack="0"/>
<pin id="168" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln60_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln628_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln628_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="1"/>
<pin id="187" dir="0" index="2" bw="5" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_Result_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="0" index="3" bw="1" slack="0"/>
<pin id="196" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Result_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_4_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="1"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln368_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_Result_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="0" index="3" bw="1" slack="0"/>
<pin id="227" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Result_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="0" index="2" bw="3" slack="0"/>
<pin id="236" dir="0" index="3" bw="1" slack="0"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="g_V_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="g_V_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="or_ln63_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="h_V_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="h_V_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="m_V_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_V_1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="o_V_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_V_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln58_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="1"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln58_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="1"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln58_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="1"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln58_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="1"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Val2_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Val2_1_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_Val2_2_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2_load/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Val2_3_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3_load/1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="p_Val2_s_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="323" class="1005" name="p_Val2_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="p_Val2_2_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="p_Val2_3_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="344" class="1005" name="i_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="351" class="1005" name="d_V_read_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="d_V_read "/>
</bind>
</comp>

<comp id="356" class="1005" name="i_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="1"/>
<pin id="358" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="f_V_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="1"/>
<pin id="369" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="52" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="52" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="52" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="126" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="150"><net_src comp="135" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="176"><net_src comp="163" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="178" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="160" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="178" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="184" pin="3"/><net_sink comp="191" pin=3"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="151" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="178" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="115" pin="3"/><net_sink comp="201" pin=3"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="181" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="154" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="115" pin="3"/><net_sink comp="222" pin=3"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="157" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="218" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="115" pin="3"/><net_sink comp="232" pin=3"/></net>

<net id="247"><net_src comp="172" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="201" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="151" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="211" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="172" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="154" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="222" pin="4"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="211" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="232" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="157" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="172" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="191" pin="4"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="160" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="272" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="264" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="256" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="242" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="319"><net_src comp="54" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="326"><net_src comp="58" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="333"><net_src comp="62" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="340"><net_src comp="66" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="347"><net_src comp="70" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="354"><net_src comp="74" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="359"><net_src comp="126" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="370"><net_src comp="108" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="115" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_V_2_out | {1 }
	Port: m_V_2_out | {1 }
	Port: h_V_2_out | {1 }
	Port: g_V_2_out | {1 }
 - Input state : 
	Port: crc24a_Pipeline_VITIS_LOOP_58_7 : f_V | {1 2 }
	Port: crc24a_Pipeline_VITIS_LOOP_58_7 : d_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln58 : 2
		add_ln58 : 2
		br_ln58 : 3
		zext_ln58 : 2
		f_V_addr : 3
		f_V_load : 4
		store_ln58 : 3
		p_Val2_load : 1
		p_Val2_1_load : 1
		p_Val2_2_load : 1
		p_Val2_3_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		icmp_ln60 : 1
		tmp_1 : 1
		p_Result_s : 2
		p_Result_1 : 1
		zext_ln368 : 1
		p_Result_2 : 2
		p_Result_3 : 2
		g_V_1 : 2
		or_ln63 : 2
		h_V_1 : 3
		m_V_1 : 3
		o_V_1 : 3
		store_ln58 : 4
		store_ln58 : 4
		store_ln58 : 4
		store_ln58 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |      g_V_1_fu_242      |    0    |    8    |
|  select  |      h_V_1_fu_256      |    0    |    8    |
|          |      m_V_1_fu_264      |    0    |    8    |
|          |      o_V_1_fu_272      |    0    |    8    |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln58_fu_129    |    0    |    9    |
|          |    icmp_ln60_fu_172    |    0    |    8    |
|----------|------------------------|---------|---------|
|    add   |     add_ln58_fu_135    |    0    |    12   |
|----------|------------------------|---------|---------|
|    or    |     or_ln63_fu_250     |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |   d_V_read_read_fu_74  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |  write_ln0_write_fu_80 |    0    |    0    |
|   write  |  write_ln0_write_fu_87 |    0    |    0    |
|          |  write_ln0_write_fu_94 |    0    |    0    |
|          | write_ln0_write_fu_101 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln58_fu_141    |    0    |    0    |
|   zext   |    zext_ln628_fu_178   |    0    |    0    |
|          |    zext_ln368_fu_218   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|       tmp_fu_163       |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln628_fu_181   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|      tmp_1_fu_184      |    0    |    0    |
|          |      tmp_4_fu_211      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_s_fu_191   |    0    |    0    |
|  bitset  |    p_Result_1_fu_201   |    0    |    0    |
|          |    p_Result_2_fu_222   |    0    |    0    |
|          |    p_Result_3_fu_232   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    63   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|d_V_read_reg_351|    8   |
|f_V_addr_reg_367|    5   |
|   i_1_reg_356  |    5   |
|    i_reg_344   |    5   |
|p_Val2_1_reg_323|    8   |
|p_Val2_2_reg_330|    8   |
|p_Val2_3_reg_337|    8   |
|p_Val2_s_reg_316|    8   |
+----------------+--------+
|      Total     |   55   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   10   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   63   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   55   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   55   |   72   |
+-----------+--------+--------+--------+
