Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  7 09:35:56 2024
| Host         : DESKTOP-OCH9RL1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1847)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2944)
5. checking no_input_delay (21)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (6)

1. checking no_clock (1847)
---------------------------
 There are 197 register/latch pins with no clock driven by root clock pin: mcu_TCK_0 (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/pullup_TCK/O (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/u1_clk_div/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2944)
---------------------------------------------------
 There are 2944 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (6)
----------------------------
 There are 6 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.974     -970.745                   1971                36076        0.048        0.000                      0                36036        1.100        0.000                       0                 13204  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
clk_in1_p_0                                         {0.000 2.500}        5.000           200.000         
  clk_200_design_1_clk_wiz_0_0                      {0.000 2.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_0_0                     {0.000 2.500}        5.000           200.000         
design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0                                {0.000 31.250}       62.500          16.000          
  clkfbout_clk_wiz_0                                {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_p_0                                                                                                                                                                                           1.100        0.000                       0                     1  
  clk_200_design_1_clk_wiz_0_0                           -2.974     -970.745                   1971                11534        0.055        0.000                      0                11534        1.732        0.000                       0                  4226  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                       3.592        0.000                       0                     3  
design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0                                      5.016        0.000                      0                18230        0.048        0.000                      0                18230       30.482        0.000                       0                  8970  
  clkfbout_clk_wiz_0                                                                                                                                                                                  3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0            clk_200_design_1_clk_wiz_0_0       61.827        0.000                      0                   20                                                                        
clk_200_design_1_clk_wiz_0_0  clk_out1_clk_wiz_0                  4.336        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_200_design_1_clk_wiz_0_0  clk_200_design_1_clk_wiz_0_0        3.597        0.000                      0                  109        0.173        0.000                      0                  109  
**async_default**             clk_out1_clk_wiz_0            clk_out1_clk_wiz_0                 47.417        0.000                      0                 6163        0.195        0.000                      0                 6163  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_p_0
  To Clock:  clk_in1_p_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_p_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in1_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_design_1_clk_wiz_0_0
  To Clock:  clk_200_design_1_clk_wiz_0_0

Setup :         1971  Failing Endpoints,  Worst Slack       -2.974ns,  Total Violation     -970.745ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.974ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.943ns  (logic 5.372ns (67.628%)  route 2.571ns (32.372%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 3.545 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.563    -2.013    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/s00_axi_aclk
    SLICE_X65Y58         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.790 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/Q
                         net (fo=1, routed)           0.768    -1.023    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[19].u_entry/Q[6]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.043    -0.980 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[19].u_entry/o_c0__0_i_119/O
                         net (fo=1, routed)           0.236    -0.744    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[25].u_entry/o_c0__1_14
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.043    -0.701 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[25].u_entry/o_c0__0_i_45/O
                         net (fo=1, routed)           0.369    -0.332    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__1_10
    SLICE_X61Y57         LUT6 (Prop_lut6_I5_O)        0.043    -0.289 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_11/O
                         net (fo=7, routed)           0.422     0.133    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/D[6]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.879     3.012 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     3.012    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     4.089 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.453     4.542    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.043     4.585 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.841 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.895 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.060 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__1/O[1]
                         net (fo=2, routed)           0.324     5.384    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__1_n_6
    SLICE_X56Y62         LUT3 (Prop_lut3_I0_O)        0.125     5.509 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[24]_i_8__2/O
                         net (fo=1, routed)           0.000     5.509    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[24]_i_8__2_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.765 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.930 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.930    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac_n_30
    SLICE_X56Y63         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.427     3.545    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/s00_axi_aclk
    SLICE_X56Y63         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[29]/C
                         clock pessimism             -0.605     2.941    
                         clock uncertainty           -0.060     2.880    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)        0.076     2.956    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[29]
  -------------------------------------------------------------------
                         required time                          2.956    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                 -2.974    

Slack (VIOLATED) :        -2.960ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 5.358ns (67.571%)  route 2.571ns (32.429%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 3.545 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.563    -2.013    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/s00_axi_aclk
    SLICE_X65Y58         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.790 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/Q
                         net (fo=1, routed)           0.768    -1.023    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[19].u_entry/Q[6]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.043    -0.980 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[19].u_entry/o_c0__0_i_119/O
                         net (fo=1, routed)           0.236    -0.744    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[25].u_entry/o_c0__1_14
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.043    -0.701 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[25].u_entry/o_c0__0_i_45/O
                         net (fo=1, routed)           0.369    -0.332    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__1_10
    SLICE_X61Y57         LUT6 (Prop_lut6_I5_O)        0.043    -0.289 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_11/O
                         net (fo=7, routed)           0.422     0.133    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/D[6]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.879     3.012 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     3.012    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     4.089 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.453     4.542    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.043     4.585 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.841 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.895 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.060 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__1/O[1]
                         net (fo=2, routed)           0.324     5.384    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__1_n_6
    SLICE_X56Y62         LUT3 (Prop_lut3_I0_O)        0.125     5.509 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[24]_i_8__2/O
                         net (fo=1, routed)           0.000     5.509    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[24]_i_8__2_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.765 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.916 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.916    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac_n_28
    SLICE_X56Y63         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.427     3.545    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/s00_axi_aclk
    SLICE_X56Y63         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[31]/C
                         clock pessimism             -0.605     2.941    
                         clock uncertainty           -0.060     2.880    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)        0.076     2.956    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[31]
  -------------------------------------------------------------------
                         required time                          2.956    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                 -2.960    

Slack (VIOLATED) :        -2.945ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 5.390ns (68.608%)  route 2.466ns (31.392%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 3.720 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.798    -1.778    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/s00_axi_aclk
    SLICE_X49Y42         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.223    -1.555 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/read_ptr_reg[1]/Q
                         net (fo=46, routed)          0.746    -0.810    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/Q[1]
    SLICE_X50Y45         LUT6 (Prop_lut6_I2_O)        0.043    -0.767 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_29__5/O
                         net (fo=1, routed)           0.000    -0.767    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_29__5_n_0
    SLICE_X50Y45         MUXF7 (Prop_muxf7_I0_O)      0.101    -0.666 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_8__2/O
                         net (fo=1, routed)           0.326    -0.340    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_8__2_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.123    -0.217 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_1__5/O
                         net (fo=37, routed)          0.603     0.386    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1_0[6]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.749     3.135 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     3.135    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     4.212 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.438     4.650    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1_n_105
    SLICE_X53Y44         LUT2 (Prop_lut2_I0_O)        0.043     4.693 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.693    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry_i_3__5_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.960 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.960    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.126 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry__0/O[1]
                         net (fo=2, routed)           0.354     5.480    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry__0_n_6
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.123     5.603 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r[20]_i_8/O
                         net (fo=1, routed)           0.000     5.603    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r[20]_i_8_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.859 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.859    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[20]_i_1__5_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.913 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.913    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[24]_i_1__5_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.078 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[28]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     6.078    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac_n_30
    SLICE_X52Y47         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.602     3.720    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/s00_axi_aclk
    SLICE_X52Y47         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[29]/C
                         clock pessimism             -0.603     3.118    
                         clock uncertainty           -0.060     3.057    
    SLICE_X52Y47         FDRE (Setup_fdre_C_D)        0.076     3.133    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[29]
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                 -2.945    

Slack (VIOLATED) :        -2.931ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 5.376ns (68.552%)  route 2.466ns (31.448%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 3.720 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.798    -1.778    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/s00_axi_aclk
    SLICE_X49Y42         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.223    -1.555 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/read_ptr_reg[1]/Q
                         net (fo=46, routed)          0.746    -0.810    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/Q[1]
    SLICE_X50Y45         LUT6 (Prop_lut6_I2_O)        0.043    -0.767 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_29__5/O
                         net (fo=1, routed)           0.000    -0.767    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_29__5_n_0
    SLICE_X50Y45         MUXF7 (Prop_muxf7_I0_O)      0.101    -0.666 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_8__2/O
                         net (fo=1, routed)           0.326    -0.340    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_8__2_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.123    -0.217 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_1__5/O
                         net (fo=37, routed)          0.603     0.386    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1_0[6]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.749     3.135 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     3.135    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     4.212 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.438     4.650    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1_n_105
    SLICE_X53Y44         LUT2 (Prop_lut2_I0_O)        0.043     4.693 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.693    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry_i_3__5_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.960 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.960    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.126 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry__0/O[1]
                         net (fo=2, routed)           0.354     5.480    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry__0_n_6
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.123     5.603 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r[20]_i_8/O
                         net (fo=1, routed)           0.000     5.603    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r[20]_i_8_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.859 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.859    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[20]_i_1__5_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.913 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.913    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[24]_i_1__5_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.064 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[28]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     6.064    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac_n_28
    SLICE_X52Y47         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.602     3.720    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/s00_axi_aclk
    SLICE_X52Y47         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[31]/C
                         clock pessimism             -0.603     3.118    
                         clock uncertainty           -0.060     3.057    
    SLICE_X52Y47         FDRE (Setup_fdre_C_D)        0.076     3.133    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[31]
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 -2.931    

Slack (VIOLATED) :        -2.921ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 5.319ns (67.410%)  route 2.571ns (32.590%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 3.545 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.563    -2.013    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/s00_axi_aclk
    SLICE_X65Y58         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.790 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/Q
                         net (fo=1, routed)           0.768    -1.023    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[19].u_entry/Q[6]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.043    -0.980 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[19].u_entry/o_c0__0_i_119/O
                         net (fo=1, routed)           0.236    -0.744    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[25].u_entry/o_c0__1_14
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.043    -0.701 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[25].u_entry/o_c0__0_i_45/O
                         net (fo=1, routed)           0.369    -0.332    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__1_10
    SLICE_X61Y57         LUT6 (Prop_lut6_I5_O)        0.043    -0.289 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_11/O
                         net (fo=7, routed)           0.422     0.133    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/D[6]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.879     3.012 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     3.012    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     4.089 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.453     4.542    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.043     4.585 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.841 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.895 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.060 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__1/O[1]
                         net (fo=2, routed)           0.324     5.384    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__1_n_6
    SLICE_X56Y62         LUT3 (Prop_lut3_I0_O)        0.125     5.509 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[24]_i_8__2/O
                         net (fo=1, routed)           0.000     5.509    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[24]_i_8__2_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.765 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     5.877 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.877    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac_n_29
    SLICE_X56Y63         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.427     3.545    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/s00_axi_aclk
    SLICE_X56Y63         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[30]/C
                         clock pessimism             -0.605     2.941    
                         clock uncertainty           -0.060     2.880    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)        0.076     2.956    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[30]
  -------------------------------------------------------------------
                         required time                          2.956    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                 -2.921    

Slack (VIOLATED) :        -2.920ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 5.318ns (67.406%)  route 2.571ns (32.594%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 3.545 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.563    -2.013    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/s00_axi_aclk
    SLICE_X65Y58         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.790 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/Q
                         net (fo=1, routed)           0.768    -1.023    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[19].u_entry/Q[6]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.043    -0.980 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[19].u_entry/o_c0__0_i_119/O
                         net (fo=1, routed)           0.236    -0.744    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[25].u_entry/o_c0__1_14
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.043    -0.701 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[25].u_entry/o_c0__0_i_45/O
                         net (fo=1, routed)           0.369    -0.332    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__1_10
    SLICE_X61Y57         LUT6 (Prop_lut6_I5_O)        0.043    -0.289 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_11/O
                         net (fo=7, routed)           0.422     0.133    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/D[6]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.879     3.012 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     3.012    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     4.089 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.453     4.542    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.043     4.585 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.841 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.006 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0/O[1]
                         net (fo=2, routed)           0.324     5.330    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0_n_6
    SLICE_X56Y61         LUT3 (Prop_lut3_I0_O)        0.125     5.455 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_8__2/O
                         net (fo=1, routed)           0.000     5.455    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_8__2_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.711 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.876 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.876    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac_n_26
    SLICE_X56Y62         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.427     3.545    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/s00_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[25]/C
                         clock pessimism             -0.605     2.941    
                         clock uncertainty           -0.060     2.880    
    SLICE_X56Y62         FDRE (Setup_fdre_C_D)        0.076     2.956    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[25]
  -------------------------------------------------------------------
                         required time                          2.956    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                 -2.920    

Slack (VIOLATED) :        -2.917ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 5.315ns (67.394%)  route 2.571ns (32.606%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 3.545 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.563    -2.013    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/s00_axi_aclk
    SLICE_X65Y58         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.790 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/Q
                         net (fo=1, routed)           0.768    -1.023    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[19].u_entry/Q[6]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.043    -0.980 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[19].u_entry/o_c0__0_i_119/O
                         net (fo=1, routed)           0.236    -0.744    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[25].u_entry/o_c0__1_14
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.043    -0.701 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[25].u_entry/o_c0__0_i_45/O
                         net (fo=1, routed)           0.369    -0.332    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__1_10
    SLICE_X61Y57         LUT6 (Prop_lut6_I5_O)        0.043    -0.289 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_11/O
                         net (fo=7, routed)           0.422     0.133    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/D[6]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.879     3.012 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     3.012    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     4.089 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.453     4.542    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.043     4.585 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.841 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.895 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.895    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.060 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__1/O[1]
                         net (fo=2, routed)           0.324     5.384    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__1_n_6
    SLICE_X56Y62         LUT3 (Prop_lut3_I0_O)        0.125     5.509 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[24]_i_8__2/O
                         net (fo=1, routed)           0.000     5.509    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[24]_i_8__2_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.765 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.873 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.873    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac_n_31
    SLICE_X56Y63         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.427     3.545    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/s00_axi_aclk
    SLICE_X56Y63         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[28]/C
                         clock pessimism             -0.605     2.941    
                         clock uncertainty           -0.060     2.880    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)        0.076     2.956    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[28]
  -------------------------------------------------------------------
                         required time                          2.956    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                 -2.917    

Slack (VIOLATED) :        -2.906ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 5.304ns (67.348%)  route 2.571ns (32.652%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 3.545 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.013ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.563    -2.013    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/s00_axi_aclk
    SLICE_X65Y58         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.790 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[18].u_entry/dout_reg[6]/Q
                         net (fo=1, routed)           0.768    -1.023    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[19].u_entry/Q[6]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.043    -0.980 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[19].u_entry/o_c0__0_i_119/O
                         net (fo=1, routed)           0.236    -0.744    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[25].u_entry/o_c0__1_14
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.043    -0.701 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[25].u_entry/o_c0__0_i_45/O
                         net (fo=1, routed)           0.369    -0.332    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__1_10
    SLICE_X61Y57         LUT6 (Prop_lut6_I5_O)        0.043    -0.289 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_11/O
                         net (fo=7, routed)           0.422     0.133    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/D[6]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.879     3.012 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     3.012    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     4.089 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.453     4.542    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.043     4.585 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.841 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.006 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0/O[1]
                         net (fo=2, routed)           0.324     5.330    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0_n_6
    SLICE_X56Y61         LUT3 (Prop_lut3_I0_O)        0.125     5.455 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_8__2/O
                         net (fo=1, routed)           0.000     5.455    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_8__2_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.711 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.862 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.862    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac_n_24
    SLICE_X56Y62         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.427     3.545    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/s00_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[27]/C
                         clock pessimism             -0.605     2.941    
                         clock uncertainty           -0.060     2.880    
    SLICE_X56Y62         FDRE (Setup_fdre_C_D)        0.076     2.956    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[27]
  -------------------------------------------------------------------
                         required time                          2.956    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                 -2.906    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 5.337ns (68.395%)  route 2.466ns (31.605%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 3.720 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.798    -1.778    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/s00_axi_aclk
    SLICE_X49Y42         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.223    -1.555 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/read_ptr_reg[1]/Q
                         net (fo=46, routed)          0.746    -0.810    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/Q[1]
    SLICE_X50Y45         LUT6 (Prop_lut6_I2_O)        0.043    -0.767 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_29__5/O
                         net (fo=1, routed)           0.000    -0.767    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_29__5_n_0
    SLICE_X50Y45         MUXF7 (Prop_muxf7_I0_O)      0.101    -0.666 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_8__2/O
                         net (fo=1, routed)           0.326    -0.340    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_8__2_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.123    -0.217 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_1__5/O
                         net (fo=37, routed)          0.603     0.386    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1_0[6]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.749     3.135 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     3.135    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     4.212 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.438     4.650    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1_n_105
    SLICE_X53Y44         LUT2 (Prop_lut2_I0_O)        0.043     4.693 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.693    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry_i_3__5_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.960 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.960    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.126 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry__0/O[1]
                         net (fo=2, routed)           0.354     5.480    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry__0_n_6
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.123     5.603 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r[20]_i_8/O
                         net (fo=1, routed)           0.000     5.603    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r[20]_i_8_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.859 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.859    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[20]_i_1__5_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.913 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.913    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[24]_i_1__5_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.025 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[28]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     6.025    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac_n_29
    SLICE_X52Y47         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.602     3.720    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/s00_axi_aclk
    SLICE_X52Y47         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[30]/C
                         clock pessimism             -0.603     3.118    
                         clock uncertainty           -0.060     3.057    
    SLICE_X52Y47         FDRE (Setup_fdre_C_D)        0.076     3.133    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[30]
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.891ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 5.336ns (68.391%)  route 2.466ns (31.609%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 3.720 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.798    -1.778    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/s00_axi_aclk
    SLICE_X49Y42         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.223    -1.555 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/read_ptr_reg[1]/Q
                         net (fo=46, routed)          0.746    -0.810    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/Q[1]
    SLICE_X50Y45         LUT6 (Prop_lut6_I2_O)        0.043    -0.767 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_29__5/O
                         net (fo=1, routed)           0.000    -0.767    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_29__5_n_0
    SLICE_X50Y45         MUXF7 (Prop_muxf7_I0_O)      0.101    -0.666 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_8__2/O
                         net (fo=1, routed)           0.326    -0.340    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_8__2_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.123    -0.217 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/genblk1[3].u_entry/o_c0_i_1__5/O
                         net (fo=37, routed)          0.603     0.386    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1_0[6]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      2.749     3.135 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     3.135    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     4.212 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.438     4.650    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1_n_105
    SLICE_X53Y44         LUT2 (Prop_lut2_I0_O)        0.043     4.693 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     4.693    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry_i_3__5_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.960 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.960    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.126 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry__0/O[1]
                         net (fo=2, routed)           0.354     5.480    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry__0_n_6
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.123     5.603 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r[20]_i_8/O
                         net (fo=1, routed)           0.000     5.603    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r[20]_i_8_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.859 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.859    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[20]_i_1__5_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.024 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r_reg[24]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     6.024    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac_n_26
    SLICE_X52Y46         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.602     3.720    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/s00_axi_aclk
    SLICE_X52Y46         FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[25]/C
                         clock pessimism             -0.603     3.118    
                         clock uncertainty           -0.060     3.057    
    SLICE_X52Y46         FDRE (Setup_fdre_C_D)        0.076     3.133    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/c_r_reg[25]
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 -2.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.251%)  route 0.095ns (48.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.528    -0.655    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X72Y176        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        FDRE (Prop_fdre_C_Q)         0.100    -0.555 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.095    -0.459    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X70Y176        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.725    -0.708    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X70Y176        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.065    -0.644    
    SLICE_X70Y176        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.515    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.252%)  route 0.107ns (51.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.544    -0.639    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X88Y162        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y162        FDRE (Prop_fdre_C_Q)         0.100    -0.539 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=2, routed)           0.107    -0.431    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/DIA0
    SLICE_X90Y163        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.741    -0.692    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/WCLK
    SLICE_X90Y163        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA/CLK
                         clock pessimism              0.066    -0.627    
    SLICE_X90Y163        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.496    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.998%)  route 0.096ns (49.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.528    -0.655    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X72Y176        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        FDRE (Prop_fdre_C_Q)         0.100    -0.555 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.096    -0.458    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X70Y176        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.725    -0.708    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X70Y176        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.065    -0.644    
    SLICE_X70Y176        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.529    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.265%)  route 0.137ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.526    -0.657    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y175        FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y175        FDRE (Prop_fdre_C_Q)         0.100    -0.557 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.137    -0.420    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X74Y176        SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.724    -0.709    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y176        SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism              0.065    -0.645    
    SLICE_X74Y176        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154    -0.491    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.526    -0.657    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X79Y176        FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y176        FDRE (Prop_fdre_C_Q)         0.100    -0.557 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.096    -0.461    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X78Y177        SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.725    -0.708    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X78Y177        SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism              0.065    -0.644    
    SLICE_X78Y177        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102    -0.542    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.886%)  route 0.113ns (53.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.526    -0.657    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y174        FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y174        FDRE (Prop_fdre_C_Q)         0.100    -0.557 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.113    -0.443    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X74Y176        SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.724    -0.709    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y176        SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism              0.083    -0.627    
    SLICE_X74Y176        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102    -0.525    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.924%)  route 0.144ns (59.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.529    -0.654    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X77Y178        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y178        FDRE (Prop_fdre_C_Q)         0.100    -0.554 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.144    -0.409    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X70Y177        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.727    -0.706    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X70Y177        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.083    -0.624    
    SLICE_X70Y177        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.492    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.107%)  route 0.143ns (58.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.530    -0.653    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X76Y179        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y179        FDRE (Prop_fdre_C_Q)         0.100    -0.553 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.143    -0.409    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIC0
    SLICE_X70Y179        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.729    -0.704    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X70Y179        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism              0.083    -0.622    
    SLICE_X70Y179        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.493    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.246%)  route 0.116ns (53.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.526    -0.657    design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y174        FDRE                                         r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y174        FDRE (Prop_fdre_C_Q)         0.100    -0.557 r  design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.116    -0.440    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X74Y175        SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.723    -0.710    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X74Y175        SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism              0.083    -0.628    
    SLICE_X74Y175        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102    -0.526    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.545    -0.638    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X89Y160        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y160        FDRE (Prop_fdre_C_Q)         0.100    -0.538 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.095    -0.443    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X90Y160        SRL16E                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.744    -0.689    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X90Y160        SRL16E                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism              0.066    -0.624    
    SLICE_X90Y160        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095    -0.529    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X1Y27      design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X1Y30      design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X1Y17      design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X1Y24      design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X2Y17      design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X2Y21      design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X1Y28      design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X1Y18      design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X2Y18      design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X1Y31      design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y180    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y180    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y180    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y180    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y180    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y180    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y180    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y180    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y179    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y179    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y176    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y177    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y177    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y10   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
  To Clock:  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 fall@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.586ns  (logic 3.899ns (15.859%)  route 20.687ns (84.141%))
  Logic Levels:           50  (CARRY4=13 LUT3=3 LUT4=5 LUT5=7 LUT6=22)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 33.198 - 31.250 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.453     1.453    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y195        LUT5 (Prop_lut5_I2_O)        0.043     1.496 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.510     2.005    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.098 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         1.390     3.488    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_core_ifu
    SLICE_X55Y137        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.223     3.711 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=53, routed)          0.817     4.528    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[1]
    SLICE_X70Y136        LUT5 (Prop_lut5_I3_O)        0.047     4.575 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__8/O
                         net (fo=12, routed)          0.409     4.984    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__8_n_0
    SLICE_X66Y139        LUT4 (Prop_lut4_I0_O)        0.134     5.118 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__5/O
                         net (fo=36, routed)          0.395     5.513    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__5_n_0
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.043     5.556 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__8/O
                         net (fo=2, routed)           0.194     5.751    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__8_n_0
    SLICE_X64Y138        LUT6 (Prop_lut6_I0_O)        0.043     5.794 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_18/O
                         net (fo=7, routed)           0.334     6.128    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_9__10
    SLICE_X63Y139        LUT4 (Prop_lut4_I3_O)        0.043     6.171 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__1/O
                         net (fo=28, routed)          1.043     7.214    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/dec_rs2x0
    SLICE_X42Y164        LUT6 (Prop_lut6_I5_O)        0.043     7.257 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/qout_r[1]_i_9__10/O
                         net (fo=6, routed)           1.322     8.579    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_53_0
    SLICE_X64Y147        LUT5 (Prop_lut5_I4_O)        0.054     8.633 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__14/O
                         net (fo=7, routed)           0.535     9.168    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_rs2[31]
    SLICE_X61Y147        LUT6 (Prop_lut6_I4_O)        0.137     9.305 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=4, routed)           0.262     9.567    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53_0
    SLICE_X61Y147        LUT4 (Prop_lut4_I3_O)        0.043     9.610 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_86/O
                         net (fo=1, routed)           0.246     9.856    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_86_n_0
    SLICE_X62Y147        LUT6 (Prop_lut6_I5_O)        0.043     9.899 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53/O
                         net (fo=1, routed)           0.322    10.221    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X65Y144        LUT6 (Prop_lut6_I0_O)        0.043    10.264 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=71, routed)          0.561    10.825    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X63Y150        LUT6 (Prop_lut6_I0_O)        0.043    10.868 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.245    11.113    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X63Y150        LUT3 (Prop_lut3_I2_O)        0.043    11.156 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.299    11.455    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X61Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.742 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    11.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3_n_0
    SLICE_X61Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.795 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.795    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X61Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.848 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.848    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X61Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.901 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.901    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X61Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.954 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.954    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X61Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.007 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.007    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.060 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.060    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X61Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.113 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X61Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    12.230 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=11, routed)          0.866    13.095    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X67Y144        LUT5 (Prop_lut5_I3_O)        0.136    13.231 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=1, routed)           0.306    13.538    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13_n_0
    SLICE_X65Y148        LUT6 (Prop_lut6_I3_O)        0.137    13.675 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.530    14.205    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X69Y157        LUT6 (Prop_lut6_I4_O)        0.043    14.248 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          0.719    14.967    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X66Y145        LUT6 (Prop_lut6_I4_O)        0.043    15.010 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_15/O
                         net (fo=3, routed)           0.417    15.427    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X67Y142        LUT6 (Prop_lut6_I2_O)        0.043    15.470 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__9/O
                         net (fo=2, routed)           0.240    15.710    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__9_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I2_O)        0.043    15.753 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__13/O
                         net (fo=3, routed)           0.595    16.348    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X66Y137        LUT6 (Prop_lut6_I3_O)        0.043    16.391 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__36/O
                         net (fo=2, routed)           0.508    16.898    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__36_n_0
    SLICE_X66Y137        LUT6 (Prop_lut6_I2_O)        0.043    16.941 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__68/O
                         net (fo=5, routed)           0.547    17.488    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_2
    SLICE_X63Y138        LUT6 (Prop_lut6_I2_O)        0.043    17.531 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__32/O
                         net (fo=38, routed)          0.572    18.103    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_6
    SLICE_X66Y141        LUT3 (Prop_lut3_I2_O)        0.047    18.150 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0/O
                         net (fo=5, routed)           0.369    18.519    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I4_O)        0.134    18.653 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__17/O
                         net (fo=6, routed)           0.553    19.206    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_56
    SLICE_X69Y144        LUT6 (Prop_lut6_I2_O)        0.043    19.249 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3/O
                         net (fo=29, routed)          0.691    19.940    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3_n_0
    SLICE_X73Y152        LUT6 (Prop_lut6_I5_O)        0.043    19.983 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__9/O
                         net (fo=1, routed)           0.817    20.800    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X50Y151        LUT5 (Prop_lut5_I0_O)        0.043    20.843 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__5/O
                         net (fo=4, routed)           0.456    21.299    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_6[19]
    SLICE_X50Y153        LUT3 (Prop_lut3_I0_O)        0.043    21.342 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    21.342    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X50Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.598 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    21.598    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X50Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.674 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.619    22.293    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X56Y144        LUT5 (Prop_lut5_I4_O)        0.124    22.417 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__59/O
                         net (fo=4, routed)           0.564    22.981    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__59_n_0
    SLICE_X55Y144        LUT5 (Prop_lut5_I4_O)        0.043    23.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=22, routed)          0.713    23.737    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X49Y154        LUT4 (Prop_lut4_I0_O)        0.043    23.780 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=18, routed)          0.598    24.377    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X51Y153        LUT6 (Prop_lut6_I1_O)        0.043    24.420 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    24.420    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X51Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    24.679 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    24.679    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X51Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.756 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=28, routed)          0.757    25.513    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X57Y142        LUT6 (Prop_lut6_I3_O)        0.122    25.635 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__10/O
                         net (fo=2, routed)           0.501    26.136    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__10_n_0
    SLICE_X59Y142        LUT6 (Prop_lut6_I1_O)        0.043    26.179 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__58/O
                         net (fo=5, routed)           0.382    26.561    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_3
    SLICE_X59Y142        LUT6 (Prop_lut6_I2_O)        0.043    26.604 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/enb_reg_i_2__0/O
                         net (fo=27, routed)          0.681    27.286    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11
    SLICE_X56Y141        LUT4 (Prop_lut4_I3_O)        0.043    27.329 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/enb_reg_i_3__2/O
                         net (fo=3, routed)           0.194    27.523    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/enb_reg
    SLICE_X57Y141        LUT5 (Prop_lut5_I2_O)        0.043    27.566 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/enb_reg_i_1__1/O
                         net (fo=1, routed)           0.508    28.074    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/mem[1].non_last.mem_r_reg_7_1
    SLICE_X60Y140        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.579    32.829    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk_out1
    SLICE_X60Y142        LUT4 (Prop_lut4_I1_O)        0.036    32.865 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/enb_reg_i_2__2/O
                         net (fo=6, routed)           0.332    33.198    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X60Y140        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.188    
                         clock uncertainty           -0.097    33.090    
  -------------------------------------------------------------------
                         required time                         33.090    
                         arrival time                         -28.074    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 fall@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.031ns  (logic 3.856ns (16.046%)  route 20.175ns (83.954%))
  Logic Levels:           49  (CARRY4=13 LUT3=3 LUT4=4 LUT5=7 LUT6=22)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 33.255 - 31.250 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.453     1.453    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y195        LUT5 (Prop_lut5_I2_O)        0.043     1.496 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.510     2.005    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.098 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         1.390     3.488    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_core_ifu
    SLICE_X55Y137        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.223     3.711 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=53, routed)          0.817     4.528    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[1]
    SLICE_X70Y136        LUT5 (Prop_lut5_I3_O)        0.047     4.575 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__8/O
                         net (fo=12, routed)          0.409     4.984    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__8_n_0
    SLICE_X66Y139        LUT4 (Prop_lut4_I0_O)        0.134     5.118 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__5/O
                         net (fo=36, routed)          0.395     5.513    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__5_n_0
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.043     5.556 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__8/O
                         net (fo=2, routed)           0.194     5.751    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__8_n_0
    SLICE_X64Y138        LUT6 (Prop_lut6_I0_O)        0.043     5.794 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_18/O
                         net (fo=7, routed)           0.334     6.128    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_9__10
    SLICE_X63Y139        LUT4 (Prop_lut4_I3_O)        0.043     6.171 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__1/O
                         net (fo=28, routed)          1.043     7.214    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/dec_rs2x0
    SLICE_X42Y164        LUT6 (Prop_lut6_I5_O)        0.043     7.257 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/qout_r[1]_i_9__10/O
                         net (fo=6, routed)           1.322     8.579    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_53_0
    SLICE_X64Y147        LUT5 (Prop_lut5_I4_O)        0.054     8.633 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__14/O
                         net (fo=7, routed)           0.535     9.168    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_rs2[31]
    SLICE_X61Y147        LUT6 (Prop_lut6_I4_O)        0.137     9.305 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=4, routed)           0.262     9.567    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53_0
    SLICE_X61Y147        LUT4 (Prop_lut4_I3_O)        0.043     9.610 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_86/O
                         net (fo=1, routed)           0.246     9.856    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_86_n_0
    SLICE_X62Y147        LUT6 (Prop_lut6_I5_O)        0.043     9.899 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53/O
                         net (fo=1, routed)           0.322    10.221    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X65Y144        LUT6 (Prop_lut6_I0_O)        0.043    10.264 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=71, routed)          0.561    10.825    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X63Y150        LUT6 (Prop_lut6_I0_O)        0.043    10.868 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.245    11.113    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X63Y150        LUT3 (Prop_lut3_I2_O)        0.043    11.156 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.299    11.455    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X61Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.742 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    11.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3_n_0
    SLICE_X61Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.795 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.795    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X61Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.848 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.848    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X61Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.901 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.901    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X61Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.954 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.954    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X61Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.007 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.007    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.060 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.060    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X61Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.113 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X61Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    12.230 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=11, routed)          0.866    13.095    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X67Y144        LUT5 (Prop_lut5_I3_O)        0.136    13.231 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=1, routed)           0.306    13.538    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13_n_0
    SLICE_X65Y148        LUT6 (Prop_lut6_I3_O)        0.137    13.675 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.530    14.205    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X69Y157        LUT6 (Prop_lut6_I4_O)        0.043    14.248 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          0.719    14.967    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X66Y145        LUT6 (Prop_lut6_I4_O)        0.043    15.010 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_15/O
                         net (fo=3, routed)           0.417    15.427    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X67Y142        LUT6 (Prop_lut6_I2_O)        0.043    15.470 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__9/O
                         net (fo=2, routed)           0.240    15.710    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__9_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I2_O)        0.043    15.753 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__13/O
                         net (fo=3, routed)           0.595    16.348    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X66Y137        LUT6 (Prop_lut6_I3_O)        0.043    16.391 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__36/O
                         net (fo=2, routed)           0.508    16.898    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__36_n_0
    SLICE_X66Y137        LUT6 (Prop_lut6_I2_O)        0.043    16.941 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__68/O
                         net (fo=5, routed)           0.547    17.488    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_2
    SLICE_X63Y138        LUT6 (Prop_lut6_I2_O)        0.043    17.531 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__32/O
                         net (fo=38, routed)          0.572    18.103    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_6
    SLICE_X66Y141        LUT3 (Prop_lut3_I2_O)        0.047    18.150 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0/O
                         net (fo=5, routed)           0.369    18.519    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I4_O)        0.134    18.653 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__17/O
                         net (fo=6, routed)           0.553    19.206    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_56
    SLICE_X69Y144        LUT6 (Prop_lut6_I2_O)        0.043    19.249 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3/O
                         net (fo=29, routed)          0.691    19.940    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3_n_0
    SLICE_X73Y152        LUT6 (Prop_lut6_I5_O)        0.043    19.983 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__9/O
                         net (fo=1, routed)           0.817    20.800    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X50Y151        LUT5 (Prop_lut5_I0_O)        0.043    20.843 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__5/O
                         net (fo=4, routed)           0.456    21.299    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_6[19]
    SLICE_X50Y153        LUT3 (Prop_lut3_I0_O)        0.043    21.342 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    21.342    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X50Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.598 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    21.598    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X50Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.674 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.619    22.293    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X56Y144        LUT5 (Prop_lut5_I4_O)        0.124    22.417 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__59/O
                         net (fo=4, routed)           0.564    22.981    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__59_n_0
    SLICE_X55Y144        LUT5 (Prop_lut5_I4_O)        0.043    23.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=22, routed)          0.713    23.737    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X49Y154        LUT4 (Prop_lut4_I0_O)        0.043    23.780 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=18, routed)          0.598    24.377    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X51Y153        LUT6 (Prop_lut6_I1_O)        0.043    24.420 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    24.420    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X51Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    24.679 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    24.679    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X51Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.756 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=28, routed)          0.757    25.513    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X57Y142        LUT6 (Prop_lut6_I3_O)        0.122    25.635 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__10/O
                         net (fo=2, routed)           0.501    26.136    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__10_n_0
    SLICE_X59Y142        LUT6 (Prop_lut6_I1_O)        0.043    26.179 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__58/O
                         net (fo=5, routed)           0.382    26.561    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_3
    SLICE_X59Y142        LUT6 (Prop_lut6_I2_O)        0.043    26.604 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/enb_reg_i_2__0/O
                         net (fo=27, routed)          0.306    26.910    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_1
    SLICE_X58Y143        LUT5 (Prop_lut5_I1_O)        0.043    26.953 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/enb_reg_i_1__8/O
                         net (fo=1, routed)           0.566    27.519    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/qout_r_reg[0]
    SLICE_X60Y142        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.579    32.829    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk_out1
    SLICE_X60Y142        LUT4 (Prop_lut4_I1_O)        0.036    32.865 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/enb_reg_i_2__2/O
                         net (fo=6, routed)           0.390    33.255    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/qout_r_reg[0]_0
    SLICE_X60Y142        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.245    
                         clock uncertainty           -0.097    33.148    
  -------------------------------------------------------------------
                         required time                         33.148    
                         arrival time                         -27.519    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 fall@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.943ns  (logic 3.856ns (16.105%)  route 20.087ns (83.895%))
  Logic Levels:           49  (CARRY4=13 LUT3=3 LUT4=4 LUT5=6 LUT6=23)
  Clock Path Skew:        -1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 33.424 - 31.250 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.453     1.453    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y195        LUT5 (Prop_lut5_I2_O)        0.043     1.496 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.510     2.005    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.098 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         1.390     3.488    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_core_ifu
    SLICE_X55Y137        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.223     3.711 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=53, routed)          0.817     4.528    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[1]
    SLICE_X70Y136        LUT5 (Prop_lut5_I3_O)        0.047     4.575 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__8/O
                         net (fo=12, routed)          0.409     4.984    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__8_n_0
    SLICE_X66Y139        LUT4 (Prop_lut4_I0_O)        0.134     5.118 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__5/O
                         net (fo=36, routed)          0.395     5.513    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__5_n_0
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.043     5.556 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__8/O
                         net (fo=2, routed)           0.194     5.751    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__8_n_0
    SLICE_X64Y138        LUT6 (Prop_lut6_I0_O)        0.043     5.794 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_18/O
                         net (fo=7, routed)           0.334     6.128    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_9__10
    SLICE_X63Y139        LUT4 (Prop_lut4_I3_O)        0.043     6.171 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__1/O
                         net (fo=28, routed)          1.043     7.214    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/dec_rs2x0
    SLICE_X42Y164        LUT6 (Prop_lut6_I5_O)        0.043     7.257 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/qout_r[1]_i_9__10/O
                         net (fo=6, routed)           1.322     8.579    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_53_0
    SLICE_X64Y147        LUT5 (Prop_lut5_I4_O)        0.054     8.633 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__14/O
                         net (fo=7, routed)           0.535     9.168    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_rs2[31]
    SLICE_X61Y147        LUT6 (Prop_lut6_I4_O)        0.137     9.305 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=4, routed)           0.262     9.567    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53_0
    SLICE_X61Y147        LUT4 (Prop_lut4_I3_O)        0.043     9.610 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_86/O
                         net (fo=1, routed)           0.246     9.856    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_86_n_0
    SLICE_X62Y147        LUT6 (Prop_lut6_I5_O)        0.043     9.899 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53/O
                         net (fo=1, routed)           0.322    10.221    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X65Y144        LUT6 (Prop_lut6_I0_O)        0.043    10.264 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=71, routed)          0.561    10.825    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X63Y150        LUT6 (Prop_lut6_I0_O)        0.043    10.868 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.245    11.113    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X63Y150        LUT3 (Prop_lut3_I2_O)        0.043    11.156 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.299    11.455    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X61Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.742 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    11.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3_n_0
    SLICE_X61Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.795 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.795    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X61Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.848 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.848    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X61Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.901 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.901    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X61Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.954 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.954    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X61Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.007 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.007    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.060 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.060    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X61Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.113 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X61Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    12.230 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=11, routed)          0.866    13.095    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X67Y144        LUT5 (Prop_lut5_I3_O)        0.136    13.231 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=1, routed)           0.306    13.538    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13_n_0
    SLICE_X65Y148        LUT6 (Prop_lut6_I3_O)        0.137    13.675 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.530    14.205    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X69Y157        LUT6 (Prop_lut6_I4_O)        0.043    14.248 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          0.719    14.967    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X66Y145        LUT6 (Prop_lut6_I4_O)        0.043    15.010 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_15/O
                         net (fo=3, routed)           0.417    15.427    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X67Y142        LUT6 (Prop_lut6_I2_O)        0.043    15.470 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__9/O
                         net (fo=2, routed)           0.240    15.710    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__9_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I2_O)        0.043    15.753 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__13/O
                         net (fo=3, routed)           0.595    16.348    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X66Y137        LUT6 (Prop_lut6_I3_O)        0.043    16.391 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__36/O
                         net (fo=2, routed)           0.508    16.898    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__36_n_0
    SLICE_X66Y137        LUT6 (Prop_lut6_I2_O)        0.043    16.941 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__68/O
                         net (fo=5, routed)           0.547    17.488    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_2
    SLICE_X63Y138        LUT6 (Prop_lut6_I2_O)        0.043    17.531 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__32/O
                         net (fo=38, routed)          0.572    18.103    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_6
    SLICE_X66Y141        LUT3 (Prop_lut3_I2_O)        0.047    18.150 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0/O
                         net (fo=5, routed)           0.369    18.519    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I4_O)        0.134    18.653 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__17/O
                         net (fo=6, routed)           0.553    19.206    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_56
    SLICE_X69Y144        LUT6 (Prop_lut6_I2_O)        0.043    19.249 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3/O
                         net (fo=29, routed)          0.691    19.940    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3_n_0
    SLICE_X73Y152        LUT6 (Prop_lut6_I5_O)        0.043    19.983 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_2__9/O
                         net (fo=1, routed)           0.817    20.800    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[20]
    SLICE_X50Y151        LUT5 (Prop_lut5_I0_O)        0.043    20.843 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[20]_i_1__5/O
                         net (fo=4, routed)           0.456    21.299    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_6[19]
    SLICE_X50Y153        LUT3 (Prop_lut3_I0_O)        0.043    21.342 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    21.342    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X50Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.598 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    21.598    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X50Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    21.674 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.619    22.293    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X56Y144        LUT5 (Prop_lut5_I4_O)        0.124    22.417 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__59/O
                         net (fo=4, routed)           0.564    22.981    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__59_n_0
    SLICE_X55Y144        LUT5 (Prop_lut5_I4_O)        0.043    23.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=22, routed)          0.713    23.737    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X49Y154        LUT4 (Prop_lut4_I0_O)        0.043    23.780 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=18, routed)          0.598    24.377    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X51Y153        LUT6 (Prop_lut6_I1_O)        0.043    24.420 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    24.420    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X51Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    24.679 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    24.679    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X51Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.756 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=28, routed)          0.757    25.513    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X57Y142        LUT6 (Prop_lut6_I3_O)        0.122    25.635 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__10/O
                         net (fo=2, routed)           0.501    26.136    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__10_n_0
    SLICE_X59Y142        LUT6 (Prop_lut6_I1_O)        0.043    26.179 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__58/O
                         net (fo=5, routed)           0.382    26.561    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_3
    SLICE_X59Y142        LUT6 (Prop_lut6_I2_O)        0.043    26.604 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/enb_reg_i_2__0/O
                         net (fo=27, routed)          0.408    27.013    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_1
    SLICE_X57Y140        LUT6 (Prop_lut6_I0_O)        0.043    27.056 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/enb_reg_i_1__9/O
                         net (fo=1, routed)           0.376    27.432    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/mem[1].non_last.mem_r_reg_7_1
    SLICE_X59Y140        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.784    33.034    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X60Y140        LUT5 (Prop_lut5_I2_O)        0.036    33.070 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/enb_reg_i_2__5/O
                         net (fo=1, routed)           0.353    33.424    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X59Y140        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.414    
                         clock uncertainty           -0.097    33.316    
  -------------------------------------------------------------------
                         required time                         33.316    
                         arrival time                         -27.432    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             11.322ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 fall@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.280ns  (logic 2.960ns (16.193%)  route 15.320ns (83.807%))
  Logic Levels:           37  (CARRY4=10 LUT3=2 LUT4=4 LUT5=4 LUT6=17)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 33.198 - 31.250 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.453     1.453    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y195        LUT5 (Prop_lut5_I2_O)        0.043     1.496 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.510     2.005    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.098 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         1.390     3.488    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_core_ifu
    SLICE_X55Y137        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.223     3.711 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=53, routed)          0.817     4.528    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[1]
    SLICE_X70Y136        LUT5 (Prop_lut5_I3_O)        0.047     4.575 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__8/O
                         net (fo=12, routed)          0.409     4.984    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__8_n_0
    SLICE_X66Y139        LUT4 (Prop_lut4_I0_O)        0.134     5.118 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__5/O
                         net (fo=36, routed)          0.395     5.513    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__5_n_0
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.043     5.556 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__8/O
                         net (fo=2, routed)           0.194     5.751    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__8_n_0
    SLICE_X64Y138        LUT6 (Prop_lut6_I0_O)        0.043     5.794 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_18/O
                         net (fo=7, routed)           0.334     6.128    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_9__10
    SLICE_X63Y139        LUT4 (Prop_lut4_I3_O)        0.043     6.171 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__1/O
                         net (fo=28, routed)          1.043     7.214    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/dec_rs2x0
    SLICE_X42Y164        LUT6 (Prop_lut6_I5_O)        0.043     7.257 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/qout_r[1]_i_9__10/O
                         net (fo=6, routed)           1.322     8.579    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_53_0
    SLICE_X64Y147        LUT5 (Prop_lut5_I4_O)        0.054     8.633 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__14/O
                         net (fo=7, routed)           0.535     9.168    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_rs2[31]
    SLICE_X61Y147        LUT6 (Prop_lut6_I4_O)        0.137     9.305 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=4, routed)           0.262     9.567    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53_0
    SLICE_X61Y147        LUT4 (Prop_lut4_I3_O)        0.043     9.610 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_86/O
                         net (fo=1, routed)           0.246     9.856    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_86_n_0
    SLICE_X62Y147        LUT6 (Prop_lut6_I5_O)        0.043     9.899 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53/O
                         net (fo=1, routed)           0.322    10.221    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X65Y144        LUT6 (Prop_lut6_I0_O)        0.043    10.264 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=71, routed)          0.561    10.825    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X63Y150        LUT6 (Prop_lut6_I0_O)        0.043    10.868 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.245    11.113    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X63Y150        LUT3 (Prop_lut3_I2_O)        0.043    11.156 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.299    11.455    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X61Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.742 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    11.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3_n_0
    SLICE_X61Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.795 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.795    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X61Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.848 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.848    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X61Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.901 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.901    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X61Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.954 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.954    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X61Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.007 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.007    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.060 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.060    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X61Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.113 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X61Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    12.230 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=11, routed)          0.866    13.095    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X67Y144        LUT5 (Prop_lut5_I3_O)        0.136    13.231 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=1, routed)           0.306    13.538    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13_n_0
    SLICE_X65Y148        LUT6 (Prop_lut6_I3_O)        0.137    13.675 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.530    14.205    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X69Y157        LUT6 (Prop_lut6_I4_O)        0.043    14.248 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          0.719    14.967    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X66Y145        LUT6 (Prop_lut6_I4_O)        0.043    15.010 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_15/O
                         net (fo=3, routed)           0.417    15.427    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X67Y142        LUT6 (Prop_lut6_I2_O)        0.043    15.470 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__9/O
                         net (fo=2, routed)           0.240    15.710    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__9_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I2_O)        0.043    15.753 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__13/O
                         net (fo=3, routed)           0.595    16.348    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X66Y137        LUT6 (Prop_lut6_I3_O)        0.043    16.391 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__36/O
                         net (fo=2, routed)           0.508    16.898    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__36_n_0
    SLICE_X66Y137        LUT6 (Prop_lut6_I2_O)        0.043    16.941 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__68/O
                         net (fo=5, routed)           0.460    17.402    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[10]_3
    SLICE_X63Y138        LUT6 (Prop_lut6_I1_O)        0.043    17.445 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/enb_reg_i_2__3/O
                         net (fo=139, routed)         0.680    18.124    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[1]_1
    SLICE_X63Y141        LUT4 (Prop_lut4_I0_O)        0.054    18.178 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r[0]_i_2__62/O
                         net (fo=139, routed)         1.019    19.197    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i_bus_icb_cmd_sel_1
    SLICE_X57Y158        LUT6 (Prop_lut6_I1_O)        0.137    19.334 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_1__12/O
                         net (fo=5, routed)           0.464    19.799    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/lsu2biu_icb_cmd_addr[15]
    SLICE_X56Y156        LUT3 (Prop_lut3_I0_O)        0.043    19.842 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/arbt_icb_cmd_dtcm_carry__0_i_2/O
                         net (fo=1, routed)           0.000    19.842    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/qout_r_reg[41]_1[0]
    SLICE_X56Y156        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.228    20.070 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_carry__0/CO[1]
                         net (fo=4, routed)           0.732    20.802    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/D[3]
    SLICE_X58Y141        LUT6 (Prop_lut6_I2_O)        0.124    20.926 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/enb_reg_i_2__6/O
                         net (fo=75, routed)          0.339    21.265    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_0
    SLICE_X60Y140        LUT5 (Prop_lut5_I0_O)        0.043    21.308 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/enb_reg_i_1__2/O
                         net (fo=1, routed)           0.460    21.768    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/mem[1].non_last.mem_r_reg_3_3
    SLICE_X60Y140        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.579    32.829    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk_out1
    SLICE_X60Y142        LUT4 (Prop_lut4_I1_O)        0.036    32.865 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/enb_reg_i_2__2/O
                         net (fo=6, routed)           0.332    33.198    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/mem[1].non_last.mem_r_reg_3_3_0
    SLICE_X60Y140        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.188    
                         clock uncertainty           -0.097    33.090    
  -------------------------------------------------------------------
                         required time                         33.090    
                         arrival time                         -21.768    
  -------------------------------------------------------------------
                         slack                                 11.322    

Slack (MET) :             11.947ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 fall@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.809ns  (logic 2.960ns (16.621%)  route 14.849ns (83.379%))
  Logic Levels:           37  (CARRY4=10 LUT3=2 LUT4=4 LUT5=3 LUT6=18)
  Clock Path Skew:        -1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 33.351 - 31.250 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.453     1.453    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y195        LUT5 (Prop_lut5_I2_O)        0.043     1.496 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.510     2.005    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.098 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         1.390     3.488    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_core_ifu
    SLICE_X55Y137        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.223     3.711 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=53, routed)          0.817     4.528    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[1]
    SLICE_X70Y136        LUT5 (Prop_lut5_I3_O)        0.047     4.575 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__8/O
                         net (fo=12, routed)          0.409     4.984    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__8_n_0
    SLICE_X66Y139        LUT4 (Prop_lut4_I0_O)        0.134     5.118 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__5/O
                         net (fo=36, routed)          0.395     5.513    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__5_n_0
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.043     5.556 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__8/O
                         net (fo=2, routed)           0.194     5.751    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__8_n_0
    SLICE_X64Y138        LUT6 (Prop_lut6_I0_O)        0.043     5.794 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_18/O
                         net (fo=7, routed)           0.334     6.128    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_9__10
    SLICE_X63Y139        LUT4 (Prop_lut4_I3_O)        0.043     6.171 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__1/O
                         net (fo=28, routed)          1.043     7.214    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/dec_rs2x0
    SLICE_X42Y164        LUT6 (Prop_lut6_I5_O)        0.043     7.257 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/qout_r[1]_i_9__10/O
                         net (fo=6, routed)           1.322     8.579    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_53_0
    SLICE_X64Y147        LUT5 (Prop_lut5_I4_O)        0.054     8.633 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__14/O
                         net (fo=7, routed)           0.535     9.168    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_rs2[31]
    SLICE_X61Y147        LUT6 (Prop_lut6_I4_O)        0.137     9.305 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=4, routed)           0.262     9.567    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53_0
    SLICE_X61Y147        LUT4 (Prop_lut4_I3_O)        0.043     9.610 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_86/O
                         net (fo=1, routed)           0.246     9.856    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_86_n_0
    SLICE_X62Y147        LUT6 (Prop_lut6_I5_O)        0.043     9.899 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53/O
                         net (fo=1, routed)           0.322    10.221    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X65Y144        LUT6 (Prop_lut6_I0_O)        0.043    10.264 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=71, routed)          0.561    10.825    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X63Y150        LUT6 (Prop_lut6_I0_O)        0.043    10.868 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.245    11.113    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X63Y150        LUT3 (Prop_lut3_I2_O)        0.043    11.156 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.299    11.455    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X61Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.742 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    11.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3_n_0
    SLICE_X61Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.795 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.795    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X61Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.848 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.848    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X61Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.901 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.901    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X61Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.954 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.954    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X61Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.007 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.007    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.060 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.060    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X61Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.113 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X61Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    12.230 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=11, routed)          0.866    13.095    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X67Y144        LUT5 (Prop_lut5_I3_O)        0.136    13.231 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=1, routed)           0.306    13.538    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13_n_0
    SLICE_X65Y148        LUT6 (Prop_lut6_I3_O)        0.137    13.675 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.530    14.205    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X69Y157        LUT6 (Prop_lut6_I4_O)        0.043    14.248 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          0.719    14.967    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X66Y145        LUT6 (Prop_lut6_I4_O)        0.043    15.010 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_15/O
                         net (fo=3, routed)           0.417    15.427    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X67Y142        LUT6 (Prop_lut6_I2_O)        0.043    15.470 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__9/O
                         net (fo=2, routed)           0.240    15.710    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__9_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I2_O)        0.043    15.753 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__13/O
                         net (fo=3, routed)           0.595    16.348    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X66Y137        LUT6 (Prop_lut6_I3_O)        0.043    16.391 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__36/O
                         net (fo=2, routed)           0.508    16.898    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__36_n_0
    SLICE_X66Y137        LUT6 (Prop_lut6_I2_O)        0.043    16.941 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__68/O
                         net (fo=5, routed)           0.460    17.402    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[10]_3
    SLICE_X63Y138        LUT6 (Prop_lut6_I1_O)        0.043    17.445 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/enb_reg_i_2__3/O
                         net (fo=139, routed)         0.680    18.124    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[1]_1
    SLICE_X63Y141        LUT4 (Prop_lut4_I0_O)        0.054    18.178 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r[0]_i_2__62/O
                         net (fo=139, routed)         1.019    19.197    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i_bus_icb_cmd_sel_1
    SLICE_X57Y158        LUT6 (Prop_lut6_I1_O)        0.137    19.334 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_1__12/O
                         net (fo=5, routed)           0.464    19.799    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/lsu2biu_icb_cmd_addr[15]
    SLICE_X56Y156        LUT3 (Prop_lut3_I0_O)        0.043    19.842 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/arbt_icb_cmd_dtcm_carry__0_i_2/O
                         net (fo=1, routed)           0.000    19.842    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/qout_r_reg[41]_1[0]
    SLICE_X56Y156        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.228    20.070 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_carry__0/CO[1]
                         net (fo=4, routed)           0.732    20.802    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/D[3]
    SLICE_X58Y141        LUT6 (Prop_lut6_I2_O)        0.124    20.926 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/enb_reg_i_2__6/O
                         net (fo=75, routed)          0.328    21.254    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_0
    SLICE_X61Y140        LUT6 (Prop_lut6_I4_O)        0.043    21.297 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/enb_reg_i_1__3/O
                         net (fo=1, routed)           0.000    21.297    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/mem[1].non_last.mem_r_reg_3_3
    SLICE_X61Y140        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.870    33.120    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X61Y140        LUT5 (Prop_lut5_I2_O)        0.036    33.156 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/enb_reg_i_2__4/O
                         net (fo=1, routed)           0.195    33.351    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/mem[1].non_last.mem_r_reg_3_3_0
    SLICE_X61Y140        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.341    
                         clock uncertainty           -0.097    33.244    
  -------------------------------------------------------------------
                         required time                         33.244    
                         arrival time                         -21.297    
  -------------------------------------------------------------------
                         slack                                 11.947    

Slack (MET) :             13.714ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 fall@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.892ns  (logic 2.598ns (16.348%)  route 13.294ns (83.652%))
  Logic Levels:           35  (CARRY4=9 LUT3=3 LUT4=3 LUT5=3 LUT6=17)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 33.202 - 31.250 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.453     1.453    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y195        LUT5 (Prop_lut5_I2_O)        0.043     1.496 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.510     2.005    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.098 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         1.390     3.488    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_core_ifu
    SLICE_X55Y137        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.223     3.711 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=53, routed)          0.817     4.528    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[1]
    SLICE_X70Y136        LUT5 (Prop_lut5_I3_O)        0.047     4.575 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__8/O
                         net (fo=12, routed)          0.409     4.984    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__8_n_0
    SLICE_X66Y139        LUT4 (Prop_lut4_I0_O)        0.134     5.118 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__5/O
                         net (fo=36, routed)          0.395     5.513    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__5_n_0
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.043     5.556 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__8/O
                         net (fo=2, routed)           0.194     5.751    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__8_n_0
    SLICE_X64Y138        LUT6 (Prop_lut6_I0_O)        0.043     5.794 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_18/O
                         net (fo=7, routed)           0.334     6.128    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_9__10
    SLICE_X63Y139        LUT4 (Prop_lut4_I3_O)        0.043     6.171 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__1/O
                         net (fo=28, routed)          1.043     7.214    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/dec_rs2x0
    SLICE_X42Y164        LUT6 (Prop_lut6_I5_O)        0.043     7.257 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/qout_r[1]_i_9__10/O
                         net (fo=6, routed)           1.322     8.579    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_53_0
    SLICE_X64Y147        LUT5 (Prop_lut5_I4_O)        0.054     8.633 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__14/O
                         net (fo=7, routed)           0.535     9.168    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_rs2[31]
    SLICE_X61Y147        LUT6 (Prop_lut6_I4_O)        0.137     9.305 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=4, routed)           0.262     9.567    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53_0
    SLICE_X61Y147        LUT4 (Prop_lut4_I3_O)        0.043     9.610 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_86/O
                         net (fo=1, routed)           0.246     9.856    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_86_n_0
    SLICE_X62Y147        LUT6 (Prop_lut6_I5_O)        0.043     9.899 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53/O
                         net (fo=1, routed)           0.322    10.221    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X65Y144        LUT6 (Prop_lut6_I0_O)        0.043    10.264 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=71, routed)          0.561    10.825    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X63Y150        LUT6 (Prop_lut6_I0_O)        0.043    10.868 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.245    11.113    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X63Y150        LUT3 (Prop_lut3_I2_O)        0.043    11.156 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.299    11.455    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X61Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.742 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    11.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3_n_0
    SLICE_X61Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.795 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.795    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X61Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.848 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.848    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X61Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.901 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.901    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X61Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.954 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.954    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X61Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.007 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.007    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.060 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.060    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X61Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.113 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X61Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    12.230 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=11, routed)          0.866    13.095    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X67Y144        LUT5 (Prop_lut5_I3_O)        0.136    13.231 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=1, routed)           0.306    13.538    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13_n_0
    SLICE_X65Y148        LUT6 (Prop_lut6_I3_O)        0.137    13.675 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.530    14.205    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X69Y157        LUT6 (Prop_lut6_I4_O)        0.043    14.248 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          0.719    14.967    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X66Y145        LUT6 (Prop_lut6_I4_O)        0.043    15.010 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_15/O
                         net (fo=3, routed)           0.417    15.427    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X67Y142        LUT6 (Prop_lut6_I2_O)        0.043    15.470 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__9/O
                         net (fo=2, routed)           0.240    15.710    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__9_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I2_O)        0.043    15.753 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__13/O
                         net (fo=3, routed)           0.595    16.348    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X66Y137        LUT6 (Prop_lut6_I3_O)        0.043    16.391 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__36/O
                         net (fo=2, routed)           0.508    16.898    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__36_n_0
    SLICE_X66Y137        LUT6 (Prop_lut6_I2_O)        0.043    16.941 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__68/O
                         net (fo=5, routed)           0.547    17.488    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_2
    SLICE_X63Y138        LUT6 (Prop_lut6_I2_O)        0.043    17.531 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__32/O
                         net (fo=38, routed)          0.572    18.103    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_6
    SLICE_X66Y141        LUT3 (Prop_lut3_I2_O)        0.047    18.150 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0/O
                         net (fo=5, routed)           0.289    18.440    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0_n_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I4_O)        0.134    18.574 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_5__1/O
                         net (fo=10, routed)          0.335    18.909    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/alu_cmt_valid
    SLICE_X69Y142        LUT6 (Prop_lut6_I1_O)        0.043    18.952 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/enb_reg_i_3__5/O
                         net (fo=5, routed)           0.192    19.144    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcgstop_dfflr/enb_reg_0
    SLICE_X66Y142        LUT3 (Prop_lut3_I1_O)        0.043    19.187 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcgstop_dfflr/enb_reg_i_1__5/O
                         net (fo=1, routed)           0.193    19.381    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/qout_r_reg[0]
    SLICE_X66Y142        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.579    32.829    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk_out1
    SLICE_X60Y142        LUT4 (Prop_lut4_I1_O)        0.036    32.865 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/enb_reg_i_2__2/O
                         net (fo=6, routed)           0.337    33.202    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/qout_r_reg[0]_0
    SLICE_X66Y142        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.192    
                         clock uncertainty           -0.097    33.095    
  -------------------------------------------------------------------
                         required time                         33.095    
                         arrival time                         -19.381    
  -------------------------------------------------------------------
                         slack                                 13.714    

Slack (MET) :             14.809ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 fall@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.825ns  (logic 2.374ns (16.014%)  route 12.451ns (83.986%))
  Logic Levels:           32  (CARRY4=9 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 33.229 - 31.250 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.453     1.453    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y195        LUT5 (Prop_lut5_I2_O)        0.043     1.496 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.510     2.005    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.098 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         1.390     3.488    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_core_ifu
    SLICE_X55Y137        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDCE (Prop_fdce_C_Q)         0.223     3.711 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=53, routed)          0.817     4.528    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[1]
    SLICE_X70Y136        LUT5 (Prop_lut5_I3_O)        0.047     4.575 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__8/O
                         net (fo=12, routed)          0.409     4.984    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__8_n_0
    SLICE_X66Y139        LUT4 (Prop_lut4_I0_O)        0.134     5.118 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__5/O
                         net (fo=36, routed)          0.395     5.513    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__5_n_0
    SLICE_X64Y137        LUT6 (Prop_lut6_I5_O)        0.043     5.556 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__8/O
                         net (fo=2, routed)           0.194     5.751    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__8_n_0
    SLICE_X64Y138        LUT6 (Prop_lut6_I0_O)        0.043     5.794 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_18/O
                         net (fo=7, routed)           0.334     6.128    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_9__10
    SLICE_X63Y139        LUT4 (Prop_lut4_I3_O)        0.043     6.171 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_13__1/O
                         net (fo=28, routed)          1.043     7.214    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/dec_rs2x0
    SLICE_X42Y164        LUT6 (Prop_lut6_I5_O)        0.043     7.257 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_regfile/regfile[3].rfno0.rf_dffl/qout_r[1]_i_9__10/O
                         net (fo=6, routed)           1.322     8.579    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_53_0
    SLICE_X64Y147        LUT5 (Prop_lut5_I4_O)        0.054     8.633 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__14/O
                         net (fo=7, routed)           0.535     9.168    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_rs2[31]
    SLICE_X61Y147        LUT6 (Prop_lut6_I4_O)        0.137     9.305 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__23/O
                         net (fo=4, routed)           0.262     9.567    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53_0
    SLICE_X61Y147        LUT4 (Prop_lut4_I3_O)        0.043     9.610 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_86/O
                         net (fo=1, routed)           0.246     9.856    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_86_n_0
    SLICE_X62Y147        LUT6 (Prop_lut6_I5_O)        0.043     9.899 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53/O
                         net (fo=1, routed)           0.322    10.221    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X65Y144        LUT6 (Prop_lut6_I0_O)        0.043    10.264 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=71, routed)          0.561    10.825    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X63Y150        LUT6 (Prop_lut6_I0_O)        0.043    10.868 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.245    11.113    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X63Y150        LUT3 (Prop_lut3_I2_O)        0.043    11.156 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.299    11.455    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X61Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.742 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    11.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3_n_0
    SLICE_X61Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.795 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.795    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X61Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.848 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.848    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X61Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.901 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.901    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X61Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.954 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    11.954    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X61Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.007 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.007    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X61Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.060 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.060    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X61Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.113 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X61Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    12.230 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=11, routed)          0.866    13.095    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X67Y144        LUT5 (Prop_lut5_I3_O)        0.136    13.231 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=1, routed)           0.306    13.538    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13_n_0
    SLICE_X65Y148        LUT6 (Prop_lut6_I3_O)        0.137    13.675 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.530    14.205    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X69Y157        LUT6 (Prop_lut6_I4_O)        0.043    14.248 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          0.719    14.967    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X66Y145        LUT6 (Prop_lut6_I4_O)        0.043    15.010 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_15/O
                         net (fo=3, routed)           0.417    15.427    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_cmt_misalgn
    SLICE_X67Y142        LUT6 (Prop_lut6_I2_O)        0.043    15.470 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__9/O
                         net (fo=2, routed)           0.240    15.710    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__9_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I2_O)        0.043    15.753 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__13/O
                         net (fo=3, routed)           0.595    16.348    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X66Y137        LUT6 (Prop_lut6_I3_O)        0.043    16.391 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__36/O
                         net (fo=2, routed)           0.508    16.898    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__36_n_0
    SLICE_X66Y137        LUT6 (Prop_lut6_I2_O)        0.043    16.941 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__68/O
                         net (fo=5, routed)           0.460    17.402    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[10]_3
    SLICE_X63Y138        LUT6 (Prop_lut6_I1_O)        0.043    17.445 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/enb_reg_i_2__3/O
                         net (fo=139, routed)         0.284    17.728    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcgstop_dfflr/nice_icb_cmd_valid
    SLICE_X65Y140        LUT5 (Prop_lut5_I3_O)        0.043    17.771 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcgstop_dfflr/enb_reg_i_1__4/O
                         net (fo=1, routed)           0.542    18.313    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/qout_r_reg[0]
    SLICE_X65Y140        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.579    32.829    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk_out1
    SLICE_X60Y142        LUT4 (Prop_lut4_I1_O)        0.036    32.865 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/enb_reg_i_2__2/O
                         net (fo=6, routed)           0.364    33.229    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/qout_r_reg[0]_0
    SLICE_X65Y140        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.219    
                         clock uncertainty           -0.097    33.122    
  -------------------------------------------------------------------
                         required time                         33.122    
                         arrival time                         -18.313    
  -------------------------------------------------------------------
                         slack                                 14.809    

Slack (MET) :             26.643ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_ext_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 fall@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.395ns (12.933%)  route 2.659ns (87.067%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 33.229 - 31.250 ) 
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.595     1.595    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.638 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.428     2.065    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.158 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.267     3.425    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_ext_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]_1
    SLICE_X48Y171        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_ext_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y171        FDCE (Prop_fdce_C_Q)         0.223     3.648 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_ext_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=3, routed)           1.302     4.950    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mie_dfflr/ext_irq_r
    SLICE_X75Y145        LUT6 (Prop_lut6_I1_O)        0.043     4.993 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mie_dfflr/qout_r[1]_i_3__15/O
                         net (fo=3, routed)           0.474     5.467    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r[0]_i_6__16
    SLICE_X72Y142        LUT3 (Prop_lut3_I0_O)        0.043     5.510 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/enb_reg_i_4__0/O
                         net (fo=3, routed)           0.459     5.970    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/enb_reg_i_1__4_1
    SLICE_X66Y142        LUT5 (Prop_lut5_I4_O)        0.043     6.013 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/enb_reg_i_3__1/O
                         net (fo=2, routed)           0.423     6.436    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/excp_active
    SLICE_X65Y140        LUT4 (Prop_lut4_I1_O)        0.043     6.479 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/enb_reg_i_1__6/O
                         net (fo=1, routed)           0.000     6.479    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/qout_r_reg[31]
    SLICE_X65Y140        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.579    32.829    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk_out1
    SLICE_X60Y142        LUT4 (Prop_lut4_I1_O)        0.036    32.865 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/enb_reg_i_2__2/O
                         net (fo=6, routed)           0.364    33.229    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/qout_r_reg[31]_0
    SLICE_X65Y140        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.219    
                         clock uncertainty           -0.097    33.122    
  -------------------------------------------------------------------
                         required time                         33.122    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                 26.643    

Slack (MET) :             26.791ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/plloutdiv_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/enb_reg/D
                            (negative level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 fall@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.388ns (18.835%)  route 1.672ns (81.165%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.090ns = ( 32.340 - 31.250 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.595     1.595    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.638 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.428     2.065    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.158 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.223     3.381    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/plloutdiv_dfflr/qout_r_reg[0]_0
    SLICE_X52Y194        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/plloutdiv_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y194        FDCE (Prop_fdce_C_Q)         0.259     3.640 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/plloutdiv_dfflr/qout_r_reg[0]/Q
                         net (fo=2, routed)           0.555     4.195    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/Q[0]
    SLICE_X54Y194        LUT6 (Prop_lut6_I1_O)        0.043     4.238 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/enb_reg_i_4/O
                         net (fo=1, routed)           0.363     4.601    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/enb_reg_i_4_n_0
    SLICE_X54Y194        LUT2 (Prop_lut2_I0_O)        0.043     4.644 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/enb_reg_i_3/O
                         net (fo=8, routed)           0.553     5.197    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/flag_dfflr/div_cnt_sat__10
    SLICE_X57Y194        LUT3 (Prop_lut3_I2_O)        0.043     5.240 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/flag_dfflr/enb_reg_i_1__0/O
                         net (fo=1, routed)           0.201     5.441    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk0_sync_r_reg[0]
    SLICE_X57Y192        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.090    32.340    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk_out1
    SLICE_X57Y192        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/enb_reg/G  (IS_INVERTED)
                         clock pessimism             -0.010    32.330    
                         clock uncertainty           -0.097    32.233    
  -------------------------------------------------------------------
                         required time                         32.233    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                 26.791    

Slack (MET) :             28.772ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_clk_en_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0 fall@31.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.223ns (26.232%)  route 0.627ns (73.768%))
  Logic Levels:           0  
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.847ns = ( 33.097 - 31.250 ) 
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.595     1.595    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.638 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.428     2.065    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.158 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.210     3.368    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X77Y201        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_clk_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y201        FDCE (Prop_fdce_C_Q)         0.223     3.591 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_clk_en_reg[2]/Q
                         net (fo=2, routed)           0.627     4.218    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/Q[0]
    SLICE_X79Y198        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.486    32.736    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X77Y197        LUT4 (Prop_lut4_I2_O)        0.036    32.772 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/enb_reg_i_1__7/O
                         net (fo=4, routed)           0.325    33.097    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/event_o_reg
    SLICE_X79Y198        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/enb_reg/G
                         clock pessimism             -0.010    33.087    
                         clock uncertainty           -0.097    32.990    
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                 28.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch0_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_op_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.118ns (16.121%)  route 0.614ns (83.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.533     1.516    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X90Y204        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch0_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y204        FDCE (Prop_fdce_C_Q)         0.118     1.634 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch0_mode_reg[1]/Q
                         net (fo=2, routed)           0.614     2.248    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_op_reg[2]_0[1]
    SLICE_X89Y207        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.031     1.031    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X77Y197        LUT5 (Prop_lut5_I2_O)        0.038     1.069 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.277     1.346    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.426 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.736     2.162    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_value_reg_1
    SLICE_X89Y207        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_op_reg[1]/C
                         clock pessimism              0.000     2.162    
    SLICE_X89Y207        FDCE (Hold_fdce_C_D)         0.038     2.200    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_op_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.155ns (31.833%)  route 0.332ns (68.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.564     1.547    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[17]_1
    SLICE_X48Y176        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y176        FDRE (Prop_fdre_C_Q)         0.091     1.638 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[28]/Q
                         net (fo=1, routed)           0.332     1.970    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/plic_icb_rsp_rdata[28]
    SLICE_X46Y176        LUT6 (Prop_lut6_I4_O)        0.064     2.034 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r[29]_i_1__15/O
                         net (fo=1, routed)           0.000     2.034    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[28]
    SLICE_X46Y176        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.969     0.969    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X60Y142        LUT5 (Prop_lut5_I2_O)        0.035     1.004 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__107/O
                         net (fo=116, routed)         0.892     1.896    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_core_biu
    SLICE_X46Y176        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]/C
                         clock pessimism              0.000     1.896    
    SLICE_X46Y176        FDRE (Hold_fdre_C_D)         0.087     1.983    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/mem[1].non_last.mem_r_reg_0_0_i_43/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.146ns (14.024%)  route 0.895ns (85.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.031     1.031    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X60Y140        LUT5 (Prop_lut5_I2_O)        0.028     1.059 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__106/O
                         net (fo=63, routed)          0.269     1.329    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_itcm
    SLICE_X54Y144        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y144        FDRE (Prop_fdre_C_Q)         0.118     1.447 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[82]/Q
                         net (fo=1, routed)           0.290     1.737    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/dp_gt0.fifo_rf_r[0]_1[82]
    SLICE_X54Y144        LUT6 (Prop_lut6_I0_O)        0.028     1.765 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_10/O
                         net (fo=18, routed)          0.605     2.370    design_1_i/e203_axi_0/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/itcm_ram_addr[5]
    SLICE_X20Y142        FDRE                                         r  design_1_i/e203_axi_0/mem[1].non_last.mem_r_reg_0_0_i_43/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.408     1.408    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X60Y140        LUT6 (Prop_lut6_I2_O)        0.035     1.443 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/mem[1].non_last.mem_r_reg_0_0_i_1__0/O
                         net (fo=45, routed)          0.844     2.286    design_1_i/e203_axi_0/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram
    SLICE_X20Y142        FDRE                                         r  design_1_i/e203_axi_0/mem[1].non_last.mem_r_reg_0_0_i_43/C
                         clock pessimism              0.000     2.286    
    SLICE_X20Y142        FDRE (Hold_fdre_C_D)         0.032     2.318    design_1_i/e203_axi_0/mem[1].non_last.mem_r_reg_0_0_i_43
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[161]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.188ns (52.683%)  route 0.169ns (47.317%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.531     1.514    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[31]_0
    SLICE_X53Y200        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[161]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y200        FDCE (Prop_fdce_C_Q)         0.100     1.614 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[161]/Q
                         net (fo=1, routed)           0.169     1.783    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[161]
    SLICE_X52Y198        LUT6 (Prop_lut6_I1_O)        0.028     1.811 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[21]_i_7/O
                         net (fo=1, routed)           0.000     1.811    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[21]_i_7_n_0
    SLICE_X52Y198        MUXF7 (Prop_muxf7_I1_O)      0.043     1.854 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[21]_i_3/O
                         net (fo=1, routed)           0.000     1.854    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[21]_i_3_n_0
    SLICE_X52Y198        MUXF8 (Prop_muxf8_I1_O)      0.017     1.871 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.871    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[21]
    SLICE_X52Y198        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.978     0.978    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.035     1.013 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.221     1.233    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.263 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.744     2.007    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31]_0
    SLICE_X52Y198        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/C
                         clock pessimism             -0.280     1.727    
    SLICE_X52Y198        FDRE (Hold_fdre_C_D)         0.092     1.819    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_th_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.100ns (13.779%)  route 0.626ns (86.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.551     1.534    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X99Y195        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_th_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y195        FDCE (Prop_fdce_C_Q)         0.100     1.634 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_th_reg[2]/Q
                         net (fo=2, routed)           0.626     2.260    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_reg[15]_1[2]
    SLICE_X98Y194        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.031     1.031    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X77Y197        LUT5 (Prop_lut5_I2_O)        0.038     1.069 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.277     1.346    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.426 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.750     2.176    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_is_2nd_event_reg_1
    SLICE_X98Y194        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_reg[2]/C
                         clock pessimism              0.000     2.176    
    SLICE_X98Y194        FDCE (Hold_fdce_C_D)         0.032     2.208    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.935%)  route 0.347ns (73.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.567     1.550    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[17]_1
    SLICE_X45Y177        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y177        FDRE (Prop_fdre_C_Q)         0.100     1.650 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[7]/Q
                         net (fo=1, routed)           0.347     1.997    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/plic_icb_rsp_rdata[7]
    SLICE_X47Y174        LUT6 (Prop_lut6_I4_O)        0.028     2.025 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r[8]_i_1__19/O
                         net (fo=1, routed)           0.000     2.025    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[7]
    SLICE_X47Y174        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.969     0.969    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X60Y142        LUT5 (Prop_lut5_I2_O)        0.035     1.004 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__107/O
                         net (fo=116, routed)         0.909     1.913    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_core_biu
    SLICE_X47Y174        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/C
                         clock pessimism              0.000     1.913    
    SLICE_X47Y174        FDRE (Hold_fdre_C_D)         0.060     1.973    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch0_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.118ns (15.979%)  route 0.620ns (84.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.533     1.516    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X90Y204        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch0_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y204        FDCE (Prop_fdce_C_Q)         0.118     1.634 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch0_mode_reg[0]/Q
                         net (fo=2, routed)           0.620     2.255    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_op_reg[2]_0[0]
    SLICE_X89Y207        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.031     1.031    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X77Y197        LUT5 (Prop_lut5_I2_O)        0.038     1.069 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.277     1.346    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.426 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.736     2.162    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_value_reg_1
    SLICE_X89Y207        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_op_reg[0]/C
                         clock pessimism              0.000     2.162    
    SLICE_X89Y207        FDCE (Hold_fdce_C_D)         0.040     2.202    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_stop_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_controller/r_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.146ns (19.183%)  route 0.615ns (80.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.523     1.506    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X78Y207        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y207        FDCE (Prop_fdce_C_Q)         0.118     1.624 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_stop_reg/Q
                         net (fo=1, routed)           0.615     2.239    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/s_timer1_apb_stop
    SLICE_X79Y207        LUT3 (Prop_lut3_I0_O)        0.028     2.267 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/u_controller/r_active_i_1__0/O
                         net (fo=1, routed)           0.000     2.267    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_controller/r_active_reg_2
    SLICE_X79Y207        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_controller/r_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.031     1.031    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X77Y197        LUT5 (Prop_lut5_I2_O)        0.038     1.069 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.277     1.346    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.426 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.728     2.154    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_controller/r_active_reg_3
    SLICE_X79Y207        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_controller/r_active_reg/C
                         clock pessimism              0.000     2.154    
    SLICE_X79Y207        FDCE (Hold_fdce_C_D)         0.060     2.214    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_controller/r_active_reg
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.912%)  route 0.331ns (72.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.563     1.546    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[17]_1
    SLICE_X49Y175        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y175        FDRE (Prop_fdre_C_Q)         0.100     1.646 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[20]/Q
                         net (fo=1, routed)           0.331     1.977    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/plic_icb_rsp_rdata[20]
    SLICE_X49Y174        LUT6 (Prop_lut6_I4_O)        0.028     2.005 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r[21]_i_1__15/O
                         net (fo=1, routed)           0.000     2.005    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[20]
    SLICE_X49Y174        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.969     0.969    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X60Y142        LUT5 (Prop_lut5_I2_O)        0.035     1.004 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__107/O
                         net (fo=116, routed)         0.887     1.891    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_core_biu
    SLICE_X49Y174        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]/C
                         clock pessimism              0.000     1.891    
    SLICE_X49Y174        FDRE (Hold_fdre_C_D)         0.060     1.951    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.932%)  route 0.330ns (72.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.564     1.547    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[17]_1
    SLICE_X48Y176        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y176        FDRE (Prop_fdre_C_Q)         0.100     1.647 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_icb_rsp.u_buf_icb_rsp_buf/dp_gt_0.dat_dfflr/qout_r_reg[18]/Q
                         net (fo=1, routed)           0.330     1.977    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/plic_icb_rsp_rdata[18]
    SLICE_X48Y174        LUT6 (Prop_lut6_I4_O)        0.028     2.005 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r[19]_i_1__15/O
                         net (fo=1, routed)           0.000     2.005    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[18]
    SLICE_X48Y174        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.969     0.969    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X60Y142        LUT5 (Prop_lut5_I2_O)        0.035     1.004 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__107/O
                         net (fo=116, routed)         0.887     1.891    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_core_biu
    SLICE_X48Y174        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/C
                         clock pessimism              0.000     1.891    
    SLICE_X48Y174        FDRE (Hold_fdre_C_D)         0.060     1.951    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y30     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y28     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y32     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y25     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y31     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y32     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y27     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y29     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y34     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y33     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X78Y165    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X78Y165    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X78Y165    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X78Y165    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X78Y165    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X78Y165    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X78Y165    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X78Y165    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X74Y166    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X74Y166    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y182    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y182    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y182    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y182    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y182    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y171    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y171    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y171    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y171    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X90Y171    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y11   design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_200_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       61.827ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.827ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.581ns  (logic 0.204ns (35.087%)  route 0.377ns (64.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y166                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X75Y166        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.377     0.581    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X75Y167        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X75Y167        FDRE (Setup_fdre_C_D)       -0.092    62.408    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         62.408    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                 61.827    

Slack (MET) :             61.839ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.569ns  (logic 0.204ns (35.824%)  route 0.365ns (64.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y163                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X91Y163        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.365     0.569    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X92Y162        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X92Y162        FDRE (Setup_fdre_C_D)       -0.092    62.408    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         62.408    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                 61.839    

Slack (MET) :             61.892ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.599ns  (logic 0.223ns (37.222%)  route 0.376ns (62.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y171                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y171        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.376     0.599    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X93Y171        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X93Y171        FDRE (Setup_fdre_C_D)       -0.009    62.491    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         62.491    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                 61.892    

Slack (MET) :             61.892ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.598ns  (logic 0.223ns (37.303%)  route 0.375ns (62.697%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y167                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X81Y167        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.375     0.598    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X83Y167        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X83Y167        FDRE (Setup_fdre_C_D)       -0.010    62.490    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         62.490    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                 61.892    

Slack (MET) :             61.908ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.583ns  (logic 0.223ns (38.223%)  route 0.360ns (61.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y166                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X75Y166        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.360     0.583    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X75Y165        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X75Y165        FDRE (Setup_fdre_C_D)       -0.009    62.491    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         62.491    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                 61.908    

Slack (MET) :             61.909ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.581ns  (logic 0.223ns (38.368%)  route 0.358ns (61.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y163                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X91Y163        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.358     0.581    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X92Y163        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X92Y163        FDRE (Setup_fdre_C_D)       -0.010    62.490    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         62.490    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                 61.909    

Slack (MET) :             61.909ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.500ns  (logic 0.204ns (40.812%)  route 0.296ns (59.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y167                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X81Y167        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.296     0.500    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X80Y167        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X80Y167        FDRE (Setup_fdre_C_D)       -0.091    62.409    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         62.409    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 61.909    

Slack (MET) :             61.924ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.908%)  route 0.283ns (58.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X77Y180        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.283     0.487    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X80Y180        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X80Y180        FDRE (Setup_fdre_C_D)       -0.089    62.411    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         62.411    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                 61.924    

Slack (MET) :             61.925ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.261%)  route 0.279ns (57.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X91Y170        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.279     0.483    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X91Y171        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X91Y171        FDRE (Setup_fdre_C_D)       -0.092    62.408    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         62.408    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 61.925    

Slack (MET) :             61.943ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.548ns  (logic 0.223ns (40.658%)  route 0.325ns (59.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y167                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X81Y167        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.325     0.548    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X80Y167        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X80Y167        FDRE (Setup_fdre_C_D)       -0.009    62.491    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         62.491    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                 61.943    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_design_1_clk_wiz_0_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.336ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.574ns  (logic 0.204ns (35.515%)  route 0.370ns (64.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y164                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X91Y164        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.370     0.574    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X91Y165        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X91Y165        FDRE (Setup_fdre_C_D)       -0.090     4.910    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.655ns  (logic 0.259ns (39.525%)  route 0.396ns (60.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X74Y178        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.396     0.655    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X75Y178        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X75Y178        FDRE (Setup_fdre_C_D)       -0.009     4.991    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.633ns  (logic 0.259ns (40.938%)  route 0.374ns (59.062%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X74Y178        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.374     0.633    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X75Y178        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X75Y178        FDRE (Setup_fdre_C_D)       -0.010     4.990    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.575ns  (logic 0.204ns (35.457%)  route 0.371ns (64.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y164                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X75Y164        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.371     0.575    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X74Y164        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X74Y164        FDRE (Setup_fdre_C_D)       -0.058     4.942    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.942    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.595ns  (logic 0.223ns (37.510%)  route 0.372ns (62.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y167                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X80Y167        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.372     0.595    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X81Y167        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X81Y167        FDRE (Setup_fdre_C_D)       -0.009     4.991    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.514ns  (logic 0.236ns (45.911%)  route 0.278ns (54.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X74Y178        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.278     0.514    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X75Y177        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X75Y177        FDRE (Setup_fdre_C_D)       -0.089     4.911    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.499ns  (logic 0.204ns (40.862%)  route 0.295ns (59.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y171                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X89Y171        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.295     0.499    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X89Y170        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X89Y170        FDRE (Setup_fdre_C_D)       -0.092     4.908    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.847%)  route 0.283ns (58.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y171                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X87Y171        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.283     0.487    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X88Y171        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X88Y171        FDRE (Setup_fdre_C_D)       -0.093     4.907    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.598ns  (logic 0.223ns (37.283%)  route 0.375ns (62.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y167                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X83Y167        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.375     0.598    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X82Y168        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X82Y168        FDRE (Setup_fdre_C_D)        0.021     5.021    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.376%)  route 0.301ns (59.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y164                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X75Y164        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.301     0.505    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X74Y164        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X74Y164        FDRE (Setup_fdre_C_D)       -0.062     4.938    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.938    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  4.433    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200_design_1_clk_wiz_0_0
  To Clock:  clk_200_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.223ns (20.529%)  route 0.863ns (79.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.221    -2.355    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X84Y167        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y167        FDPE (Prop_fdpe_C_Q)         0.223    -2.132 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.863    -1.269    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X83Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.091     3.209    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X83Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.609     2.601    
                         clock uncertainty           -0.060     2.540    
    SLICE_X83Y166        FDCE (Recov_fdce_C_CLR)     -0.212     2.328    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.328    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.223ns (20.529%)  route 0.863ns (79.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.221    -2.355    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X84Y167        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y167        FDPE (Prop_fdpe_C_Q)         0.223    -2.132 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.863    -1.269    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X83Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.091     3.209    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X83Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.609     2.601    
                         clock uncertainty           -0.060     2.540    
    SLICE_X83Y166        FDCE (Recov_fdce_C_CLR)     -0.212     2.328    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          2.328    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.223ns (20.529%)  route 0.863ns (79.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.221    -2.355    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X84Y167        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y167        FDPE (Prop_fdpe_C_Q)         0.223    -2.132 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.863    -1.269    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X83Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.091     3.209    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X83Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.609     2.601    
                         clock uncertainty           -0.060     2.540    
    SLICE_X83Y166        FDCE (Recov_fdce_C_CLR)     -0.212     2.328    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          2.328    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.223ns (20.529%)  route 0.863ns (79.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.221    -2.355    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X84Y167        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y167        FDPE (Prop_fdpe_C_Q)         0.223    -2.132 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.863    -1.269    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X83Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.091     3.209    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X83Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.609     2.601    
                         clock uncertainty           -0.060     2.540    
    SLICE_X83Y166        FDCE (Recov_fdce_C_CLR)     -0.212     2.328    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          2.328    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.223ns (20.529%)  route 0.863ns (79.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.221    -2.355    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X84Y167        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y167        FDPE (Prop_fdpe_C_Q)         0.223    -2.132 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.863    -1.269    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X83Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.091     3.209    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X83Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.609     2.601    
                         clock uncertainty           -0.060     2.540    
    SLICE_X83Y166        FDCE (Recov_fdce_C_CLR)     -0.212     2.328    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          2.328    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.223ns (20.529%)  route 0.863ns (79.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.221    -2.355    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X84Y167        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y167        FDPE (Prop_fdpe_C_Q)         0.223    -2.132 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.863    -1.269    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X83Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.091     3.209    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X83Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.609     2.601    
                         clock uncertainty           -0.060     2.540    
    SLICE_X83Y166        FDCE (Recov_fdce_C_CLR)     -0.212     2.328    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          2.328    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.223ns (20.687%)  route 0.855ns (79.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.222    -2.354    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X91Y168        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y168        FDPE (Prop_fdpe_C_Q)         0.223    -2.131 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.855    -1.276    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X93Y172        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.091     3.209    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X93Y172        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.609     2.601    
                         clock uncertainty           -0.060     2.540    
    SLICE_X93Y172        FDCE (Recov_fdce_C_CLR)     -0.212     2.328    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          2.328    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.223ns (20.687%)  route 0.855ns (79.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.222    -2.354    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X91Y168        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y168        FDPE (Prop_fdpe_C_Q)         0.223    -2.131 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.855    -1.276    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X93Y172        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.091     3.209    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X93Y172        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.609     2.601    
                         clock uncertainty           -0.060     2.540    
    SLICE_X93Y172        FDPE (Recov_fdpe_C_PRE)     -0.178     2.362    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          2.362    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.223ns (20.687%)  route 0.855ns (79.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.222    -2.354    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X91Y168        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y168        FDPE (Prop_fdpe_C_Q)         0.223    -2.131 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.855    -1.276    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X93Y172        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.091     3.209    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X93Y172        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.609     2.601    
                         clock uncertainty           -0.060     2.540    
    SLICE_X93Y172        FDPE (Recov_fdpe_C_PRE)     -0.178     2.362    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          2.362    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.223ns (20.687%)  route 0.855ns (79.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.222    -2.354    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X91Y168        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y168        FDPE (Prop_fdpe_C_Q)         0.223    -2.131 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.855    -1.276    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X93Y172        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.091     3.209    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X93Y172        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.609     2.601    
                         clock uncertainty           -0.060     2.540    
    SLICE_X93Y172        FDPE (Recov_fdpe_C_PRE)     -0.178     2.362    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          2.362    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  3.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.418%)  route 0.208ns (67.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.536    -0.647    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X83Y181        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y181        FDPE (Prop_fdpe_C_Q)         0.100    -0.547 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.208    -0.338    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X78Y181        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.729    -0.704    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X78Y181        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.243    -0.462    
    SLICE_X78Y181        FDCE (Remov_fdce_C_CLR)     -0.050    -0.512    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.418%)  route 0.208ns (67.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.536    -0.647    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X83Y181        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y181        FDPE (Prop_fdpe_C_Q)         0.100    -0.547 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.208    -0.338    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X78Y181        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.729    -0.704    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X78Y181        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.243    -0.462    
    SLICE_X78Y181        FDCE (Remov_fdce_C_CLR)     -0.050    -0.512    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.418%)  route 0.208ns (67.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.536    -0.647    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X83Y181        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y181        FDPE (Prop_fdpe_C_Q)         0.100    -0.547 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.208    -0.338    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X78Y181        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.729    -0.704    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X78Y181        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.243    -0.462    
    SLICE_X78Y181        FDCE (Remov_fdce_C_CLR)     -0.050    -0.512    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.418%)  route 0.208ns (67.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.536    -0.647    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X83Y181        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y181        FDPE (Prop_fdpe_C_Q)         0.100    -0.547 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.208    -0.338    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X78Y181        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.729    -0.704    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X78Y181        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.243    -0.462    
    SLICE_X78Y181        FDCE (Remov_fdce_C_CLR)     -0.050    -0.512    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.418%)  route 0.208ns (67.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.536    -0.647    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X83Y181        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y181        FDPE (Prop_fdpe_C_Q)         0.100    -0.547 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.208    -0.338    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X78Y181        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.729    -0.704    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X78Y181        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.243    -0.462    
    SLICE_X78Y181        FDCE (Remov_fdce_C_CLR)     -0.050    -0.512    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.418%)  route 0.208ns (67.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.536    -0.647    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X83Y181        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y181        FDPE (Prop_fdpe_C_Q)         0.100    -0.547 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.208    -0.338    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X78Y181        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.729    -0.704    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X78Y181        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.243    -0.462    
    SLICE_X78Y181        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.514    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.418%)  route 0.208ns (67.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.536    -0.647    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X83Y181        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y181        FDPE (Prop_fdpe_C_Q)         0.100    -0.547 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.208    -0.338    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X79Y181        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.729    -0.704    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X79Y181        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.243    -0.462    
    SLICE_X79Y181        FDCE (Remov_fdce_C_CLR)     -0.069    -0.531    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.418%)  route 0.208ns (67.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.536    -0.647    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X83Y181        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y181        FDPE (Prop_fdpe_C_Q)         0.100    -0.547 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.208    -0.338    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X79Y181        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.729    -0.704    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X79Y181        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.243    -0.462    
    SLICE_X79Y181        FDCE (Remov_fdce_C_CLR)     -0.069    -0.531    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.418%)  route 0.208ns (67.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.536    -0.647    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X83Y181        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y181        FDPE (Prop_fdpe_C_Q)         0.100    -0.547 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.208    -0.338    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X79Y181        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.729    -0.704    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X79Y181        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.243    -0.462    
    SLICE_X79Y181        FDCE (Remov_fdce_C_CLR)     -0.069    -0.531    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.418%)  route 0.208ns (67.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.536    -0.647    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X83Y181        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y181        FDPE (Prop_fdpe_C_Q)         0.100    -0.547 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.208    -0.338    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X79Y181        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.729    -0.704    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X79Y181        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.243    -0.462    
    SLICE_X79Y181        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.534    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       47.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.417ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.577ns  (logic 0.266ns (1.825%)  route 14.311ns (98.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 65.684 - 62.500 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.595     1.595    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.638 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.428     2.065    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.158 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.223     3.381    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.223     3.604 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     4.118    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.043     4.161 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       13.797    17.958    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/reset0
    SLICE_X80Y144        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.419    63.919    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT5 (Prop_lut5_I2_O)        0.036    63.955 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[31]_i_3__17/O
                         net (fo=1, routed)           0.378    64.333    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    64.416 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG_inst/O
                         net (fo=1454, routed)        1.268    65.684    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]_3
    SLICE_X80Y144        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.000    65.684    
                         clock uncertainty           -0.097    65.587    
    SLICE_X80Y144        FDCE (Recov_fdce_C_CLR)     -0.212    65.375    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         65.375    
                         arrival time                         -17.958    
  -------------------------------------------------------------------
                         slack                                 47.417    

Slack (MET) :             47.461ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.387ns  (logic 0.266ns (1.849%)  route 14.121ns (98.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 65.514 - 62.500 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.595     1.595    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.638 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.428     2.065    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.158 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.223     3.381    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.223     3.604 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     4.118    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.043     4.161 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       13.608    17.768    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reset0
    SLICE_X82Y153        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.419    63.919    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT5 (Prop_lut5_I2_O)        0.036    63.955 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[31]_i_3__17/O
                         net (fo=1, routed)           0.378    64.333    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    64.416 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG_inst/O
                         net (fo=1454, routed)        1.098    65.514    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[31]_1
    SLICE_X82Y153        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[21]/C
                         clock pessimism              0.000    65.514    
                         clock uncertainty           -0.097    65.417    
    SLICE_X82Y153        FDCE (Recov_fdce_C_CLR)     -0.187    65.230    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                         65.230    
                         arrival time                         -17.768    
  -------------------------------------------------------------------
                         slack                                 47.461    

Slack (MET) :             47.461ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.387ns  (logic 0.266ns (1.849%)  route 14.121ns (98.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 65.514 - 62.500 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.595     1.595    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.638 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.428     2.065    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.158 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.223     3.381    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.223     3.604 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     4.118    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.043     4.161 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       13.608    17.768    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reset0
    SLICE_X82Y153        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.419    63.919    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT5 (Prop_lut5_I2_O)        0.036    63.955 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[31]_i_3__17/O
                         net (fo=1, routed)           0.378    64.333    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    64.416 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG_inst/O
                         net (fo=1454, routed)        1.098    65.514    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[31]_1
    SLICE_X82Y153        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.000    65.514    
                         clock uncertainty           -0.097    65.417    
    SLICE_X82Y153        FDCE (Recov_fdce_C_CLR)     -0.187    65.230    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                         65.230    
                         arrival time                         -17.768    
  -------------------------------------------------------------------
                         slack                                 47.461    

Slack (MET) :             47.488ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.327ns  (logic 0.266ns (1.857%)  route 14.061ns (98.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 65.505 - 62.500 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.595     1.595    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.638 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.428     2.065    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.158 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.223     3.381    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.223     3.604 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     4.118    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.043     4.161 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       13.547    17.708    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reset0
    SLICE_X73Y153        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.419    63.919    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT5 (Prop_lut5_I2_O)        0.036    63.955 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[31]_i_3__17/O
                         net (fo=1, routed)           0.378    64.333    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    64.416 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG_inst/O
                         net (fo=1454, routed)        1.089    65.505    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[31]_1
    SLICE_X73Y153        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[18]/C
                         clock pessimism              0.000    65.505    
                         clock uncertainty           -0.097    65.408    
    SLICE_X73Y153        FDCE (Recov_fdce_C_CLR)     -0.212    65.196    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                         65.196    
                         arrival time                         -17.708    
  -------------------------------------------------------------------
                         slack                                 47.488    

Slack (MET) :             47.488ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.327ns  (logic 0.266ns (1.857%)  route 14.061ns (98.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 65.505 - 62.500 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.595     1.595    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.638 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.428     2.065    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.158 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.223     3.381    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.223     3.604 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     4.118    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.043     4.161 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       13.547    17.708    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reset0
    SLICE_X73Y153        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.419    63.919    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT5 (Prop_lut5_I2_O)        0.036    63.955 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[31]_i_3__17/O
                         net (fo=1, routed)           0.378    64.333    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    64.416 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG_inst/O
                         net (fo=1454, routed)        1.089    65.505    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[31]_1
    SLICE_X73Y153        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[19]/C
                         clock pessimism              0.000    65.505    
                         clock uncertainty           -0.097    65.408    
    SLICE_X73Y153        FDCE (Recov_fdce_C_CLR)     -0.212    65.196    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         65.196    
                         arrival time                         -17.708    
  -------------------------------------------------------------------
                         slack                                 47.488    

Slack (MET) :             47.494ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.387ns  (logic 0.266ns (1.849%)  route 14.121ns (98.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 65.514 - 62.500 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.595     1.595    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.638 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.428     2.065    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.158 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.223     3.381    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.223     3.604 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     4.118    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.043     4.161 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       13.608    17.768    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reset0
    SLICE_X82Y153        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.419    63.919    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT5 (Prop_lut5_I2_O)        0.036    63.955 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[31]_i_3__17/O
                         net (fo=1, routed)           0.378    64.333    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    64.416 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG_inst/O
                         net (fo=1454, routed)        1.098    65.514    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[31]_1
    SLICE_X82Y153        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[20]/C
                         clock pessimism              0.000    65.514    
                         clock uncertainty           -0.097    65.417    
    SLICE_X82Y153        FDCE (Recov_fdce_C_CLR)     -0.154    65.263    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[20]
  -------------------------------------------------------------------
                         required time                         65.263    
                         arrival time                         -17.768    
  -------------------------------------------------------------------
                         slack                                 47.494    

Slack (MET) :             47.494ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.387ns  (logic 0.266ns (1.849%)  route 14.121ns (98.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 65.514 - 62.500 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.595     1.595    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.638 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.428     2.065    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.158 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.223     3.381    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.223     3.604 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     4.118    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.043     4.161 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       13.608    17.768    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reset0
    SLICE_X82Y153        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.419    63.919    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT5 (Prop_lut5_I2_O)        0.036    63.955 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[31]_i_3__17/O
                         net (fo=1, routed)           0.378    64.333    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    64.416 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG_inst/O
                         net (fo=1454, routed)        1.098    65.514    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[31]_1
    SLICE_X82Y153        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[22]/C
                         clock pessimism              0.000    65.514    
                         clock uncertainty           -0.097    65.417    
    SLICE_X82Y153        FDCE (Recov_fdce_C_CLR)     -0.154    65.263    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[22]
  -------------------------------------------------------------------
                         required time                         65.263    
                         arrival time                         -17.768    
  -------------------------------------------------------------------
                         slack                                 47.494    

Slack (MET) :             47.521ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.302ns  (logic 0.266ns (1.860%)  route 14.036ns (98.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 65.514 - 62.500 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.595     1.595    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.638 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.428     2.065    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.158 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.223     3.381    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.223     3.604 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     4.118    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.043     4.161 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       13.523    17.683    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X83Y154        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.419    63.919    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT5 (Prop_lut5_I2_O)        0.036    63.955 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[31]_i_3__17/O
                         net (fo=1, routed)           0.378    64.333    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    64.416 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG_inst/O
                         net (fo=1454, routed)        1.098    65.514    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[0]_0
    SLICE_X83Y154        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[22]/C
                         clock pessimism              0.000    65.514    
                         clock uncertainty           -0.097    65.417    
    SLICE_X83Y154        FDCE (Recov_fdce_C_CLR)     -0.212    65.205    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[22]
  -------------------------------------------------------------------
                         required time                         65.205    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 47.521    

Slack (MET) :             47.521ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.302ns  (logic 0.266ns (1.860%)  route 14.036ns (98.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 65.514 - 62.500 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.595     1.595    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.638 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.428     2.065    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.158 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.223     3.381    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.223     3.604 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     4.118    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.043     4.161 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       13.523    17.683    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X83Y154        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.419    63.919    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT5 (Prop_lut5_I2_O)        0.036    63.955 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[31]_i_3__17/O
                         net (fo=1, routed)           0.378    64.333    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    64.416 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG_inst/O
                         net (fo=1454, routed)        1.098    65.514    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[0]_0
    SLICE_X83Y154        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.000    65.514    
                         clock uncertainty           -0.097    65.417    
    SLICE_X83Y154        FDCE (Recov_fdce_C_CLR)     -0.212    65.205    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                         65.205    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 47.521    

Slack (MET) :             47.521ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.302ns  (logic 0.266ns (1.860%)  route 14.036ns (98.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 65.514 - 62.500 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.595     1.595    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.638 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.428     2.065    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.158 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.223     3.381    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.223     3.604 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.513     4.118    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.043     4.161 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       13.523    17.683    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X83Y154        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.419    63.919    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT5 (Prop_lut5_I2_O)        0.036    63.955 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[31]_i_3__17/O
                         net (fo=1, routed)           0.378    64.333    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    64.416 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG_inst/O
                         net (fo=1454, routed)        1.098    65.514    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[0]_0
    SLICE_X83Y154        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[30]/C
                         clock pessimism              0.000    65.514    
                         clock uncertainty           -0.097    65.417    
    SLICE_X83Y154        FDCE (Recov_fdce_C_CLR)     -0.212    65.205    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[30]
  -------------------------------------------------------------------
                         required time                         65.205    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 47.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.146ns (22.267%)  route 0.510ns (77.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.526     0.526    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/clk_out1
    SLICE_X66Y209        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y209        FDCE (Prop_fdce_C_Q)         0.118     0.644 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.142     0.786    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/p_0_in
    SLICE_X66Y208        LUT1 (Prop_lut1_I0_O)        0.028     0.814 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/qout_r[0]_i_2__31/O
                         net (fo=13, routed)          0.367     1.182    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_reg[2]_0
    SLICE_X66Y197        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.803     0.803    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk_out1
    SLICE_X66Y197        LUT2 (Prop_lut2_I1_O)        0.035     0.838 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk0_sync_r[2]_i_1/O
                         net (fo=3, routed)           0.200     1.037    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0]_0
    SLICE_X66Y197        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0]/C
                         clock pessimism              0.000     1.037    
    SLICE_X66Y197        FDCE (Remov_fdce_C_CLR)     -0.050     0.987    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.146ns (22.267%)  route 0.510ns (77.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.526     0.526    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/clk_out1
    SLICE_X66Y209        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y209        FDCE (Prop_fdce_C_Q)         0.118     0.644 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.142     0.786    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/p_0_in
    SLICE_X66Y208        LUT1 (Prop_lut1_I0_O)        0.028     0.814 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/qout_r[0]_i_2__31/O
                         net (fo=13, routed)          0.367     1.182    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_reg[2]_0
    SLICE_X66Y197        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.803     0.803    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk_out1
    SLICE_X66Y197        LUT2 (Prop_lut2_I1_O)        0.035     0.838 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk0_sync_r[2]_i_1/O
                         net (fo=3, routed)           0.200     1.037    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0]_0
    SLICE_X66Y197        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[1]/C
                         clock pessimism              0.000     1.037    
    SLICE_X66Y197        FDCE (Remov_fdce_C_CLR)     -0.050     0.987    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.146ns (22.267%)  route 0.510ns (77.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.526     0.526    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/clk_out1
    SLICE_X66Y209        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y209        FDCE (Prop_fdce_C_Q)         0.118     0.644 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.142     0.786    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/p_0_in
    SLICE_X66Y208        LUT1 (Prop_lut1_I0_O)        0.028     0.814 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/qout_r[0]_i_2__31/O
                         net (fo=13, routed)          0.367     1.182    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_reg[2]_0
    SLICE_X66Y197        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.803     0.803    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk_out1
    SLICE_X66Y197        LUT2 (Prop_lut2_I1_O)        0.035     0.838 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk0_sync_r[2]_i_1/O
                         net (fo=3, routed)           0.200     1.037    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0]_0
    SLICE_X66Y197        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[2]/C
                         clock pessimism              0.000     1.037    
    SLICE_X66Y197        FDCE (Remov_fdce_C_CLR)     -0.050     0.987    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.128ns (16.333%)  route 0.656ns (83.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.541     1.524    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.100     1.624 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.266     1.891    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.028     1.919 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)        0.389     2.308    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/AS[0]
    SLICE_X89Y190        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.031     1.031    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X77Y197        LUT5 (Prop_lut5_I2_O)        0.038     1.069 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.277     1.346    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.426 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.745     2.171    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_value_reg_1
    SLICE_X89Y190        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[0]/C
                         clock pessimism              0.000     2.171    
    SLICE_X89Y190        FDCE (Remov_fdce_C_CLR)     -0.069     2.102    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.128ns (16.333%)  route 0.656ns (83.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.541     1.524    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.100     1.624 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.266     1.891    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.028     1.919 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)        0.389     2.308    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/AS[0]
    SLICE_X89Y190        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.031     1.031    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X77Y197        LUT5 (Prop_lut5_I2_O)        0.038     1.069 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.277     1.346    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.426 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.745     2.171    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_value_reg_1
    SLICE_X89Y190        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[10]/C
                         clock pessimism              0.000     2.171    
    SLICE_X89Y190        FDCE (Remov_fdce_C_CLR)     -0.069     2.102    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.128ns (16.333%)  route 0.656ns (83.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.541     1.524    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.100     1.624 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.266     1.891    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.028     1.919 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)        0.389     2.308    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/AS[0]
    SLICE_X89Y190        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.031     1.031    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X77Y197        LUT5 (Prop_lut5_I2_O)        0.038     1.069 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.277     1.346    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.426 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.745     2.171    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_value_reg_1
    SLICE_X89Y190        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[3]/C
                         clock pessimism              0.000     2.171    
    SLICE_X89Y190        FDCE (Remov_fdce_C_CLR)     -0.069     2.102    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.128ns (16.333%)  route 0.656ns (83.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.541     1.524    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.100     1.624 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.266     1.891    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.028     1.919 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)        0.389     2.308    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/AS[0]
    SLICE_X89Y190        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.031     1.031    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X77Y197        LUT5 (Prop_lut5_I2_O)        0.038     1.069 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.277     1.346    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.426 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.745     2.171    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_value_reg_1
    SLICE_X89Y190        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[4]/C
                         clock pessimism              0.000     2.171    
    SLICE_X89Y190        FDCE (Remov_fdce_C_CLR)     -0.069     2.102    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.128ns (16.333%)  route 0.656ns (83.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.541     1.524    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X88Y182        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDCE (Prop_fdce_C_Q)         0.100     1.624 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.266     1.891    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X88Y182        LUT1 (Prop_lut1_I0_O)        0.028     1.919 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)        0.389     2.308    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/AS[0]
    SLICE_X89Y190        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.031     1.031    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X77Y197        LUT5 (Prop_lut5_I2_O)        0.038     1.069 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.277     1.346    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.426 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.745     2.171    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_value_reg_1
    SLICE_X89Y190        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[9]/C
                         clock pessimism              0.000     2.171    
    SLICE_X89Y190        FDCE (Remov_fdce_C_CLR)     -0.069     2.102    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch0/r_comp_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.537     1.520    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X82Y182        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y182        FDPE (Prop_fdpe_C_Q)         0.107     1.627 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092     1.719    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X82Y183        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.978     0.978    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.035     1.013 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.221     1.233    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.263 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.735     1.998    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X82Y183        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.465     1.533    
    SLICE_X82Y183        FDCE (Remov_fdce_C_CLR)     -0.086     1.447    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.739     0.739    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.767 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.191     0.957    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.537     1.520    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X82Y182        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y182        FDPE (Prop_fdpe_C_Q)         0.107     1.627 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092     1.719    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X82Y183        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4228, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.978     0.978    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X80Y196        LUT4 (Prop_lut4_I2_O)        0.035     1.013 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.221     1.233    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.263 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.735     1.998    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X82Y183        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.465     1.533    
    SLICE_X82Y183        FDCE (Remov_fdce_C_CLR)     -0.086     1.447    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.272    





