
---------- Begin Simulation Statistics ----------
final_tick                               5270911561500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135032                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745768                       # Number of bytes of host memory used
host_op_rate                                   241118                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15551.92                       # Real time elapsed on the host
host_tick_rate                              222598646                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000002                       # Number of instructions simulated
sim_ops                                    3749847930                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.461837                       # Number of seconds simulated
sim_ticks                                3461836533250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     61941456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     123882670                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect         1845                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     82314623                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted   1103400526                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    289605838                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    618299169                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    328693331                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups    1206690142                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      54675405                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     38288901                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      2066524364                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1347263445                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     82316818                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        255270542                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     80359795                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts   3518510447                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1748593337                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   6355510968                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.275130                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.164912                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   5846218619     91.99%     91.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    164020682      2.58%     94.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     53854674      0.85%     95.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3    111427089      1.75%     97.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     31351407      0.49%     97.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     40269629      0.63%     98.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     23113604      0.36%     98.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4895469      0.08%     98.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     80359795      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   6355510968                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1511731                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1743072331                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           368544021                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      3188328      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1305809412     74.68%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        52800      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     74.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    368544021     21.08%     95.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     70998776      4.06%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1748593337                       # Class of committed instruction
system.switch_cpus_1.commit.refs            439542797                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1748593337                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     6.923673                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               6.923673                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   5733569550                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   6592992636                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      241428189                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       617976890                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     82660890                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    247767754                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         767392783                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            92272306                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         156302698                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses             1299798                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches        1206690142                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       496260818                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          6775388110                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes            3                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           4888494563                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.ItlbSquashes            24                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_1.fetch.MiscStallCycles         1342                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       144246                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     165321780                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles             8127                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.174285                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     65200564                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    344281243                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.706055                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   6923403279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.254374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.730552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     5562891761     80.35%     80.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       63669701      0.92%     81.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       84933581      1.23%     82.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       67823929      0.98%     83.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       88892857      1.28%     84.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5      119863279      1.73%     86.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       35003982      0.51%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7      119975315      1.73%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      780348874     11.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   6923403279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                269787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts    112529167                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      482769919                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.608491                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs         1138493162                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        156302698                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    3351347227                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts   1004688754                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      6318663                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    276433943                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   5262271317                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    982190464                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    201307828                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   4212991706                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents     25671552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    337668894                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     82660890                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    381497825                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     35316500                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     17048143                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        58263                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       413100                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    636144723                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    205435165                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       413100                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect    100306758                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     12222409                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      4232996235                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3854524890                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.666780                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2822478947                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.556717                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3897203662                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     5371878005                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    3198970977                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.144432                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.144432                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     35179066      0.80%      0.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   3181215735     72.07%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        76500      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     72.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead   1025547529     23.23%     96.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    172280708      3.90%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   4414299538                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         109701312                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.024851                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      61661566     56.21%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     56.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     44936720     40.96%     97.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      3103026      2.83%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   4488821784                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads  15947923229                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3854524890                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   8776307929                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       5262271317                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      4414299538                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined   3513677947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     86219566                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   4809424887                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   6923403279                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.637591                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.640395                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   5664256540     81.81%     81.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    325116816      4.70%     86.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    198645574      2.87%     89.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    158899346      2.30%     91.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    151295723      2.19%     93.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    141966154      2.05%     95.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    141397702      2.04%     97.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     82809730      1.20%     99.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     59015694      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   6923403279                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.637566                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         496274992                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               14177                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     93809116                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     95587765                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads   1004688754                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    276433943                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    2324503315                       # number of misc regfile reads
system.switch_cpus_1.numCycles             6923673066                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    4888843297                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2122688750                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    383535787                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      345025292                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    555324176                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     58314437                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  15587690815                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   6066077434                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   7112188242                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       730859525                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      9030581                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     82660890                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    876014269                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     4989499428                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   8464885329                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       969348204                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads        11542254957                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes       11109588913                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  2400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    107113928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       207463                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    211865820                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         207463                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     74638992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       559516                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests    149276801                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         559516                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           60822034                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     15294233                       # Transaction distribution
system.membus.trans_dist::CleanEvict         46647166                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1119235                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1119235                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      60822034                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port    185823939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total    185823939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              185823939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   4943072128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   4943072128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4943072128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          61941271                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                61941271    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            61941271                       # Request fanout histogram
system.membus.reqLayer2.occupancy        200132514500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy       339114991750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 5270911561500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 5270911561500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         100371962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     51816184                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       128174536                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         2362037                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        2362037                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4379929                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4379929                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    100371960                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    318979739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             318979748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   8660660352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8660660736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        75238832                       # Total snoops (count)
system.tol2bus.snoopTraffic                1359696256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        182352761                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001138                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033715                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              182145241     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 207520      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          182352761                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       136503843000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      158308850500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data     30114026                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30114026                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data     30114026                       # number of overall hits
system.l2.overall_hits::total                30114026                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     74637863                       # number of demand (read+write) misses
system.l2.demand_misses::total               74637866                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     74637863                       # number of overall misses
system.l2.overall_misses::total              74637866                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       301000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 7090588741000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7090589042000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       301000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 7090588741000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7090589042000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data    104751889                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            104751892                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data    104751889                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           104751892                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.712520                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.712520                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.712520                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.712520                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 100333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 94999.889547                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94999.889761                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 100333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 94999.889547                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94999.889761                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            21245035                       # number of writebacks
system.l2.writebacks::total                  21245035                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     74637863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          74637866                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     74637863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         74637866                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       286000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 6717399431000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6717399717000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       286000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 6717399431000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6717399717000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.712520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.712520                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.712520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.712520                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 95333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 89999.889614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89999.889828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 95333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 89999.889614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89999.889828                       # average overall mshr miss latency
system.l2.replacements                       74679318                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     30570930                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         30570930                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     30570930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     30570930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        11559                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         11559                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      2361991                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              2361991                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data           46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      2362037                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          2362037                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000019                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000019                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       797000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       797000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000019                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 17326.086957                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17326.086957                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data      2864192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2864192                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1515737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1515737                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 114040238000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  114040238000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      4379929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4379929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.346064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.346064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 75237.483812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75237.483812                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1515737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1515737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 106461553000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 106461553000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.346064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.346064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70237.483812                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70237.483812                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       301000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       301000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 100333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       286000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       286000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 95333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data     27249834                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27249834                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data     73122126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        73122126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 6976548503000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6976548503000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data    100371960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     100371960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.728511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.728511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 95409.541334                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95409.541334                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data     73122126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     73122126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 6610937878000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 6610937878000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.728511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.728511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 90409.541402                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90409.541402                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                   211862128                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  74683414                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.836803                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.584898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     0.165159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.000206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4082.249737                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.996643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1520                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1769605422                       # Number of tag accesses
system.l2.tags.data_accesses               1769605422                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                 211854157                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims          74679318                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                      211865763                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data     12696596                       # number of demand (read+write) hits
system.l3.demand_hits::total                 12696596                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data     12696596                       # number of overall hits
system.l3.overall_hits::total                12696596                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     61941267                       # number of demand (read+write) misses
system.l3.demand_misses::total               61941270                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     61941267                       # number of overall misses
system.l3.overall_misses::total              61941270                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       268000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 6134422790500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     6134423058500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       268000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 6134422790500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    6134423058500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     74637863                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             74637866                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     74637863                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            74637866                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.829891                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.829891                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.829891                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.829891                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 89333.333333                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 99036.120629                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 99036.120159                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 89333.333333                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 99036.120629                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 99036.120159                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks            15294233                       # number of writebacks
system.l3.writebacks::total                  15294233                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     61941267                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          61941270                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     61941267                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         61941270                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       238000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 5515010130500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 5515010368500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       238000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 5515010130500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 5515010368500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.829891                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.829891                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.829891                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.829891                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79333.333333                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 89036.120790                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 89036.120320                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79333.333333                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 89036.120790                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 89036.120320                       # average overall mshr miss latency
system.l3.replacements                       62237480                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks     21245035                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total         21245035                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks     21245035                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total     21245035                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks       263216                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        263216                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           44                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   44                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            2                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               46                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.043478                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.043478                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            2                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        37000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        37000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.043478                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.043478                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       396502                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                396502                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      1119235                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1119235                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  93194214000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   93194214000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1515737                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1515737                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.738410                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.738410                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83265.993290                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83265.993290                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      1119235                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1119235                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  82001864000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  82001864000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.738410                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.738410                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73265.993290                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73265.993290                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.data     12300094                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total          12300094                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst            3                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data     60822032                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total        60822035                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst       268000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data 6041228576500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 6041228844500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data     73122126                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total      73122129                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.831787                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.831787                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 89333.333333                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 99326.319392                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 99326.318899                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data     60822032                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total     60822035                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst       238000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 5433008266500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 5433008504500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.831787                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.831787                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79333.333333                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 89326.319556                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 89326.319063                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                   149852834                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  62270248                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.406492                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     285.462808                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       319.537452                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   394.781416                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.001946                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 31768.216377                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.008712                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.009752                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.012048                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.969489                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1421                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        13617                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         9380                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         8196                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                2450666296                       # Number of tag accesses
system.l3.tags.data_accesses               2450666296                       # Number of data accesses
system.l3.tags.cache_friendly               148345790                       # Number of cache friendly accesses
system.l3.tags.cache_averse                    667792                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims        61647889                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims            589591                       # Number of cache averse victims
system.l3.tags.OPT_hits                     100616327                       # Number of OPT hits
system.l3.tags.OPT_misses                     2124061                       # Number of OPT misses
system.l3.tags.OPT_nan                       46536413                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          73122128                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty     36539268                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict       100337101                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              46                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             46                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1515737                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1515737                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq     73122129                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side    223914712                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   6136505600                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        62237480                       # Total snoops (count)
system.tol3bus.snoopTraffic                 978830912                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples        136875392                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.004088                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.063805                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0              136315876     99.59%     99.59% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 559516      0.41%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total          136875392                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        95883435500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy      111956820500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   3964241024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3964241216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    978830912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       978830912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     61941266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            61941269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     15294233                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15294233                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst           55                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1145126578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1145126634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst           55                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               55                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      282749027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            282749027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      282749027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst           55                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1145126578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1427875661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  15294233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  61925550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000389586750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       951227                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       951227                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           127677386                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           14369238                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    61941269                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   15294233                       # Number of write requests accepted
system.mem_ctrls.readBursts                  61941269                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 15294233                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15716                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3923607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3894652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3889849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3879217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3867006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3908079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3913470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3878563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3827969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3833157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3845811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3800259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3866862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3841193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3868262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3887597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            948904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            945353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            954650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            958957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            945887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            957007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            958912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            953386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            963629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            952050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           965488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           942216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           971642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           950369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           959754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           966001                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1785645532000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               309627765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2946749650750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28835.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47585.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19016586                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1130772                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 7.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              61941269                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             15294233                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                26739196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                22010872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10682373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2493112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  32062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 711792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 914385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 951555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 961369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 967379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 966993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 965713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 966655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 969757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 971912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 974999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 983398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1010815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 992120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 973530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 953080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     57072386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.592896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.078389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    81.882594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     46174412     80.90%     80.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9692541     16.98%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       612044      1.07%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       123789      0.22%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        86825      0.15%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        67636      0.12%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56029      0.10%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47964      0.08%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       211146      0.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     57072386                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       951227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.100667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.155227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.432917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          80489      8.46%      8.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        675464     71.01%     79.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         70189      7.38%     86.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        31282      3.29%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        25825      2.71%     92.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        20205      2.12%     94.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        14868      1.56%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255        10513      1.11%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         7167      0.75%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         4860      0.51%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         3291      0.35%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         2261      0.24%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         1497      0.16%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447         1054      0.11%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          714      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          476      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          304      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          237      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607          183      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639          119      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           73      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           56      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           34      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           19      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799           18      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831           16      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        951227                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       951227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.078397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.073413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.419748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           914526     96.14%     96.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8668      0.91%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19674      2.07%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7080      0.74%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1112      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              141      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        951227                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3963235392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1005824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               978829120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3964241216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            978830912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1144.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       282.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1145.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    282.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3461839061000                       # Total gap between requests
system.mem_ctrls.avgGap                      44821.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   3963235200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    978829120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 55.461890865121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1144836031.954195976257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 282748509.526262164116                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     61941266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     15294233                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       111250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 2946749539500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 85417258906000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37083.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     47573.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5584932.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    26.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         203294328300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         108053475255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        219705725400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        40043397780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     273273861120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1506929488080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      60351975840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2411652251775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        696.639552                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 142613878000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 115598080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3203624575250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         204202607700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         108536229615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        222442723020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        39792352320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     273273861120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1506626606040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      60607034400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2415481414215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        697.745659                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 143667066500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 115598080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3202571386750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1295842674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    124039669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    496260815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1916143158                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1295842674                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    124039669                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    496260815                       # number of overall hits
system.cpu.icache.overall_hits::total      1916143158                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1399                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1402                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1399                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::total          1402                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       305500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       305500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       305500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       305500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1295844073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    124039669                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    496260818                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1916144560                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1295844073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    124039669                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    496260818                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1916144560                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 101833.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   217.902996                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 101833.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   217.902996                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          891                       # number of writebacks
system.cpu.icache.writebacks::total               891                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       304000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       304000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       304000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       304000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 101333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 101333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101333.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    891                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1295842674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    124039669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    496260815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1916143158                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1399                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1402                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       305500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       305500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1295844073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    124039669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    496260818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1916144560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 101833.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   217.902996                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       304000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       304000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 101333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.797772                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1916144560                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1402                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1366722.225392                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.354254                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.443517                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994833                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.002819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997652                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7664579642                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7664579642                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1916144560                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims         1402                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1916144560                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    336202761                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     33039132                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    518506960                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        887748853                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    336202761                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     33039132                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    518506960                       # number of overall hits
system.cpu.dcache.overall_hits::total       887748853                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     54368403                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     10474853                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    264608270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      329451526                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     54368403                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     10474853                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    264608270                       # number of overall misses
system.cpu.dcache.overall_misses::total     329451526                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 669810389000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 18378440875997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 19048251264997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 669810389000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 18378440875997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 19048251264997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    390571164                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     43513985                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    783115230                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1217200379                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    390571164                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     43513985                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    783115230                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1217200379                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.139202                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.240724                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.337892                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.270663                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.139202                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.240724                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.337892                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.270663                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63944.609915                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 69455.277705                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57818.069615                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63944.609915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 69455.277705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57818.069615                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1375650828                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      6974604                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          38556969                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           66673                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.678397                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   104.609122                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     49188587                       # number of writebacks
system.cpu.dcache.writebacks::total          49188587                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data    157494774                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    157494774                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data    157494774                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    157494774                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10474853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data    107113496                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    117588349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10474853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data    107113496                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    117588349                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 664572962500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 7393750618812                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 8058323581312                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 664572962500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 7393750618812                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 8058323581312                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.240724                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.136779                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.096606                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.240724                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.136779                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.096606                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63444.609915                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69027.255154                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68529.949182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63444.609915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69027.255154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68529.949182                       # average overall mshr miss latency
system.cpu.dcache.replacements              169319527                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    234488627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     26813871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    454257489                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       715559987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52363197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      9821521                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data    257858965                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     320043683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 657828454500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 18224477760500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 18882306215000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    286851824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     36635392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    712116454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1035603670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.182544                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.268088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.362102                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.309041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66978.266859                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 70676.145623                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58999.152984                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data    157483426                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    157483426                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      9821521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data    100375539                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    110197060                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 652917694000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 7243422679500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 7896340373500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.268088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.140954                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.106409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66478.266859                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 72163.225739                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71656.543047                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    101714134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6225261                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     64249471                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      172188866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2005206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       653332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      6749305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9407843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11981934500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 153963115497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 165945049997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    103719340                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6878593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     70998776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    181596709                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.094980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.095062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.051806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18339.733091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 22811.699204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17639.011408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data        11348                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11348                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       653332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      6737957                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7391289                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11655268500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 150327939312                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 161983207812                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.094980                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.094902                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17839.733091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 22310.611260                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21915.420681                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.998806                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1059946600                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         169320039                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.260019                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   103.036236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    72.692549                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   336.270021                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.201243                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.141978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.656777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5038121555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5038121555                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse        1059946600                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims    169320039                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan             1217200379                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5270911561500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1060722694500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 4210188867000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
