// Seed: 3916919334
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wand id_2,
    input wire id_3
);
  assign id_2 = id_1;
  final cover (1);
  module_2 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_1 (
    output wire id_0,
    input  tri1 id_1
);
  wire id_3;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1
  );
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    input  tri1  id_0,
    output uwire id_1
);
  assign module_0.id_3 = 0;
endmodule
module module_3 (
    output uwire id_0,
    input  wand  id_1,
    output tri   id_2,
    input  wand  id_3
);
  tri1 id_5 = 1;
  assign id_5 = 1;
  module_2 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.type_0 = 0;
  wire id_6;
endmodule
