INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
