This module is used to grade all verilog project file. It needs 
Vivodo installed. Change parameters in run.py. Run run.py to use
the module.
11/27/2021:
Add testbench example (test.tcl, run.bat/run.sh for each system)
Add pre_porcessor.py file in tb special for lab 4, because 
students can rename the data_memory instance to any name. 
