--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 519 paths analyzed, 121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.095ns.
--------------------------------------------------------------------------------

Paths for end point CntTest/count_25 (SLICE_X67Y159.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.907ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y147.XQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X67Y147.F1     net (fanout=4)        0.569   CntTest/count<0>
    SLICE_X67Y147.COUT   Topcyf                0.573   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X67Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X67Y148.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.COUT   Tbyp                  0.086   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X67Y159.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X67Y159.CLK    Tcinck                0.479   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (2.338ns logic, 0.569ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.732ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y147.YQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X67Y147.G3     net (fanout=1)        0.408   CntTest/count<1>
    SLICE_X67Y147.COUT   Topcyg                0.559   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X67Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X67Y148.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.COUT   Tbyp                  0.086   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X67Y159.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X67Y159.CLK    Tcinck                0.479   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.732ns (2.324ns logic, 0.408ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.674ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y148.XQ     Tcko                  0.340   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X67Y148.F3     net (fanout=3)        0.422   CntTest/count<2>
    SLICE_X67Y148.COUT   Topcyf                0.573   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.COUT   Tbyp                  0.086   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X67Y159.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X67Y159.CLK    Tcinck                0.479   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (2.252ns logic, 0.422ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_24 (SLICE_X67Y159.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y147.XQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X67Y147.F1     net (fanout=4)        0.569   CntTest/count<0>
    SLICE_X67Y147.COUT   Topcyf                0.573   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X67Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X67Y148.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.COUT   Tbyp                  0.086   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X67Y159.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X67Y159.CLK    Tcinck                0.427   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (2.286ns logic, 0.569ns route)
                                                       (80.1% logic, 19.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.680ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y147.YQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X67Y147.G3     net (fanout=1)        0.408   CntTest/count<1>
    SLICE_X67Y147.COUT   Topcyg                0.559   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X67Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X67Y148.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.COUT   Tbyp                  0.086   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X67Y159.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X67Y159.CLK    Tcinck                0.427   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (2.272ns logic, 0.408ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.622ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y148.XQ     Tcko                  0.340   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X67Y148.F3     net (fanout=3)        0.422   CntTest/count<2>
    SLICE_X67Y148.COUT   Topcyf                0.573   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.COUT   Tbyp                  0.086   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X67Y159.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X67Y159.CLK    Tcinck                0.427   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.622ns (2.200ns logic, 0.422ns route)
                                                       (83.9% logic, 16.1% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_23 (SLICE_X67Y158.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y147.XQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X67Y147.F1     net (fanout=4)        0.569   CntTest/count<0>
    SLICE_X67Y147.COUT   Topcyf                0.573   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X67Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X67Y148.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.CLK    Tcinck                0.479   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (2.252ns logic, 0.569ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.646ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y147.YQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X67Y147.G3     net (fanout=1)        0.408   CntTest/count<1>
    SLICE_X67Y147.COUT   Topcyg                0.559   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X67Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X67Y148.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.CLK    Tcinck                0.479   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (2.238ns logic, 0.408ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.588ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y148.XQ     Tcko                  0.340   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X67Y148.F3     net (fanout=3)        0.422   CntTest/count<2>
    SLICE_X67Y148.COUT   Topcyf                0.573   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X67Y149.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X67Y150.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X67Y151.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X67Y152.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X67Y153.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X67Y154.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X67Y155.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X67Y156.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X67Y157.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X67Y158.CLK    Tcinck                0.479   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (2.166ns logic, 0.422ns route)
                                                       (83.7% logic, 16.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point CntTest/count_3 (SLICE_X67Y148.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_3 (FF)
  Destination:          CntTest/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_3 to CntTest/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y148.YQ     Tcko                  0.313   CntTest/count<2>
                                                       CntTest/count_3
    SLICE_X67Y148.G4     net (fanout=1)        0.308   CntTest/count<3>
    SLICE_X67Y148.CLK    Tckg        (-Th)    -0.153   CntTest/count<2>
                                                       CntTest/count<3>_rt
                                                       CntTest/Mcount_count_xor<3>
                                                       CntTest/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.466ns logic, 0.308ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_4 (SLICE_X67Y149.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_4 (FF)
  Destination:          CntTest/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_4 to CntTest/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y149.XQ     Tcko                  0.313   CntTest/count<4>
                                                       CntTest/count_4
    SLICE_X67Y149.F4     net (fanout=1)        0.308   CntTest/count<4>
    SLICE_X67Y149.CLK    Tckf        (-Th)    -0.164   CntTest/count<4>
                                                       CntTest/count<4>_rt
                                                       CntTest/Mcount_count_xor<4>
                                                       CntTest/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.477ns logic, 0.308ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_6 (SLICE_X67Y150.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_6 (FF)
  Destination:          CntTest/count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_6 to CntTest/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y150.XQ     Tcko                  0.313   CntTest/count<6>
                                                       CntTest/count_6
    SLICE_X67Y150.F4     net (fanout=1)        0.308   CntTest/count<6>
    SLICE_X67Y150.CLK    Tckf        (-Th)    -0.164   CntTest/count<6>
                                                       CntTest/count<6>_rt
                                                       CntTest/Mcount_count_xor<6>
                                                       CntTest/count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.477ns logic, 0.308ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/Sync_TRG1/CLK
  Logical resource: PhaseSwitch/Sync_TRG1/CK
  Location pin: SLICE_X48Y152.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_0/CK
  Location pin: SLICE_X67Y147.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_1/CK
  Location pin: SLICE_X67Y147.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 1.489ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLKFX
  Logical resource: DLL/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y7.CLKFX
  Clock network: DLL/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO1 = PERIOD TIMEGRP "ADC_DCO_LVDS1" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO2 = PERIOD TIMEGRP "ADC_DCO_LVDS2" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO3 = PERIOD TIMEGRP "ADC_DCO_LVDS3" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" 
TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.823ns.
--------------------------------------------------------------------------------

Paths for end point PowerUp2/Trig (SLICE_X69Y148.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          PowerUp2/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.572ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.122 - 0.125)
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PowerUp1/Trig to PowerUp2/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y137.XQ     Tcko                  0.360   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X69Y148.F1     net (fanout=4)        1.035   PowerUp1/Trig
    SLICE_X69Y148.X      Tilo                  0.194   PowerUp2/Trig
                                                       PowerUp2/Trig_not00011
    SLICE_X69Y148.CE     net (fanout=1)        0.430   PowerUp2/Trig_not0001
    SLICE_X69Y148.CLK    Tceck                 0.553   PowerUp2/Trig
                                                       PowerUp2/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.572ns (1.107ns logic, 1.465ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X68Y137.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp0 (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PowerUp0 to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y144.YQ     Tcko                  0.360   PowerUp0
                                                       PowerUp0
    SLICE_X69Y137.G2     net (fanout=3)        0.926   PowerUp0
    SLICE_X69Y137.Y      Tilo                  0.194   PowerUp1/Trig_not0001
                                                       PowerUp1/Trig_not00011
    SLICE_X68Y137.CE     net (fanout=1)        0.275   PowerUp1/Trig_not0001
    SLICE_X68Y137.CLK    Tceck                 0.554   PowerUp1/Trig
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (1.108ns logic, 1.201ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X68Y137.G2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp0 (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PowerUp0 to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y144.YQ     Tcko                  0.360   PowerUp0
                                                       PowerUp0
    SLICE_X68Y137.G2     net (fanout=3)        0.934   PowerUp0
    SLICE_X68Y137.CLK    Tgck                  0.548   PowerUp1/Trig
                                                       PowerUp1/Trig_mux00002
                                                       PowerUp1/Trig_mux0000_f5
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.842ns (0.908ns logic, 0.934ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PowerUp2/Trig (SLICE_X69Y148.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp2/Trig (FF)
  Destination:          PowerUp2/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp2/Trig to PowerUp2/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y148.YQ     Tcko                  0.313   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X69Y148.G4     net (fanout=2)        0.319   PowerUp2/Trig
    SLICE_X69Y148.CLK    Tckg        (-Th)     0.125   PowerUp2/Trig
                                                       PowerUp2/Trig_mux00001
                                                       PowerUp2/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.188ns logic, 0.319ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X68Y137.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp1/Trig (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.761ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp1/Trig to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y137.XQ     Tcko                  0.331   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X68Y137.BX     net (fanout=4)        0.307   PowerUp1/Trig
    SLICE_X68Y137.CLK    Tckdi       (-Th)    -0.123   PowerUp1/Trig
                                                       PowerUp1/Trig_mux0000_f5
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.761ns (0.454ns logic, 0.307ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp2/Trig (SLICE_X69Y148.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp1/Trig (FF)
  Destination:          PowerUp2/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.159ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.122 - 0.125)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp1/Trig to PowerUp2/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y137.XQ     Tcko                  0.331   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X69Y148.G1     net (fanout=4)        0.953   PowerUp1/Trig
    SLICE_X69Y148.CLK    Tckg        (-Th)     0.125   PowerUp2/Trig
                                                       PowerUp2/Trig_mux00001
                                                       PowerUp2/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.159ns (0.206ns logic, 0.953ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp1/Trig/CLK
  Logical resource: PowerUp1/Trig/CK
  Location pin: SLICE_X68Y137.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp2/Trig/CLK
  Logical resource: PowerUp2/Trig/CK
  Location pin: SLICE_X69Y148.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp0/CLK
  Logical resource: PowerUp0/CK
  Location pin: SLICE_X68Y144.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.956ns.
--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig0 (SLICE_X51Y162.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/FastTrig_o (FF)
  Destination:          Led_B/ES1/Trig0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.050ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FindMaxAmp_i/FastTrig_o to Led_B/ES1/Trig0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y131.YQ     Tcko                  0.340   FindMaxAmp_i/FastTrig_o
                                                       FindMaxAmp_i/FastTrig_o
    SLICE_X51Y162.BY     net (fanout=3)        1.418   FindMaxAmp_i/FastTrig_o
    SLICE_X51Y162.CLK    Tdick                 0.292   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    -------------------------------------------------  ---------------------------
    Total                                      2.050ns (0.632ns logic, 1.418ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X50Y162.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.093ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y162.XQ     Tcko                  0.340   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X50Y162.F1     net (fanout=2)        0.575   Led_B/ES1/Trig1
    SLICE_X50Y162.X      Tilo                  0.195   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/ES1/Q1
    SLICE_X50Y162.CE     net (fanout=1)        0.429   Led_B/DurTrig_SRFF/Trig_and0001
    SLICE_X50Y162.CLK    Tceck                 0.554   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (1.089ns logic, 1.004ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.053ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y162.YQ     Tcko                  0.340   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X50Y162.F2     net (fanout=3)        0.535   Led_B/ES1/Trig0
    SLICE_X50Y162.X      Tilo                  0.195   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/ES1/Q1
    SLICE_X50Y162.CE     net (fanout=1)        0.429   Led_B/DurTrig_SRFF/Trig_and0001
    SLICE_X50Y162.CLK    Tceck                 0.554   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.089ns logic, 0.964ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig1 (SLICE_X51Y162.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/ES1/Trig1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.218ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig0 to Led_B/ES1/Trig1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y162.YQ     Tcko                  0.340   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X51Y162.BX     net (fanout=3)        0.597   Led_B/ES1/Trig0
    SLICE_X51Y162.CLK    Tdick                 0.281   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.621ns logic, 0.597ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X50Y162.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/DurTrig_SRFF/Trig (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/DurTrig_SRFF/Trig to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y162.YQ     Tcko                  0.331   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    SLICE_X50Y162.G4     net (fanout=2)        0.337   Led_B/DurTrig_SRFF/Trig
    SLICE_X50Y162.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.188ns logic, 0.337ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X50Y162.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y162.YQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X50Y162.G2     net (fanout=3)        0.497   Led_B/ES1/Trig0
    SLICE_X50Y162.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.667ns (0.170ns logic, 0.497ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X50Y162.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.701ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y162.XQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X50Y162.G1     net (fanout=2)        0.531   Led_B/ES1/Trig1
    SLICE_X50Y162.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.170ns logic, 0.531ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/DurTrig_SRFF/Trig/CLK
  Logical resource: Led_B/DurTrig_SRFF/Trig/CK
  Location pin: SLICE_X50Y162.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/ES1/Trig1/CLK
  Logical resource: Led_B/ES1/Trig1/CK
  Location pin: SLICE_X51Y162.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/ES1/Trig1/CLK
  Logical resource: Led_B/ES1/Trig0/CK
  Location pin: SLICE_X51Y162.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" 
TS_MuxClock_in * 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 126 paths analyzed, 81 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.150ns.
--------------------------------------------------------------------------------

Paths for end point ADCTest/count_3 (SLICE_X54Y159.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.614ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (5.642 - 5.715)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y137.XQ     Tcko                  0.360   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X68Y149.G4     net (fanout=4)        0.820   PowerUp1/Trig
    SLICE_X68Y149.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X54Y159.SR     net (fanout=4)        1.082   PwrUpReset
    SLICE_X54Y159.CLK    Tsrck                 1.157   ADCTest/count<3>
                                                       ADCTest/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (1.712ns logic, 1.902ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.352ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (5.642 - 5.712)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y148.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X68Y149.G1     net (fanout=2)        0.578   PowerUp2/Trig
    SLICE_X68Y149.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X54Y159.SR     net (fanout=4)        1.082   PwrUpReset
    SLICE_X54Y159.CLK    Tsrck                 1.157   ADCTest/count<3>
                                                       ADCTest/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.352ns (1.692ns logic, 1.660ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_2 (SLICE_X54Y159.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.614ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (5.642 - 5.715)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y137.XQ     Tcko                  0.360   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X68Y149.G4     net (fanout=4)        0.820   PowerUp1/Trig
    SLICE_X68Y149.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X54Y159.SR     net (fanout=4)        1.082   PwrUpReset
    SLICE_X54Y159.CLK    Tsrck                 1.157   ADCTest/count<3>
                                                       ADCTest/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (1.712ns logic, 1.902ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.352ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (5.642 - 5.712)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y148.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X68Y149.G1     net (fanout=2)        0.578   PowerUp2/Trig
    SLICE_X68Y149.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X54Y159.SR     net (fanout=4)        1.082   PwrUpReset
    SLICE_X54Y159.CLK    Tsrck                 1.157   ADCTest/count<3>
                                                       ADCTest/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.352ns (1.692ns logic, 1.660ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_4 (SLICE_X54Y158.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.614ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (5.642 - 5.715)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y137.XQ     Tcko                  0.360   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X68Y149.G4     net (fanout=4)        0.820   PowerUp1/Trig
    SLICE_X68Y149.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X54Y158.SR     net (fanout=4)        1.082   PwrUpReset
    SLICE_X54Y158.CLK    Tsrck                 1.157   ADCTest/count<4>
                                                       ADCTest/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (1.712ns logic, 1.902ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.352ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (5.642 - 5.712)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y148.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X68Y149.G1     net (fanout=2)        0.578   PowerUp2/Trig
    SLICE_X68Y149.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X54Y158.SR     net (fanout=4)        1.082   PwrUpReset
    SLICE_X54Y158.CLK    Tsrck                 1.157   ADCTest/count<4>
                                                       ADCTest/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.352ns (1.692ns logic, 1.660ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_15 (SLICE_X51Y126.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_14 (FF)
  Destination:          ShiftReg_test/tmp_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_14 to ShiftReg_test/tmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y126.YQ     Tcko                  0.313   ShiftReg_test/tmp<15>
                                                       ShiftReg_test/tmp_14
    SLICE_X51Y126.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<14>
    SLICE_X51Y126.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<15>
                                                       ShiftReg_test/tmp_15
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_31 (SLICE_X51Y136.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_30 (FF)
  Destination:          ShiftReg_test/tmp_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_30 to ShiftReg_test/tmp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y136.YQ     Tcko                  0.313   ShiftReg_test/tmp<31>
                                                       ShiftReg_test/tmp_30
    SLICE_X51Y136.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<30>
    SLICE_X51Y136.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<31>
                                                       ShiftReg_test/tmp_31
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_17 (SLICE_X51Y124.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_16 (FF)
  Destination:          ShiftReg_test/tmp_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_16 to ShiftReg_test/tmp_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y124.YQ     Tcko                  0.313   ShiftReg_test/tmp<17>
                                                       ShiftReg_test/tmp_16
    SLICE_X51Y124.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<16>
    SLICE_X51Y124.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<17>
                                                       ShiftReg_test/tmp_17
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<15>/SR
  Logical resource: ShiftReg_test/tmp_15/SR
  Location pin: SLICE_X51Y126.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<15>/SR
  Logical resource: ShiftReg_test/tmp_15/SR
  Location pin: SLICE_X51Y126.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<15>/SR
  Logical resource: ShiftReg_test/tmp_14/SR
  Location pin: SLICE_X51Y126.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" 
TS_MuxClock_in / 4 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10860 paths analyzed, 659 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.189ns.
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[7].Threshold/Trig (SLICE_X18Y96.F4), 326 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_10_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[7].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.884ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (1.914 - 1.931)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_10_1 to FindMaxAmp_i/Thresh_i[7].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.YQ      Tcko                  0.360   FindMaxAmp_i/Aver2_10_0
                                                       FindMaxAmp_i/Aver2_10_1
    SLICE_X17Y90.G1      net (fanout=7)        1.024   FindMaxAmp_i/Aver2_10_1
    SLICE_X17Y90.Y       Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001C1
    SLICE_X18Y91.F2      net (fanout=1)        0.529   FindMaxAmp_i/Madd_GroupSum_7_addsub0001C
    SLICE_X18Y91.COUT    Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
    SLICE_X18Y92.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
    SLICE_X18Y92.XMUX    Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_xor<4>
    SLICE_X19Y94.F3      net (fanout=1)        0.865   FindMaxAmp_i/GroupSum_7_addsub0001<4>
    SLICE_X19Y94.YMUX    Topy                  0.777   FindMaxAmp_i/Madd_GroupSum_7_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_xor<5>
    SLICE_X18Y96.G4      net (fanout=1)        0.555   FindMaxAmp_i/GroupSum<7><5>
    SLICE_X18Y96.Y       Tilo                  0.195   FindMaxAmp_i/Thresh_i[7].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[7].Threshold/Trig_rstpot_SW1
    SLICE_X18Y96.F4      net (fanout=1)        0.159   N65
    SLICE_X18Y96.CLK     Tfck                  0.215   FindMaxAmp_i/Thresh_i[7].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[7].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[7].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.884ns (2.752ns logic, 3.132ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_10_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[7].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.879ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (1.914 - 1.931)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_10_1 to FindMaxAmp_i/Thresh_i[7].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.YQ      Tcko                  0.360   FindMaxAmp_i/Aver2_10_0
                                                       FindMaxAmp_i/Aver2_10_1
    SLICE_X17Y90.G1      net (fanout=7)        1.024   FindMaxAmp_i/Aver2_10_1
    SLICE_X17Y90.Y       Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001C1
    SLICE_X18Y91.F2      net (fanout=1)        0.529   FindMaxAmp_i/Madd_GroupSum_7_addsub0001C
    SLICE_X18Y91.COUT    Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
    SLICE_X18Y92.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
    SLICE_X18Y92.XMUX    Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_xor<4>
    SLICE_X19Y94.F3      net (fanout=1)        0.865   FindMaxAmp_i/GroupSum_7_addsub0001<4>
    SLICE_X19Y94.YMUX    Topy                  0.772   FindMaxAmp_i/Madd_GroupSum_7_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_xor<5>
    SLICE_X18Y96.G4      net (fanout=1)        0.555   FindMaxAmp_i/GroupSum<7><5>
    SLICE_X18Y96.Y       Tilo                  0.195   FindMaxAmp_i/Thresh_i[7].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[7].Threshold/Trig_rstpot_SW1
    SLICE_X18Y96.F4      net (fanout=1)        0.159   N65
    SLICE_X18Y96.CLK     Tfck                  0.215   FindMaxAmp_i/Thresh_i[7].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[7].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[7].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.879ns (2.747ns logic, 3.132ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_10_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[7].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.773ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (1.914 - 1.931)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_10_1 to FindMaxAmp_i/Thresh_i[7].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.YQ      Tcko                  0.360   FindMaxAmp_i/Aver2_10_0
                                                       FindMaxAmp_i/Aver2_10_1
    SLICE_X17Y90.G1      net (fanout=7)        1.024   FindMaxAmp_i/Aver2_10_1
    SLICE_X17Y90.Y       Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001C1
    SLICE_X18Y91.F2      net (fanout=1)        0.529   FindMaxAmp_i/Madd_GroupSum_7_addsub0001C
    SLICE_X18Y91.COUT    Topcyf                0.465   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
    SLICE_X18Y92.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<3>
    SLICE_X18Y92.XMUX    Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_xor<4>
    SLICE_X19Y94.F3      net (fanout=1)        0.865   FindMaxAmp_i/GroupSum_7_addsub0001<4>
    SLICE_X19Y94.YMUX    Topy                  0.777   FindMaxAmp_i/Madd_GroupSum_7_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_7_add0000_xor<5>
    SLICE_X18Y96.G4      net (fanout=1)        0.555   FindMaxAmp_i/GroupSum<7><5>
    SLICE_X18Y96.Y       Tilo                  0.195   FindMaxAmp_i/Thresh_i[7].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[7].Threshold/Trig_rstpot_SW1
    SLICE_X18Y96.F4      net (fanout=1)        0.159   N65
    SLICE_X18Y96.CLK     Tfck                  0.215   FindMaxAmp_i/Thresh_i[7].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[7].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[7].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.773ns (2.641ns logic, 3.132ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[3].Threshold/Trig (SLICE_X20Y113.F4), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_1_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[3].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.852ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.920 - 0.958)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_1_2 to FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y111.XQ     Tcko                  0.340   FindMaxAmp_i/Aver2_1_2
                                                       FindMaxAmp_i/Aver2_1_2
    SLICE_X23Y107.F1     net (fanout=4)        1.156   FindMaxAmp_i/Aver2_1_2
    SLICE_X23Y107.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001C11
    SLICE_X22Y110.G3     net (fanout=1)        0.417   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C1
    SLICE_X22Y110.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X22Y111.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X22Y111.YMUX   Tciny                 0.513   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_xor<5>
    SLICE_X20Y111.G3     net (fanout=1)        0.641   FindMaxAmp_i/GroupSum_3_addsub0001<5>
    SLICE_X20Y111.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X20Y112.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X20Y112.XMUX   Tcinx                 0.435   FindMaxAmp_i/GroupSum<3><7>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_xor<6>
    SLICE_X20Y113.F4     net (fanout=1)        0.819   FindMaxAmp_i/GroupSum<3><6>
    SLICE_X20Y113.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[3].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.852ns (2.819ns logic, 3.033ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_5_3 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[3].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.804ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.920 - 0.985)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_5_3 to FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y112.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_5_2
                                                       FindMaxAmp_i/Aver2_5_3
    SLICE_X22Y106.F1     net (fanout=7)        1.420   FindMaxAmp_i/Aver2_5_3
    SLICE_X22Y106.X      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C2
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001C21
    SLICE_X22Y111.F3     net (fanout=1)        0.396   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C2
    SLICE_X22Y111.YMUX   Topy                  0.782   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_xor<5>
    SLICE_X20Y111.G3     net (fanout=1)        0.641   FindMaxAmp_i/GroupSum_3_addsub0001<5>
    SLICE_X20Y111.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X20Y112.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X20Y112.XMUX   Tcinx                 0.435   FindMaxAmp_i/GroupSum<3><7>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_xor<6>
    SLICE_X20Y113.F4     net (fanout=1)        0.819   FindMaxAmp_i/GroupSum<3><6>
    SLICE_X20Y113.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[3].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.804ns (2.528ns logic, 3.276ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_5_3 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[3].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.803ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.920 - 0.985)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_5_3 to FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y112.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_5_2
                                                       FindMaxAmp_i/Aver2_5_3
    SLICE_X22Y106.F1     net (fanout=7)        1.420   FindMaxAmp_i/Aver2_5_3
    SLICE_X22Y106.X      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C2
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001C21
    SLICE_X22Y111.F3     net (fanout=1)        0.396   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C2
    SLICE_X22Y111.YMUX   Topy                  0.781   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_xor<5>
    SLICE_X20Y111.G3     net (fanout=1)        0.641   FindMaxAmp_i/GroupSum_3_addsub0001<5>
    SLICE_X20Y111.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X20Y112.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X20Y112.XMUX   Tcinx                 0.435   FindMaxAmp_i/GroupSum<3><7>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_xor<6>
    SLICE_X20Y113.F4     net (fanout=1)        0.819   FindMaxAmp_i/GroupSum<3><6>
    SLICE_X20Y113.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[3].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.803ns (2.527ns logic, 3.276ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[0].Threshold/Trig (SLICE_X21Y113.F2), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_4_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.814ns (Levels of Logic = 6)
  Clock Path Skew:      -0.075ns (0.920 - 0.995)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_4_2 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y107.XQ     Tcko                  0.340   FindMaxAmp_i/Aver2_4_2
                                                       FindMaxAmp_i/Aver2_4_2
    SLICE_X18Y109.F2     net (fanout=4)        1.040   FindMaxAmp_i/Aver2_4_2
    SLICE_X18Y109.X      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C11
    SLICE_X21Y106.G2     net (fanout=1)        0.526   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X21Y106.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X21Y107.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X21Y107.YMUX   Tciny                 0.503   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<5>
    SLICE_X21Y111.G3     net (fanout=1)        0.648   FindMaxAmp_i/GroupSum_0_addsub0001<5>
    SLICE_X21Y111.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X21Y112.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X21Y112.XMUX   Tcinx                 0.438   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<6>
    SLICE_X21Y113.F2     net (fanout=1)        0.771   FindMaxAmp_i/GroupSum<0><6>
    SLICE_X21Y113.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.814ns (2.829ns logic, 2.985ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_4_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.722ns (Levels of Logic = 6)
  Clock Path Skew:      -0.075ns (0.920 - 0.995)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_4_2 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y107.XQ     Tcko                  0.340   FindMaxAmp_i/Aver2_4_2
                                                       FindMaxAmp_i/Aver2_4_2
    SLICE_X18Y109.F2     net (fanout=4)        1.040   FindMaxAmp_i/Aver2_4_2
    SLICE_X18Y109.X      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C11
    SLICE_X21Y106.G2     net (fanout=1)        0.526   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X21Y106.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X21Y107.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X21Y107.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<4>
    SLICE_X21Y111.F3     net (fanout=1)        0.607   FindMaxAmp_i/GroupSum_0_addsub0001<4>
    SLICE_X21Y111.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X21Y112.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X21Y112.XMUX   Tcinx                 0.438   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<6>
    SLICE_X21Y113.F2     net (fanout=1)        0.771   FindMaxAmp_i/GroupSum<0><6>
    SLICE_X21Y113.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (2.778ns logic, 2.944ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_4_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.717ns (Levels of Logic = 6)
  Clock Path Skew:      -0.075ns (0.920 - 0.995)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_4_2 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y107.XQ     Tcko                  0.340   FindMaxAmp_i/Aver2_4_2
                                                       FindMaxAmp_i/Aver2_4_2
    SLICE_X18Y109.F2     net (fanout=4)        1.040   FindMaxAmp_i/Aver2_4_2
    SLICE_X18Y109.X      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C11
    SLICE_X21Y106.G2     net (fanout=1)        0.526   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X21Y106.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X21Y107.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X21Y107.YMUX   Tciny                 0.503   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<5>
    SLICE_X21Y111.G3     net (fanout=1)        0.648   FindMaxAmp_i/GroupSum_0_addsub0001<5>
    SLICE_X21Y111.COUT   Topcyg                0.462   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X21Y112.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X21Y112.XMUX   Tcinx                 0.438   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<6>
    SLICE_X21Y113.F2     net (fanout=1)        0.771   FindMaxAmp_i/GroupSum<0><6>
    SLICE_X21Y113.CLK    Tfck                  0.235   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.717ns (2.732ns logic, 2.985ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Inhibit_srff/Trig (SLICE_X75Y139.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Inhibit_srff/Trig (FF)
  Destination:          FindMaxAmp_i/Inhibit_srff/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Inhibit_srff/Trig to FindMaxAmp_i/Inhibit_srff/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y139.YQ     Tcko                  0.313   FindMaxAmp_i/Inhibit_srff/Trig
                                                       FindMaxAmp_i/Inhibit_srff/Trig
    SLICE_X75Y139.G4     net (fanout=2)        0.325   FindMaxAmp_i/Inhibit_srff/Trig
    SLICE_X75Y139.CLK    Tckg        (-Th)     0.125   FindMaxAmp_i/Inhibit_srff/Trig
                                                       FindMaxAmp_i/Inhibit_srff/Trig_mux00001
                                                       FindMaxAmp_i/Inhibit_srff/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Amp_i[0].Amp/Trig (SLICE_X41Y107.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Amp_i[0].Amp/Trig (FF)
  Destination:          FindMaxAmp_i/Amp_i[0].Amp/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Amp_i[0].Amp/Trig to FindMaxAmp_i/Amp_i[0].Amp/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y107.YQ     Tcko                  0.313   FindMaxAmp_i/Amp_i[0].Amp/Trig
                                                       FindMaxAmp_i/Amp_i[0].Amp/Trig
    SLICE_X41Y107.G3     net (fanout=2)        0.392   FindMaxAmp_i/Amp_i[0].Amp/Trig
    SLICE_X41Y107.CLK    Tckg        (-Th)     0.125   FindMaxAmp_i/Amp_i[0].Amp/Trig
                                                       FindMaxAmp_i/Amp_i[0].Amp/Trig_mux00001
                                                       FindMaxAmp_i/Amp_i[0].Amp/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.188ns logic, 0.392ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/AllReset_SRFF/Trig (SLICE_X31Y99.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/AllReset_SRFF/Trig (FF)
  Destination:          FindMaxAmp_i/AllReset_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.734ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/AllReset_SRFF/Trig to FindMaxAmp_i/AllReset_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y99.YQ      Tcko                  0.313   FindMaxAmp_i/AllReset_SRFF/Trig
                                                       FindMaxAmp_i/AllReset_SRFF/Trig
    SLICE_X31Y99.G1      net (fanout=22)       0.546   FindMaxAmp_i/AllReset_SRFF/Trig
    SLICE_X31Y99.CLK     Tckg        (-Th)     0.125   FindMaxAmp_i/AllReset_SRFF/Trig
                                                       FindMaxAmp_i/AllReset_SRFF/Trig_mux00001
                                                       FindMaxAmp_i/AllReset_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.734ns (0.188ns logic, 0.546ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 4.850ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FindMaxAmp_i/DelayENDCycle<9>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayENDCycle_9/SRL16E/WS
  Location pin: SLICE_X74Y139.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 4.850ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FindMaxAmp_i/DelayReset<5>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayReset_5/SRL16E/WS
  Location pin: SLICE_X40Y113.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 4.878ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: FindMaxAmp_i/DelayENDCycle<9>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayENDCycle_9/SRL16E/WS
  Location pin: SLICE_X74Y139.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|     24.756ns|            0|            0|            0|        11000|
| TS_DLL_CLK0_BUF               |     25.000ns|      2.823ns|          N/A|            0|            0|            7|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      4.956ns|          N/A|            0|            0|            7|            0|
| TS_DLL_CLKDV_BUF              |     50.000ns|      8.150ns|          N/A|            0|            0|          126|            0|
| TS_DLL_CLKFX_BUF              |      6.250ns|      6.189ns|          N/A|            0|            0|        10860|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    6.189|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    3.095|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11519 paths, 0 nets, and 1743 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 28 19:16:56 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



