
---------- Begin Simulation Statistics ----------
simSeconds                                   0.057146                       # Number of seconds simulated (Second)
simTicks                                  57146347167                       # Number of ticks simulated (Tick)
finalTick                                6987365534058                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   8254.03                       # Real time elapsed on the host (Second)
hostTickRate                                  6923449                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   71690244                       # Number of bytes of host memory used (Byte)
simInsts                                    405592941                       # Number of instructions simulated (Count)
simOps                                      423434696                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    49139                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      51300                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                              36                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.dcache.demandHits::cpu0.data           13                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data     56748038                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         56748051                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data           13                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data     56748092                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        56748105                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data           13                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data      9260972                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        9260985                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data           13                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data      9260987                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       9261000                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data  68071576147                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  68071576147                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data  68071576147                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  68071576147                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data           26                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::switch_cpus0.data     66009010                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     66009036                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data           26                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data     66009079                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     66009105                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.140299                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.140299                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.140299                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.140299                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data  7350.370582                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total  7350.360264                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data  7350.358676                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total  7350.348358                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      3547634                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs      1325191                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs      2.677074                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.unusedPrefetches          16962668                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu0.dcache.writebacks::writebacks       969986                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           969986                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data      1990184                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      1990184                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data      1990184                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      1990184                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data      7270788                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      7270788                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0          139                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers1     17418507                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data      7270803                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total     24689449                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data           46                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total           46                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data  56701822375                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  56701822375                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      3924159                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 113372867453                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data  56702158438                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 170078950050                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::switch_cpus0.data      1343979                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::total      1343979                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.110148                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.110148                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.110149                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.374031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data  7798.580068                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total  7798.580068                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 28231.359712                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1  6508.759187                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data  7798.610200                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total  6888.730083                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::switch_cpus0.data 29216.934783                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::total 29216.934783                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.dcache.replacements              24688302                       # number of replacements (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0          139                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers1     17418507                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::total     17418646                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      3924159                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 113372867453                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissLatency::total 113376791612                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 28231.359712                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1  6508.759187                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::total  6508.932532                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.hits::switch_cpus0.data           54                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total           54                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::switch_cpus0.data           15                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total           15                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::switch_cpus0.data       336063                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total       336063                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::switch_cpus0.data           69                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total           69                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::switch_cpus0.data     0.217391                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.217391                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::switch_cpus0.data 22404.200000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 22404.200000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::switch_cpus0.data           15                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total           15                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data            4                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data     40297995                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       40297999                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data           13                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data      7868946                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      7868959                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data  57230922294                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  57230922294                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data           17                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data     48166941                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     48166958                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.764706                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.163368                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.163368                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data  7273.009917                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total  7272.997902                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::switch_cpus0.data      1357337                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      1357337                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data      6511609                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      6511609                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::switch_cpus0.data           31                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::total           31                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data  49270937352                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  49270937352                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::switch_cpus0.data      1343979                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::total      1343979                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.135188                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.135188                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data  7566.630206                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total  7566.630206                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 43354.161290                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::total 43354.161290                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.hits::switch_cpus0.data           54                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.hits::total           54                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.misses::switch_cpus0.data           15                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.misses::total           15                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.accesses::switch_cpus0.data           69                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.accesses::total           69                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.missRate::switch_cpus0.data     0.217391                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.missRate::total     0.217391                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.mshrMisses::switch_cpus0.data           15                       # number of SoftPFExReq MSHR misses (Count)
system.cpu0.dcache.SoftPFExReq.mshrMisses::total           15                       # number of SoftPFExReq MSHR misses (Count)
system.cpu0.dcache.SoftPFExReq.mshrMissLatency::switch_cpus0.data       336063                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFExReq.mshrMissLatency::total       336063                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFExReq.mshrMissRate::switch_cpus0.data     0.217391                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.mshrMissRate::total     0.217391                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus0.data 22404.200000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.avgMshrMissLatency::total 22404.200000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::switch_cpus0.data           67                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total           67                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.accesses::switch_cpus0.data           67                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total           67                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.hits::cpu0.data            9                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data     16450043                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      16450052                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data      1392026                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total      1392026                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data  10840653853                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  10840653853                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data            9                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data     17842069                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     17842078                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.078019                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.078019                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data  7787.680584                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total  7787.680584                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::switch_cpus0.data       632847                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total       632847                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data       759179                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       759179                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data   7430885023                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   7430885023                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.042550                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.042550                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data  9788.053968                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total  9788.053968                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.prefetchers0.pfIssued          242                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfIdentified         1106                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfBufferHit          692                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfSpanPage           94                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.prefetchers1.pfIssued     22576029                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfIdentified     40210294                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfBufferHit      9680869                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfRemovedFull      3652815                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfSpanPage     12442272                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.178743                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            81437727                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs          24689407                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              3.298489                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick       6930219187164                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data     0.047083                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0     0.044228                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers1   521.452429                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::switch_cpus0.data   501.635003                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.000046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.000043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers1     0.509231                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.489878                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999198                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          272                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          599                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          145                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         288726371                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        288726371                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numInsts           36                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps           36                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses           27                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses           30                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts           27                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts           30                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads          107                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites           15                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads           29                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites           21                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs           26                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts           17                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            9                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles           36                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            1      2.78%      2.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%      2.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%      2.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            5     13.89%     16.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     16.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     16.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            2      5.56%     22.22% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            2      5.56%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     27.78% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead           17     47.22%     75.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            9     25.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total           36                       # Class of executed instruction. (Count)
system.cpu0.icache.demandHits::cpu0.inst           33                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::switch_cpus0.inst      6609411                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          6609444                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst           33                       # number of overall hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst      6609411                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         6609444                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst            3                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst       772492                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total         772495                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst            3                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst       772492                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total        772495                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst   4346725929                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total   4346725929                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst   4346725929                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total   4346725929                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst           36                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::switch_cpus0.inst      7381903                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      7381939                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst           36                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst      7381903                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      7381939                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.083333                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.104647                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.104647                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.083333                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.104647                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.104647                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst  5626.887954                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total  5626.866101                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst  5626.887954                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total  5626.866101                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks       771709                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total           771709                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::switch_cpus0.inst          289                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          289                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::switch_cpus0.inst          289                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          289                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst       772203                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total       772203                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst       772203                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total       772203                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst   4335897384                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total   4335897384                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst   4335897384                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total   4335897384                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.104608                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.104607                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.104608                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.104607                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst  5614.970913                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total  5614.970913                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst  5614.970913                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total  5614.970913                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                771709                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst           33                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst      6609411                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        6609444                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst            3                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst       772492                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total       772495                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst   4346725929                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total   4346725929                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst           36                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst      7381903                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      7381939                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.083333                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.104647                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.104647                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst  5626.887954                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total  5626.866101                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::switch_cpus0.inst          289                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          289                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst       772203                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total       772203                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst   4335897384                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total   4335897384                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.104608                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.104607                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst  5614.970913                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total  5614.970913                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          495.161542                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             7381650                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs            772206                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs              9.559172                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick       6930219187164                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst     2.036935                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.occupancies::switch_cpus0.inst   493.124607                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.003978                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.963134                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.967112                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          497                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          294                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          162                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.970703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          30299962                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         30299962                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.dcache.prefetcher.prefetchers0          110                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.dcache.prefetcher.prefetchers1     17296217                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.mmu.dtb.walker           16                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.inst       771081                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.data      7215793                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.dtb.walker      9180705                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.itb.walker          279                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total        34464204                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.dcache.prefetcher.prefetchers0          110                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.dcache.prefetcher.prefetchers1     17296217                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.mmu.dtb.walker           16                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.mmu.itb.walker            3                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.inst       771081                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.data      7215793                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.dtb.walker      9180705                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.itb.walker          279                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total       34464204                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst            3                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data           13                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.dcache.prefetcher.prefetchers0           29                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.dcache.prefetcher.prefetchers1       122290                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.mmu.dtb.walker            8                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.inst         1122                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.data        54948                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.dtb.walker          758                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.itb.walker           58                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total        179232                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst            3                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data           13                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.dcache.prefetcher.prefetchers0           29                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.dcache.prefetcher.prefetchers1       122290                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.mmu.dtb.walker            8                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.inst         1122                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.data        54948                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.dtb.walker          758                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.itb.walker           58                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total       179232                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.dcache.prefetcher.prefetchers0      3319128                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.dcache.prefetcher.prefetchers1  13843432252                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.inst     96724719                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.data   7126944262                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.dtb.walker    106193450                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.itb.walker      5535894                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total  21182149705                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.dcache.prefetcher.prefetchers0      3319128                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.dcache.prefetcher.prefetchers1  13843432252                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.inst     96724719                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.data   7126944262                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.dtb.walker    106193450                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.itb.walker      5535894                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total  21182149705                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst            3                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data           13                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.dcache.prefetcher.prefetchers0          139                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.dcache.prefetcher.prefetchers1     17418507                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.mmu.dtb.walker           24                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.inst       772203                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.data      7270741                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.dtb.walker      9181463                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.itb.walker          337                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total     34643436                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst            3                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data           13                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.dcache.prefetcher.prefetchers0          139                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.dcache.prefetcher.prefetchers1     17418507                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.mmu.dtb.walker           24                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.inst       772203                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.data      7270741                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.dtb.walker      9181463                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.itb.walker          337                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total     34643436                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data            1                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.dcache.prefetcher.prefetchers0     0.208633                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.dcache.prefetcher.prefetchers1     0.007021                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.mmu.dtb.walker     0.333333                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.mmu.itb.walker     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.inst     0.001453                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.data     0.007557                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.dtb.walker     0.000083                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.itb.walker     0.172107                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.005174                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data            1                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.dcache.prefetcher.prefetchers0     0.208633                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.dcache.prefetcher.prefetchers1     0.007021                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.mmu.dtb.walker     0.333333                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.mmu.itb.walker     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.inst     0.001453                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.data     0.007557                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.dtb.walker     0.000083                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.itb.walker     0.172107                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.005174                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 114452.689655                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 113201.670227                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.inst 86207.414439                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.data 129703.433464                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 140096.899736                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.itb.walker 95446.448276                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 118182.856326                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 114452.689655                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 113201.670227                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.inst 86207.414439                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.data 129703.433464                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 140096.899736                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.itb.walker 95446.448276                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 118182.856326                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs        17152                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs          323                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs    53.102167                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.unusedPrefetches             1153                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu0.l2cache.writebacks::writebacks        54398                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total           54398                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrHits::cpu0.dcache.prefetcher.prefetchers1         1951                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::switch_cpus0.data            5                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::total         1956                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::cpu0.dcache.prefetcher.prefetchers1         1951                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::switch_cpus0.data            5                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::total         1956                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers0           29                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers1       120339                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.inst         1122                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.data        54943                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.dtb.walker          758                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.itb.walker           58                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total       177249                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0           29                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers1       120339                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers0       109936                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers1           12                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.inst         1122                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.data        54943                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.dtb.walker          758                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.itb.walker           58                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total       287197                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::switch_cpus0.data           46                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::total           46                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      3319128                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1  13628587306                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.inst     96724719                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.data   7126746883                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker    106193450                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.itb.walker      5535894                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total  20967107380                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      3319128                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1  13628587306                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0  13691329125                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1       192724                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.inst     96724719                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.data   7126746883                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker    106193450                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.itb.walker      5535894                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total  34658629229                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::switch_cpus0.data      1293201                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::total      1293201                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.208633                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.006909                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.inst     0.001453                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.data     0.007557                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.000083                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.172107                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.005116                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.208633                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.006909                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.inst     0.001453                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.data     0.007557                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.000083                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.172107                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.008290                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 114452.689655                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 113251.625043                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.inst 86207.414439                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.data 129711.644486                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 140096.899736                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 95446.448276                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 118291.823254                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 114452.689655                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 113251.625043                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 124539.087515                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1 16060.333333                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.inst 86207.414439                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.data 129711.644486                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 140096.899736                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 95446.448276                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 120678.938948                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::switch_cpus0.data 28113.065217                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::total 28113.065217                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.replacements               254752                       # number of replacements (Count)
system.cpu0.l2cache.HardPFReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers0       109936                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers1           12                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMisses::total       109948                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0  13691329125                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1       192724                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::total  13691521849                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 124539.087515                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1 16060.333333                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::total 124527.247872                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.hits::switch_cpus0.data            6                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total            6                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::switch_cpus0.data            1                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total            1                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.accesses::switch_cpus0.data            7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total            7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::switch_cpus0.data     0.142857                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.142857                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMisses::switch_cpus0.data            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::switch_cpus0.data        23205                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total        23205                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::switch_cpus0.data     0.142857                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.142857                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus0.data        23205                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total        23205                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::switch_cpus0.inst       771081                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total       771081                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst            3                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::switch_cpus0.inst         1122                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total         1125                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::switch_cpus0.inst     96724719                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total     96724719                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst            3                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::switch_cpus0.inst       772203                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total       772206                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::switch_cpus0.inst     0.001453                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.001457                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::switch_cpus0.inst 86207.414439                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 85977.528000                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::switch_cpus0.inst         1122                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total         1122                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus0.inst     96724719                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total     96724719                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::switch_cpus0.inst     0.001453                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.001453                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus0.inst 86207.414439                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 86207.414439                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::switch_cpus0.data       744609                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total       744610                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::switch_cpus0.data        15761                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total        15761                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::switch_cpus0.data   2189262069                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total   2189262069                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::switch_cpus0.data       760370                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total       760371                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::switch_cpus0.data     0.020728                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.020728                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::switch_cpus0.data 138903.754140                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 138903.754140                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::switch_cpus0.data        15761                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total        15761                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::switch_cpus0.data   2189262069                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total   2189262069                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::switch_cpus0.data     0.020728                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.020728                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus0.data 138903.754140                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 138903.754140                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.hits::cpu0.mmu.dtb.walker           16                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::cpu0.mmu.itb.walker            3                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.dtb.walker      9180705                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.itb.walker          279                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::total       9181003                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.misses::cpu0.mmu.dtb.walker            8                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::cpu0.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.dtb.walker          758                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.itb.walker           58                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::total          827                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.dtb.walker    106193450                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.itb.walker      5535894                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::total    111729344                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.accesses::cpu0.mmu.dtb.walker           24                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::cpu0.mmu.itb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.dtb.walker      9181463                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.itb.walker          337                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::total      9181830                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.missRate::cpu0.mmu.dtb.walker     0.333333                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::cpu0.mmu.itb.walker     0.500000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.dtb.walker     0.000083                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.itb.walker     0.172107                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::total     0.000090                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 140096.899736                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb.walker 95446.448276                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::total 135101.987908                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb.walker          758                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb.walker           58                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::total          816                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::switch_cpus0.data           31                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::total           31                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker    106193450                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb.walker      5535894                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::total    111729344                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus0.data      1293201                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::total      1293201                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.000083                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.172107                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::total     0.000089                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 140096.899736                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker 95446.448276                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::total 136923.215686                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 41716.161290                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::total 41716.161290                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers0          110                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers1     17296216                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::switch_cpus0.data      6471184                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total     23767510                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data           13                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers0           29                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers1       122290                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::switch_cpus0.data        39187                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total       161519                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers0      3319128                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers1  13843432252                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::switch_cpus0.data   4937682193                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total  18784433573                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data           13                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers0          139                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers1     17418506                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::switch_cpus0.data      6510371                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total     23929029                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers0     0.208633                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers1     0.007021                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::switch_cpus0.data     0.006019                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.006750                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers0 114452.689655                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers1 113201.670227                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::switch_cpus0.data 126003.067165                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 116298.599998                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrHits::cpu0.dcache.prefetcher.prefetchers1         1951                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::switch_cpus0.data            5                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::total         1956                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0           29                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers1       120339                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::switch_cpus0.data        39182                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total       159550                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      3319128                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers1  13628587306                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus0.data   4937484814                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total  18569391248                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.208633                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.006909                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.006018                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.006668                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 114452.689655                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 113251.625043                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 126014.108877                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 116386.031012                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::switch_cpus0.data           15                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total           15                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::switch_cpus0.data           46                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total           46                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::switch_cpus0.data      1202837                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total      1202837                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::switch_cpus0.data           61                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total           61                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::switch_cpus0.data     0.754098                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.754098                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::switch_cpus0.data 26148.630435                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 26148.630435                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::switch_cpus0.data           46                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total           46                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::switch_cpus0.data      1202837                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total      1202837                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::switch_cpus0.data     0.754098                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.754098                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 26148.630435                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 26148.630435                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WriteReq.mshrUncacheable::switch_cpus0.data           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WriteReq.mshrUncacheable::total           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WritebackClean.hits::writebacks       771706                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total       771706                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks       771706                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total       771706                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks       969986                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total       969986                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks       969986                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total       969986                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.prefetchers0.pfIssued       116482                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfIdentified       261054                       # number of prefetch candidates identified (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfBufferHit       124667                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfRemovedFull          109                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfSpanPage        60738                       # number of prefetches that crossed the page (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.prefetchers1.pfIssued           27                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfIdentified           87                       # number of prefetch candidates identified (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfBufferHit           42                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfSpanPage           19                       # number of prefetches that crossed the page (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       31243.940525                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs           60211497                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs           287665                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs           209.311168                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick      6930219187164                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks   120.322734                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst     1.016379                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data     5.011505                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0    11.023741                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers1 13606.120722                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers0 12216.589415                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers1     0.707621                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.mmu.dtb.walker     5.630200                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.mmu.itb.walker     2.135274                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.inst   414.486334                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.data  4632.177121                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.dtb.walker   218.599369                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.itb.walker    10.120110                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.003672                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.000153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.000336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers1     0.415226                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers0     0.372821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers1     0.000022                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.000172                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.mmu.itb.walker     0.000065                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.inst     0.012649                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.data     0.141363                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.006671                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.000309                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.953489                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1022         7700                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.occupanciesTaskId::1023          233                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.occupanciesTaskId::1024        24835                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::3         7514                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::4          186                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::3           83                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::4          148                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0           25                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1          519                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2         4118                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3        19560                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4          613                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1022     0.234985                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.ratioOccsTaskId::1023     0.007111                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.757904                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses        481115713                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses       481115713                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu0.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu0.mmu.dtb.readHits                        9                       # DTB read hits (Count)
system.cpu0.mmu.dtb.readMisses                      8                       # DTB read misses (Count)
system.cpu0.mmu.dtb.writeHits                       9                       # DTB write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu0.mmu.dtb.inserts                         8                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readAccesses                   17                       # DTB read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses                   9                       # DTB write accesses (Count)
system.cpu0.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu0.mmu.dtb.hits                           18                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                          8                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                       26                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.walker.walks                    8                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb.walker.walksLongDescriptor            8                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.dtb.walker.walkWaitTime::samples            8                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb.walker.walkWaitTime::0            8    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb.walker.walkWaitTime::total            8                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb.walker.pendingWalks::samples  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb.walker.pendingWalks::mean    -0.000005                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb.walker.pendingWalks::0  -1858028580    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb.walker.pendingWalks::1         9727     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb.walker.pendingWalks::total  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb.walker.pageSizes::4KiB            8    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb.walker.pageSizes::total            8                       # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::Data            8                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::total            8                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::Data            8                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::total            8                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin::total           16                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                       34                       # ITB inst hits (Count)
system.cpu0.mmu.itb.instMisses                      2                       # ITB inst misses (Count)
system.cpu0.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu0.mmu.itb.inserts                         2                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu0.mmu.itb.instAccesses                   36                       # ITB inst accesses (Count)
system.cpu0.mmu.itb.hits                           34                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                          2                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                       36                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.walker.walks                    2                       # Table walker walks requested (Count)
system.cpu0.mmu.itb.walker.walksLongDescriptor            2                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.itb.walker.walkWaitTime::samples            2                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb.walker.walkWaitTime::0            2    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb.walker.walkWaitTime::total            2                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb.walker.pendingWalks::samples  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb.walker.pendingWalks::mean    -0.000005                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb.walker.pendingWalks::0  -1858028580    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb.walker.pendingWalks::1         9727     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb.walker.pendingWalks::total  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb.walker.pageSizes::4KiB            2    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb.walker.pageSizes::total            2                       # Table walker page sizes translated (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::Inst            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::Inst            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin::total            4                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON 2904468098575                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF  57146337167                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadReq        9181861                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadResp      33883153                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteReq            15                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteResp           15                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty      1024389                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean       771709                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict     24205589                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::HardPFReq       238945                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq          216                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeReq           13                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp           61                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq       760372                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp       760371                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq       772206                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq     23942781                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq           15                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp            7                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2316121                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     74067387                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.itb.walker.dma::system.cpu0.l2cache.cpu_side_port          686                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.dtb.walker.dma::system.cpu0.l2cache.cpu_side_port     18362974                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total          94747168                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     98810560                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1642204536                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.itb.walker.dma::system.cpu0.l2cache.cpu_side_port         2744                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.dtb.walker.dma::system.cpu0.l2cache.cpu_side_port     73451896                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total         1814469736                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                     794607                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic              3485440                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples     35438227                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.000807                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.028388                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0           35409645     99.92%     99.92% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1              28582      0.08%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total       35438227                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy   19360870113                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.3                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy    672396442                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy  20252346962                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.4                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer2.occupancy       201954                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer3.occupancy   5679313988                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer3.utilization          0.1                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy        46685                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests     50921907                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests     25460227                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops        28573                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops        28573                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.numCycles                              36                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.dcache.demandHits::cpu1.data            7                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data      8382743                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          8382750                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data            7                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data      8385194                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         8385201                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data            9                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data      2340426                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2340435                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data            9                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data      2340504                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2340513                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data 257397971622                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 257397971622                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data 257397971622                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 257397971622                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data           16                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::switch_cpus1.data     10723169                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     10723185                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data           16                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data     10725698                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     10725714                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.562500                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.218259                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.218259                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.562500                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.218215                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.218215                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data 109979.111334                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 109978.688416                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data 109975.446153                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 109975.023263                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs      3525425                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets        35074                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        40381                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets          317                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     87.304054                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets   110.643533                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.unusedPrefetches           1583903                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu1.dcache.writebacks::writebacks        49399                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            49399                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::switch_cpus1.data      1609702                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      1609702                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::switch_cpus1.data      1609702                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      1609702                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data       730724                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       730724                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers0       262664                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers1      1534033                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data       730767                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      2527464                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data           47                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total           47                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data  86112247301                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  86112247301                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0  26959402963                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 177294307208                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data  86116267772                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 290369977943                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::switch_cpus1.data      1205568                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total      1205568                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.068144                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.068144                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.068132                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.235645                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data 117845.106088                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 117845.106088                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 102638.362939                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 115573.985180                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data 117843.673527                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 114885.900627                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::switch_cpus1.data 25650.382979                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total 25650.382979                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.dcache.replacements               2526292                       # number of replacements (Count)
system.cpu1.dcache.HardPFReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers0       262664                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1      1534033                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMisses::total      1796697                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers0  26959402963                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 177294307208                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissLatency::total 204253710171                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 102638.362939                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 115573.985180                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::total 113682.891534                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.hits::switch_cpus1.data          399                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total          399                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::switch_cpus1.data          128                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total          128                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::switch_cpus1.data      6951672                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total      6951672                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::switch_cpus1.data          527                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total          527                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::switch_cpus1.data     0.242884                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.242884                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::switch_cpus1.data 54309.937500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total 54309.937500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::switch_cpus1.data           67                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total           67                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::switch_cpus1.data           61                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total           61                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::switch_cpus1.data      2746653                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total      2746653                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::switch_cpus1.data     0.115750                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.115750                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus1.data 45027.098361                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total 45027.098361                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::cpu1.data            7                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data      7515646                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        7515653                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data            9                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data      2293326                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2293335                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data 256067279832                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 256067279832                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data           16                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data      9808972                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      9808988                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.562500                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.233799                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.233799                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data 111657.601157                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 111657.162967                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::switch_cpus1.data      1573299                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      1573299                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data       720027                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       720027                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::switch_cpus1.data           32                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data  85861037535                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  85861037535                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::switch_cpus1.data      1205568                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total      1205568                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.073405                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.073405                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data 119246.969259                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 119246.969259                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data        37674                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total        37674                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.hits::switch_cpus1.data          377                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.hits::total          377                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.misses::switch_cpus1.data           67                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.misses::total           67                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.accesses::switch_cpus1.data          444                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.accesses::total          444                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.missRate::switch_cpus1.data     0.150901                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.missRate::total     0.150901                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.mshrMisses::switch_cpus1.data           42                       # number of SoftPFExReq MSHR misses (Count)
system.cpu1.dcache.SoftPFExReq.mshrMisses::total           42                       # number of SoftPFExReq MSHR misses (Count)
system.cpu1.dcache.SoftPFExReq.mshrMissLatency::switch_cpus1.data      3882060                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFExReq.mshrMissLatency::total      3882060                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFExReq.mshrMissRate::switch_cpus1.data     0.094595                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.mshrMissRate::total     0.094595                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus1.data        92430                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.avgMshrMissLatency::total        92430                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::switch_cpus1.data         2074                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total         2074                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::switch_cpus1.data           11                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total           11                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::switch_cpus1.data         2085                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total         2085                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::switch_cpus1.data     0.005276                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.005276                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::switch_cpus1.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::switch_cpus1.data       138411                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total       138411                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::switch_cpus1.data     0.000480                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.000480                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus1.data       138411                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total       138411                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::switch_cpus1.data          497                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total          497                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::switch_cpus1.data            2                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total            2                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.missLatency::switch_cpus1.data         9828                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.missLatency::total         9828                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.accesses::switch_cpus1.data          499                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total          499                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::switch_cpus1.data     0.004008                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.004008                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMissLatency::switch_cpus1.data         4914                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMissLatency::total         4914                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.mshrMisses::switch_cpus1.data            2                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::total            2                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::switch_cpus1.data         9828                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::total         9828                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissRate::switch_cpus1.data     0.004008                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.mshrMissRate::total     0.004008                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus1.data         4914                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::total         4914                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.hits::switch_cpus1.data            5                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.hits::total            5                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.misses::switch_cpus1.data         2427                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.misses::total         2427                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.missLatency::switch_cpus1.data    122919695                       # number of WriteLineReq miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.missLatency::total    122919695                       # number of WriteLineReq miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.accesses::switch_cpus1.data         2432                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.accesses::total         2432                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.missRate::switch_cpus1.data     0.997944                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.missRate::total     0.997944                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.avgMissLatency::switch_cpus1.data 50646.763494                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.avgMissLatency::total 50646.763494                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.mshrHits::switch_cpus1.data          239                       # number of WriteLineReq MSHR hits (Count)
system.cpu1.dcache.WriteLineReq.mshrHits::total          239                       # number of WriteLineReq MSHR hits (Count)
system.cpu1.dcache.WriteLineReq.mshrMisses::switch_cpus1.data         2188                       # number of WriteLineReq MSHR misses (Count)
system.cpu1.dcache.WriteLineReq.mshrMisses::total         2188                       # number of WriteLineReq MSHR misses (Count)
system.cpu1.dcache.WriteLineReq.mshrMissLatency::switch_cpus1.data     85054322                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.mshrMissLatency::total     85054322                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.mshrMissRate::switch_cpus1.data     0.899671                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.mshrMissRate::total     0.899671                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus1.data 38873.090494                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.avgMshrMissLatency::total 38873.090494                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data       867092                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        867092                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data        44673                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        44673                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data   1207772095                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   1207772095                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data       911765                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total       911765                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.048996                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.048996                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data 27035.840329                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 27035.840329                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::switch_cpus1.data        36164                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total        36164                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data         8509                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total         8509                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data    166155444                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    166155444                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.009332                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.009332                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data 19527.023622                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 19527.023622                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.prefetchers0.pfIssued       907213                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfIdentified     34994756                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfBufferHit     23575863                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfRemovedFull        22879                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfSpanPage      2010089                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.prefetchers1.pfIssued      2902000                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfIdentified     10212067                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfBufferHit      4971927                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfRemovedFull         1633                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfSpanPage      3941661                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1023.560812                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            10913814                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           2527323                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              4.318330                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick       6930219187164                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data     0.211356                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers0   120.097936                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers1   550.402666                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::switch_cpus1.data   352.848854                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.000206                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers0     0.117283                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers1     0.537503                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.344579                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.999571                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1022          732                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.occupanciesTaskId::1024          292                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1022::0          293                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1022::1          434                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1022::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0          118                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          168                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1022     0.714844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.285156                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          45434283                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         45434283                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numInsts           33                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps           36                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses           32                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts           11                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts           32                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads           39                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites           24                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numCCRegReads           15                       # Number of times the CC registers were read (Count)
system.cpu1.exec_context.thread_0.numCCRegWrites           15                       # Number of times the CC registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs           16                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts           16                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles           36                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.numBranches           11                       # Number of branches fetched (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu           20     55.56%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     55.56% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead           16     44.44%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total           36                       # Class of executed instruction. (Count)
system.cpu1.icache.demandHits::cpu1.inst           31                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::switch_cpus1.inst      3726318                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          3726349                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst           31                       # number of overall hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst      3726318                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         3726349                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst            2                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst       136712                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total         136714                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst            2                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst       136712                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total        136714                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst   2327234364                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total   2327234364                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst   2327234364                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total   2327234364                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst           33                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::switch_cpus1.inst      3863030                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      3863063                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst           33                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst      3863030                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      3863063                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.060606                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.035390                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.035390                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.060606                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.035390                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.035390                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst 17022.897507                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total 17022.648478                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst 17022.897507                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total 17022.648478                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks       130941                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total           130941                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::switch_cpus1.inst         5261                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total         5261                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::switch_cpus1.inst         5261                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total         5261                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst       131451                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total       131451                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst       131451                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total       131451                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst   2158665873                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total   2158665873                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst   2158665873                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total   2158665873                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.034028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.034028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.034028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.034028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst 16421.829222                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 16421.829222                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst 16421.829222                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 16421.829222                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements                130941                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst           31                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst      3726318                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        3726349                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst            2                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst       136712                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total       136714                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst   2327234364                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total   2327234364                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst           33                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst      3863030                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      3863063                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.060606                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.035390                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.035390                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst 17022.897507                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 17022.648478                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::switch_cpus1.inst         5261                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total         5261                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst       131451                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total       131451                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst   2158665873                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total   2158665873                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.034028                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.034028                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst 16421.829222                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 16421.829222                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          497.089270                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             3857802                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs            131453                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs             29.347387                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick       6930219187164                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst     0.082957                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.occupancies::switch_cpus1.inst   497.006314                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.000162                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst     0.970715                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.970877                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          504                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          15583705                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         15583705                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.dcache.prefetcher.prefetchers0        48099                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::cpu1.dcache.prefetcher.prefetchers1       192919                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::cpu1.mmu.dtb.walker           10                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.inst       113749                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.data        83437                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.dtb.walker       722575                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.itb.walker        83878                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total         1244667                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.dcache.prefetcher.prefetchers0        48099                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::cpu1.dcache.prefetcher.prefetchers1       192919                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::cpu1.mmu.dtb.walker           10                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.inst       113749                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.data        83437                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.dtb.walker       722575                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.itb.walker        83878                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total        1244667                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst            2                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data            9                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.dcache.prefetcher.prefetchers0       214562                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.dcache.prefetcher.prefetchers1      1341112                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.mmu.dtb.walker            5                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.inst        17702                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.data       644610                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.dtb.walker        49658                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.itb.walker         1222                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total       2268885                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst            2                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data            9                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.dcache.prefetcher.prefetchers0       214562                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.dcache.prefetcher.prefetchers1      1341112                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.mmu.dtb.walker            5                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.inst        17702                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.data       644610                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.dtb.walker        49658                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.itb.walker         1222                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total      2268885                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.dcache.prefetcher.prefetchers0  26563113090                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.dcache.prefetcher.prefetchers1 175385952020                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.inst   1541384752                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.data  84383950527                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.dtb.walker   3877690335                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.itb.walker    113205729                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total 291865296453                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.dcache.prefetcher.prefetchers0  26563113090                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.dcache.prefetcher.prefetchers1 175385952020                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.inst   1541384752                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.data  84383950527                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.dtb.walker   3877690335                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.itb.walker    113205729                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total 291865296453                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst            2                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data            9                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.dcache.prefetcher.prefetchers0       262661                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.dcache.prefetcher.prefetchers1      1534031                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.mmu.dtb.walker           15                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.inst       131451                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.data       728047                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.dtb.walker       772233                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.itb.walker        85100                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total      3513552                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst            2                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data            9                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.dcache.prefetcher.prefetchers0       262661                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.dcache.prefetcher.prefetchers1      1534031                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.mmu.dtb.walker           15                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.inst       131451                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.data       728047                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.dtb.walker       772233                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.itb.walker        85100                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total      3513552                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.dcache.prefetcher.prefetchers0     0.816878                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.dcache.prefetcher.prefetchers1     0.874240                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.mmu.dtb.walker     0.333333                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.inst     0.134666                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.data     0.885396                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.dtb.walker     0.064304                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.itb.walker     0.014360                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.645753                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.dcache.prefetcher.prefetchers0     0.816878                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.dcache.prefetcher.prefetchers1     0.874240                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.mmu.dtb.walker     0.333333                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.inst     0.134666                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.data     0.885396                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.dtb.walker     0.064304                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.itb.walker     0.014360                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.645753                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 123801.572925                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 130776.513833                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.inst 87074.045419                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.data 130906.983334                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker 78087.928128                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.itb.walker 92639.712766                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 128638.206191                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 123801.572925                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 130776.513833                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.inst 87074.045419                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.data 130906.983334                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker 78087.928128                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.itb.walker 92639.712766                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 128638.206191                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs       309177                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs         8695                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs    35.558022                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.unusedPrefetches           200915                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu1.l2cache.writebacks::writebacks        11885                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total           11885                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrHits::cpu1.dcache.prefetcher.prefetchers0         6185                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.demandMshrHits::cpu1.dcache.prefetcher.prefetchers1        40345                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.demandMshrHits::switch_cpus1.data          390                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.demandMshrHits::switch_cpus1.mmu.dtb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.demandMshrHits::total        46922                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::cpu1.dcache.prefetcher.prefetchers0         6185                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::cpu1.dcache.prefetcher.prefetchers1        40345                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::switch_cpus1.data          390                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::switch_cpus1.mmu.dtb.walker            2                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::total        46922                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers0       208377                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers1      1300767                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.inst        17702                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.data       644220                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.dtb.walker        49656                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.itb.walker         1222                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total      2221944                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers0       208377                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers1      1300767                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers0       260796                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers1         1127                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.inst        17702                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.data       644220                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.dtb.walker        49656                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.itb.walker         1222                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total      2483867                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::switch_cpus1.data           47                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::total           47                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0  25957734975                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 171696800127                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.inst   1541384752                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.data  84354312283                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker   3877611438                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.itb.walker    113205729                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total 287541049304                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0  25957734975                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 171696800127                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0  36560504177                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1    107811854                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.inst   1541384752                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.data  84354312283                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker   3877611438                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.itb.walker    113205729                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total 324209365335                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::switch_cpus1.data      1153152                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::total      1153152                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.793331                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.847940                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.inst     0.134666                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.data     0.884860                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.064302                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.014360                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.632393                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.793331                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.847940                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.inst     0.134666                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.data     0.884860                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.064302                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.014360                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.706939                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 124571.017795                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 131996.583652                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.inst 87074.045419                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.data 130940.225828                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 78089.484413                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 92639.712766                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 129409.674278                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 124571.017795                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 131996.583652                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 140188.132399                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 95662.692103                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.inst 87074.045419                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.data 130940.225828                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 78089.484413                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 92639.712766                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 130526.056884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::switch_cpus1.data 24535.148936                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::total 24535.148936                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.l2cache.replacements              2461111                       # number of replacements (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::writebacks           71                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::total           71                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.HardPFReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers0       260796                       # number of HardPFReq MSHR misses (Count)
system.cpu1.l2cache.HardPFReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers1         1127                       # number of HardPFReq MSHR misses (Count)
system.cpu1.l2cache.HardPFReq.mshrMisses::total       261923                       # number of HardPFReq MSHR misses (Count)
system.cpu1.l2cache.HardPFReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0  36560504177                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.l2cache.HardPFReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1    107811854                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.l2cache.HardPFReq.mshrMissLatency::total  36668316031                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.l2cache.HardPFReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.l2cache.HardPFReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.l2cache.HardPFReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 140188.132399                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.HardPFReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 95662.692103                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.HardPFReq.avgMshrMissLatency::total 139996.548722                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.hits::cpu1.dcache.prefetcher.prefetchers1            2                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.hits::switch_cpus1.data          351                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.hits::total          353                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.misses::cpu1.dcache.prefetcher.prefetchers0            3                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.misses::switch_cpus1.data         2250                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.misses::total         2253                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.missLatency::switch_cpus1.data     22207185                       # number of InvalidateReq miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.missLatency::total     22207185                       # number of InvalidateReq miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.accesses::cpu1.dcache.prefetcher.prefetchers0            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::cpu1.dcache.prefetcher.prefetchers1            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::switch_cpus1.data         2601                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total         2606                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.missRate::cpu1.dcache.prefetcher.prefetchers0            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.missRate::switch_cpus1.data     0.865052                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.missRate::total     0.864543                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMissLatency::switch_cpus1.data  9869.860000                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMissLatency::total  9856.717710                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.mshrHits::switch_cpus1.data          232                       # number of InvalidateReq MSHR hits (Count)
system.cpu1.l2cache.InvalidateReq.mshrHits::total          232                       # number of InvalidateReq MSHR hits (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers0            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::switch_cpus1.data         2018                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::total         2021                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers0        66339                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::switch_cpus1.data     60398793                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::total     60465132                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers0            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::switch_cpus1.data     0.775855                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::total     0.775518                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0        22113                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 29930.026264                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::total 29918.422563                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.hits::switch_cpus1.inst       113749                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.hits::total       113749                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst            2                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::switch_cpus1.inst        17702                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total        17704                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::switch_cpus1.inst   1541384752                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total   1541384752                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst            2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::switch_cpus1.inst       131451                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total       131453                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::switch_cpus1.inst     0.134666                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total     0.134679                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::switch_cpus1.inst 87074.045419                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 87064.208766                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::switch_cpus1.inst        17702                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total        17702                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus1.inst   1541384752                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total   1541384752                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::switch_cpus1.inst     0.134666                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total     0.134664                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus1.inst 87074.045419                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 87074.045419                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.dcache.prefetcher.prefetchers1           24                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::switch_cpus1.data         6608                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total         6632                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::switch_cpus1.data         1353                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total         1354                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.dcache.prefetcher.prefetchers1       118755                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::switch_cpus1.data    123136377                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total    123255132                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.dcache.prefetcher.prefetchers1           25                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::switch_cpus1.data         7961                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total         7986                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.dcache.prefetcher.prefetchers1     0.040000                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::switch_cpus1.data     0.169954                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.169547                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers1       118755                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::switch_cpus1.data 91009.886918                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 91030.378139                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrHits::switch_cpus1.data           22                       # number of ReadExReq MSHR hits (Count)
system.cpu1.l2cache.ReadExReq.mshrHits::total           22                       # number of ReadExReq MSHR hits (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::switch_cpus1.data         1331                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total         1332                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1       118755                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::switch_cpus1.data    122340309                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total    122459064                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.040000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::switch_cpus1.data     0.167190                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.166792                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1       118755                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus1.data 91916.084899                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 91936.234234                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.hits::cpu1.mmu.dtb.walker           10                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.dtb.walker       722575                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.itb.walker        83878                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::total        806463                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.misses::cpu1.mmu.dtb.walker            5                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::cpu1.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.dtb.walker        49658                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.itb.walker         1222                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::total        50888                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.dtb.walker   3877690335                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.itb.walker    113205729                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::total   3990896064                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.accesses::cpu1.mmu.dtb.walker           15                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::cpu1.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.dtb.walker       772233                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.itb.walker        85100                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::total       857351                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.missRate::cpu1.mmu.dtb.walker     0.333333                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::cpu1.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.dtb.walker     0.064304                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.itb.walker     0.014360                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::total     0.059355                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.dtb.walker 78087.928128                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.itb.walker 92639.712766                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::total 78425.091652                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.mshrHits::switch_cpus1.mmu.dtb.walker            2                       # number of ReadReq MSHR hits (Count)
system.cpu1.l2cache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.dtb.walker        49656                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.itb.walker         1222                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::total        50878                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::switch_cpus1.data           32                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker   3877611438                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.itb.walker    113205729                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::total   3990817167                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus1.data      1153152                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::total      1153152                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.064302                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.014360                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::total     0.059343                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 78089.484413                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker 92639.712766                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::total 78438.955285                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data        36036                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::total        36036                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers0        48099                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers1       192895                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::switch_cpus1.data        76829                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total       317823                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data            9                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers0       214562                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers1      1341111                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::switch_cpus1.data       643257                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total      2198939                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers0  26563113090                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers1 175385833265                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::switch_cpus1.data  84260814150                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total 286209760505                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers0       262661                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers1      1534006                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::switch_cpus1.data       720086                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total      2516762                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers0     0.816878                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers1     0.874254                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::switch_cpus1.data     0.893306                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.873717                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers0 123801.572925                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers1 130776.522797                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::switch_cpus1.data 130990.901226                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 130158.117394                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrHits::cpu1.dcache.prefetcher.prefetchers0         6185                       # number of ReadSharedReq MSHR hits (Count)
system.cpu1.l2cache.ReadSharedReq.mshrHits::cpu1.dcache.prefetcher.prefetchers1        40345                       # number of ReadSharedReq MSHR hits (Count)
system.cpu1.l2cache.ReadSharedReq.mshrHits::switch_cpus1.data          368                       # number of ReadSharedReq MSHR hits (Count)
system.cpu1.l2cache.ReadSharedReq.mshrHits::total        46898                       # number of ReadSharedReq MSHR hits (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers0       208377                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1      1300766                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::switch_cpus1.data       642889                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total      2152032                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers0  25957734975                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 171696681372                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus1.data  84231971974                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total 281886388321                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.793331                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.847954                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.892795                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.855080                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 124571.017795                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 131996.593832                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 131021.019140                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 130986.150913                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits (Count)
system.cpu1.l2cache.SCUpgradeReq.hits::total            2                       # number of SCUpgradeReq hits (Count)
system.cpu1.l2cache.SCUpgradeReq.accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.accesses::total            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.hits::switch_cpus1.data          216                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total          216                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.accesses::switch_cpus1.data          216                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total          216                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.WriteReq.mshrUncacheable::switch_cpus1.data           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WriteReq.mshrUncacheable::total           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WritebackClean.hits::writebacks       130925                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total       130925                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks       130925                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total       130925                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks        49399                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total        49399                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks        49399                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total        49399                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.prefetchers0.pfIssued       454733                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfIdentified      1183035                       # number of prefetch candidates identified (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfBufferHit       627820                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfRemovedFull         7989                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfSpanPage       673949                       # number of prefetches that crossed the page (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.prefetchers1.pfIssued         8442                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfIdentified        13317                       # number of prefetch candidates identified (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfBufferHit         3953                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfSpanPage      4471186                       # number of prefetches that crossed the page (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse       32503.133468                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs            6386194                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs          2494467                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             2.560144                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick      6930219187164                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks   177.468201                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst     0.045217                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data     0.139828                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers0  3306.842564                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers1 15700.978200                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers0  2454.048377                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers1    14.925682                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.mmu.dtb.walker     0.078851                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.mmu.itb.walker     1.054874                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.inst   328.051660                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.data  9789.207220                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.dtb.walker   706.561138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.itb.walker    23.731655                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.005416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers0     0.100917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers1     0.479156                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers0     0.074892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers1     0.000455                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.mmu.itb.walker     0.000032                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.inst     0.010011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.data     0.298743                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.021563                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.000724                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.991917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1022        22966                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.occupanciesTaskId::1023          824                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.occupanciesTaskId::1024         8978                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::0          283                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::1         2671                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::2        18828                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::3         1184                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::0           11                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::1           94                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::2          663                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::3           55                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::0          121                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1         1002                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2         7198                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3          657                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1022     0.700867                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.ratioOccsTaskId::1023     0.025146                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.273987                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses         51882787                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses        51882787                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu1.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu1.mmu.dtb.readHits                       11                       # DTB read hits (Count)
system.cpu1.mmu.dtb.readMisses                      5                       # DTB read misses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu1.mmu.dtb.inserts                         5                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readAccesses                   16                       # DTB read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu1.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu1.mmu.dtb.hits                           11                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                          5                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                       16                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.walker.walks                    5                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb.walker.walksLongDescriptor            5                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.dtb.walker.walkWaitTime::samples            5                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb.walker.walkWaitTime::0            5    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb.walker.walkWaitTime::total            5                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb.walker.pendingWalks::samples  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb.walker.pendingWalks::mean    -0.000005                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb.walker.pendingWalks::0  -1858028580    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb.walker.pendingWalks::1         9727     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb.walker.pendingWalks::total  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb.walker.pageSizes::4KiB            5    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb.walker.pageSizes::total            5                       # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::Data            5                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::total            5                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::Data            5                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::total            5                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                       32                       # ITB inst hits (Count)
system.cpu1.mmu.itb.instMisses                      1                       # ITB inst misses (Count)
system.cpu1.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu1.mmu.itb.inserts                         1                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu1.mmu.itb.instAccesses                   33                       # ITB inst accesses (Count)
system.cpu1.mmu.itb.hits                           32                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                          1                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                       33                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.walker.walks                    1                       # Table walker walks requested (Count)
system.cpu1.mmu.itb.walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb.walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb.walker.pendingWalks::samples  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb.walker.pendingWalks::mean    -0.000005                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb.walker.pendingWalks::0  -1858028580    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb.walker.pendingWalks::1         9727     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb.walker.pendingWalks::total  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb.walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb.walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON 2407717490623                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF  57146337167                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadReq         857928                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadResp       3506139                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteReq            15                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteResp           15                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty        61284                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean       130941                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict      5262962                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::HardPFReq       494743                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq          224                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::SCUpgradeReq            2                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp          218                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq         7988                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp         7988                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq       131453                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq      2521725                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq         2607                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp         2606                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       393847                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7581528                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.itb.walker.dma::system.cpu1.l2cache.cpu_side_port       170206                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.dtb.walker.dma::system.cpu1.l2cache.cpu_side_port      1545041                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total           9690622                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port     16793216                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    164745468                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.itb.walker.dma::system.cpu1.l2cache.cpu_side_port       680824                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.dtb.walker.dma::system.cpu1.l2cache.cpu_side_port      6177984                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total          188397492                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                    3298218                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic               765128                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples      6817956                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.007311                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.085193                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0            6768114     99.27%     99.27% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1              49840      0.73%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  2      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total        6817956                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy    2015656467                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy    113876308                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy   2633474627                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer2.occupancy     47718632                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer3.occupancy    437842855                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy         1638                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests      5351293                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests      2689927                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests           69                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops        19310                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops        19308                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.numCycles                              36                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.dcache.demandHits::cpu2.data            2                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::switch_cpus2.data     32839540                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         32839542                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data            2                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::switch_cpus2.data     32875277                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        32875279                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data            3                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::switch_cpus2.data       439631                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         439634                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data            3                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::switch_cpus2.data       443284                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        443287                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::switch_cpus2.data  28397179234                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  28397179234                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::switch_cpus2.data  28397179234                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  28397179234                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data            5                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::switch_cpus2.data     33279171                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     33279176                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data            5                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::switch_cpus2.data     33318561                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     33318566                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.600000                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::switch_cpus2.data     0.013210                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.013210                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.600000                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::switch_cpus2.data     0.013304                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.013305                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::switch_cpus2.data 64593.213932                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMissLatency::total 64592.773157                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::switch_cpus2.data 64060.916329                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::total 64060.482789                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.blockedCycles::no_mshrs       136974                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs         4320                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     31.706944                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.unusedPrefetches            166320                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu2.dcache.writebacks::writebacks       152281                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           152281                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::switch_cpus2.data       344093                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total       344093                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::switch_cpus2.data       344093                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total       344093                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::switch_cpus2.data        95538                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total        95538                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0        55229                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers1       200066                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::switch_cpus2.data        99184                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       354479                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrUncacheable::switch_cpus2.data           45                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.overallMshrUncacheable::total           45                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.demandMshrMissLatency::switch_cpus2.data   7222729805                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total   7222729805                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0   3734191383                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1  19002803755                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::switch_cpus2.data   7300419872                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  30037415010                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::switch_cpus2.data      1218126                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::total      1218126                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::switch_cpus2.data     0.002871                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.002871                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::switch_cpus2.data     0.002977                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.010639                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::switch_cpus2.data 75600.596674                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 75600.596674                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 67612.873364                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 94982.674492                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::switch_cpus2.data 73604.814002                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 84736.796848                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::switch_cpus2.data 27069.466667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::total 27069.466667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.dcache.replacements                353249                       # number of replacements (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0        55229                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers1       200066                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::total       255295                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0   3734191383                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers1  19002803755                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissLatency::total  22736995138                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 67612.873364                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 94982.674492                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::total 89061.654705                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.hits::switch_cpus2.data           71                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.hits::total           71                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.misses::switch_cpus2.data           74                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.misses::total           74                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.missLatency::switch_cpus2.data      2952495                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.missLatency::total      2952495                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.accesses::switch_cpus2.data          145                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.accesses::total          145                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.missRate::switch_cpus2.data     0.510345                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.missRate::total     0.510345                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMissLatency::switch_cpus2.data 39898.581081                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMissLatency::total 39898.581081                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.mshrHits::switch_cpus2.data           60                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrHits::total           60                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::switch_cpus2.data           14                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::total           14                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::switch_cpus2.data       262899                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::total       262899                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::switch_cpus2.data     0.096552                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::total     0.096552                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus2.data 18778.500000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::total 18778.500000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.hits::cpu2.data            1                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::switch_cpus2.data     20392267                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       20392268                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data            3                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::switch_cpus2.data       193627                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       193630                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::switch_cpus2.data  18222489012                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  18222489012                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data            4                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::switch_cpus2.data     20585894                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     20585898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.750000                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::switch_cpus2.data     0.009406                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.009406                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::switch_cpus2.data 94111.301688                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 94109.843578                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::switch_cpus2.data       126994                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total       126994                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::switch_cpus2.data        66633                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total        66633                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::switch_cpus2.data           30                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::total           30                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::switch_cpus2.data   5944778931                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total   5944778931                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::switch_cpus2.data      1218126                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::total      1218126                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::switch_cpus2.data     0.003237                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.003237                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::switch_cpus2.data 89216.738418                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 89216.738418                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 40604.200000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::total 40604.200000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.SoftPFExReq.hits::switch_cpus2.data           71                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.hits::total           71                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.misses::switch_cpus2.data           60                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.misses::total           60                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.accesses::switch_cpus2.data          131                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.accesses::total          131                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.missRate::switch_cpus2.data     0.458015                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.missRate::total     0.458015                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.mshrMisses::switch_cpus2.data           59                       # number of SoftPFExReq MSHR misses (Count)
system.cpu2.dcache.SoftPFExReq.mshrMisses::total           59                       # number of SoftPFExReq MSHR misses (Count)
system.cpu2.dcache.SoftPFExReq.mshrMissLatency::switch_cpus2.data      2684955                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFExReq.mshrMissLatency::total      2684955                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFExReq.mshrMissRate::switch_cpus2.data     0.450382                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.mshrMissRate::total     0.450382                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus2.data 45507.711864                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFExReq.avgMshrMissLatency::total 45507.711864                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::switch_cpus2.data        35666                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total        35666                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::switch_cpus2.data         3593                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total         3593                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::switch_cpus2.data        39259                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total        39259                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::switch_cpus2.data     0.091520                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.091520                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::switch_cpus2.data         3587                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total         3587                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::switch_cpus2.data     75005112                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total     75005112                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::switch_cpus2.data     0.091368                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.091368                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus2.data 20910.262615                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total 20910.262615                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.hits::switch_cpus2.data           86                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.hits::total           86                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.misses::switch_cpus2.data           13                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.misses::total           13                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.missLatency::switch_cpus2.data       339339                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.missLatency::total       339339                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.accesses::switch_cpus2.data           99                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.accesses::total           99                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.missRate::switch_cpus2.data     0.131313                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.missRate::total     0.131313                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMissLatency::switch_cpus2.data        26103                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMissLatency::total        26103                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.mshrMisses::switch_cpus2.data           13                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMisses::total           13                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::switch_cpus2.data       339339                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::total       339339                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissRate::switch_cpus2.data     0.131313                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.mshrMissRate::total     0.131313                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus2.data        26103                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::total        26103                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data            1                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::switch_cpus2.data     12447273                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total      12447274                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::switch_cpus2.data       246004                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       246004                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::switch_cpus2.data  10174690222                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  10174690222                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data            1                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::switch_cpus2.data     12693277                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total     12693278                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::switch_cpus2.data     0.019381                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.019381                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::switch_cpus2.data 41359.856840                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 41359.856840                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::switch_cpus2.data       217099                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total       217099                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::switch_cpus2.data        28905                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        28905                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::switch_cpus2.data           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::total           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::switch_cpus2.data   1277950874                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total   1277950874                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::switch_cpus2.data     0.002277                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.002277                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::switch_cpus2.data 44212.104273                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 44212.104273                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.prefetchers0.pfIssued       160017                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfIdentified      8175636                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfBufferHit      7514687                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfRemovedFull       103562                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfSpanPage      1503164                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.prefetchers1.pfIssued       385401                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfIdentified      1763533                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfBufferHit      1043333                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfRemovedFull         1178                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfSpanPage       737109                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1022.372129                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            33230375                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            354299                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             93.791896                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick       6930219189075                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data     1.008424                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0   175.373564                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers1   442.768402                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::switch_cpus2.data   403.221740                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.000985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.171263                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers1     0.432391                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::switch_cpus2.data     0.393771                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.998410                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1022          736                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.occupanciesTaskId::1024          288                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1022::0          182                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1022::1          255                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1022::2          286                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1022::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1022::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::0          109                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1           64                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2           92                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1022     0.718750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.281250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         133629539                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        133629539                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numInsts           36                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps           36                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses           32                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            3                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts           32                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads           49                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites           31                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numCCRegReads           12                       # Number of times the CC registers were read (Count)
system.cpu2.exec_context.thread_0.numCCRegWrites           12                       # Number of times the CC registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            5                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            4                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            1                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles           36                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.numBranches            4                       # Number of branches fetched (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu           30     83.33%     83.33% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            1      2.78%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     86.11% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            4     11.11%     97.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            1      2.78%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total           36                       # Class of executed instruction. (Count)
system.cpu2.icache.demandHits::cpu2.inst           30                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::switch_cpus2.inst     41664115                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total         41664145                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst           30                       # number of overall hits (Count)
system.cpu2.icache.overallHits::switch_cpus2.inst     41664115                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total        41664145                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst            6                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::switch_cpus2.inst         6388                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           6394                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst            6                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::switch_cpus2.inst         6388                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          6394                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::switch_cpus2.inst    117428493                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total    117428493                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::switch_cpus2.inst    117428493                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total    117428493                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst           36                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::switch_cpus2.inst     41670503                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total     41670539                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst           36                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::switch_cpus2.inst     41670503                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total     41670539                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::switch_cpus2.inst     0.000153                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000153                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::switch_cpus2.inst     0.000153                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000153                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::switch_cpus2.inst 18382.669537                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMissLatency::total 18365.419612                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::switch_cpus2.inst 18382.669537                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::total 18365.419612                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         5347                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             5347                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::switch_cpus2.inst          568                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total          568                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::switch_cpus2.inst          568                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total          568                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::switch_cpus2.inst         5820                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total         5820                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::switch_cpus2.inst         5820                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total         5820                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::switch_cpus2.inst    101491845                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total    101491845                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::switch_cpus2.inst    101491845                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total    101491845                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::switch_cpus2.inst     0.000140                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000140                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::switch_cpus2.inst     0.000140                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000140                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::switch_cpus2.inst 17438.461340                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 17438.461340                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::switch_cpus2.inst 17438.461340                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 17438.461340                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.replacements                  5347                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst           30                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::switch_cpus2.inst     41664115                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total       41664145                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst            6                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::switch_cpus2.inst         6388                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         6394                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::switch_cpus2.inst    117428493                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total    117428493                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst           36                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::switch_cpus2.inst     41670503                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total     41670539                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.166667                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::switch_cpus2.inst     0.000153                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000153                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::switch_cpus2.inst 18382.669537                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 18365.419612                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::switch_cpus2.inst          568                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total          568                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::switch_cpus2.inst         5820                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total         5820                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::switch_cpus2.inst    101491845                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total    101491845                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::switch_cpus2.inst     0.000140                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000140                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::switch_cpus2.inst 17438.461340                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 17438.461340                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          472.434277                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs            41669971                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              5826                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           7152.415208                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick       6930219187164                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst     1.185350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.occupancies::switch_cpus2.inst   471.248927                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.002315                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::switch_cpus2.inst     0.920408                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.922723                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          479                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3          220                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          258                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.935547                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses         166687982                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses        166687982                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.demandHits::cpu2.dcache.prefetcher.prefetchers0        22715                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::cpu2.dcache.prefetcher.prefetchers1        79754                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::cpu2.mmu.dtb.walker            3                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::cpu2.mmu.itb.walker            2                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.inst         4918                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.data        47104                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.mmu.dtb.walker       113219                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.mmu.itb.walker         1669                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::total          269384                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.overallHits::cpu2.dcache.prefetcher.prefetchers0        22715                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::cpu2.dcache.prefetcher.prefetchers1        79754                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::cpu2.mmu.dtb.walker            3                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::cpu2.mmu.itb.walker            2                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.inst         4918                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.data        47104                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.mmu.dtb.walker       113219                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.mmu.itb.walker         1669                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::total         269384                       # number of overall hits (Count)
system.cpu2.l2cache.demandMisses::cpu2.inst            6                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.data            3                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.dcache.prefetcher.prefetchers0        32514                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.dcache.prefetcher.prefetchers1       120312                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.mmu.dtb.walker            6                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.inst          902                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.data        47971                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.mmu.dtb.walker         5740                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.mmu.itb.walker           92                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::total        207550                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.inst            6                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.data            3                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.dcache.prefetcher.prefetchers0        32514                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.dcache.prefetcher.prefetchers1       120312                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.mmu.dtb.walker            6                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.mmu.itb.walker            4                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.inst          902                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.data        47971                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.mmu.dtb.walker         5740                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.mmu.itb.walker           92                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::total       207550                       # number of overall misses (Count)
system.cpu2.l2cache.demandMissLatency::cpu2.dcache.prefetcher.prefetchers0   3587469416                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu2.dcache.prefetcher.prefetchers1  18490380553                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.inst     74808825                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.data   6881087574                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.mmu.dtb.walker    762334755                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.mmu.itb.walker      8761389                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::total  29804842512                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.dcache.prefetcher.prefetchers0   3587469416                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.dcache.prefetcher.prefetchers1  18490380553                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.inst     74808825                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.data   6881087574                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.mmu.dtb.walker    762334755                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.mmu.itb.walker      8761389                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::total  29804842512                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.demandAccesses::cpu2.inst            6                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.data            3                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.dcache.prefetcher.prefetchers0        55229                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.dcache.prefetcher.prefetchers1       200066                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.mmu.dtb.walker            9                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.inst         5820                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.data        95075                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.mmu.dtb.walker       118959                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.mmu.itb.walker         1761                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::total       476934                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.inst            6                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.data            3                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.dcache.prefetcher.prefetchers0        55229                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.dcache.prefetcher.prefetchers1       200066                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.mmu.dtb.walker            9                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.inst         5820                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.data        95075                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.mmu.dtb.walker       118959                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.mmu.itb.walker         1761                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::total       476934                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.demandMissRate::cpu2.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.data            1                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.dcache.prefetcher.prefetchers0     0.588712                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.dcache.prefetcher.prefetchers1     0.601362                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.mmu.dtb.walker     0.666667                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.mmu.itb.walker     0.666667                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.inst     0.154983                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.data     0.504560                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.mmu.dtb.walker     0.048252                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.mmu.itb.walker     0.052243                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::total     0.435176                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.data            1                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.dcache.prefetcher.prefetchers0     0.588712                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.dcache.prefetcher.prefetchers1     0.601362                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.mmu.dtb.walker     0.666667                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.mmu.itb.walker     0.666667                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.inst     0.154983                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.data     0.504560                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.mmu.dtb.walker     0.048252                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.mmu.itb.walker     0.052243                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::total     0.435176                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 110336.144922                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers1 153686.918620                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.inst 82936.613082                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.data 143442.654395                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 132810.932927                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.mmu.itb.walker 95232.489130                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::total 143603.192060                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 110336.144922                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers1 153686.918620                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.inst 82936.613082                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.data 143442.654395                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 132810.932927                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.mmu.itb.walker 95232.489130                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::total 143603.192060                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.blockedCycles::no_mshrs         2993                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCauses::no_mshrs           48                       # number of times access was blocked (Count)
system.cpu2.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.avgBlocked::no_mshrs    62.354167                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.unusedPrefetches             1598                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu2.l2cache.writebacks::writebacks        52798                       # number of writebacks (Count)
system.cpu2.l2cache.writebacks::total           52798                       # number of writebacks (Count)
system.cpu2.l2cache.demandMshrHits::cpu2.dcache.prefetcher.prefetchers0         3530                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::cpu2.dcache.prefetcher.prefetchers1         1716                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::switch_cpus2.data         3373                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::total         8619                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::cpu2.dcache.prefetcher.prefetchers0         3530                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::cpu2.dcache.prefetcher.prefetchers1         1716                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::switch_cpus2.data         3373                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::total         8619                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers0        28984                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers1       118596                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.inst          902                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.data        44598                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.mmu.dtb.walker         5740                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.mmu.itb.walker           92                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::total       198912                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0        28984                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers1       118596                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers0        21026                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers1           36                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.inst          902                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.data        44598                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.mmu.dtb.walker         5740                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.mmu.itb.walker           92                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::total       219974                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::switch_cpus2.data           45                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::total           45                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0   3309446732                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1  18341744602                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.inst     74808825                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.data   6653770849                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker    762334755                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.mmu.itb.walker      8761389                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::total  29150867152                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0   3309446732                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1  18341744602                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0   2808086233                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1      4232306                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.inst     74808825                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.data   6653770849                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker    762334755                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.mmu.itb.walker      8761389                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::total  31963185691                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::switch_cpus2.data      1168986                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::total      1168986                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.524797                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.592784                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.inst     0.154983                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.data     0.469082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.048252                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.052243                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::total     0.417064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.524797                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.592784                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.inst     0.154983                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.data     0.469082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.048252                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.052243                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::total     0.461225                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 114181.849710                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 154657.362828                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.inst 82936.613082                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.data 149194.377528                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 132810.932927                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 95232.489130                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::total 146551.576335                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 114181.849710                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 154657.362828                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 133553.040664                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1 117564.055556                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.inst 82936.613082                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.data 149194.377528                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 132810.932927                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 95232.489130                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::total 145304.380022                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::switch_cpus2.data 25977.466667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::total 25977.466667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.replacements               188058                       # number of replacements (Count)
system.cpu2.l2cache.CleanEvict.mshrMisses::writebacks            7                       # number of CleanEvict MSHR misses (Count)
system.cpu2.l2cache.CleanEvict.mshrMisses::total            7                       # number of CleanEvict MSHR misses (Count)
system.cpu2.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu2.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu2.l2cache.HardPFReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers0        21026                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers1           36                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMisses::total        21062                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0   2808086233                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1      4232306                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::total   2812318539                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 133553.040664                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1 117564.055556                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::total 133525.711661                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.hits::switch_cpus2.data         2927                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.hits::total         2927                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.misses::switch_cpus2.data         1006                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.misses::total         1006                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.missLatency::switch_cpus2.data     19022366                       # number of InvalidateReq miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.missLatency::total     19022366                       # number of InvalidateReq miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.accesses::switch_cpus2.data         3933                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.accesses::total         3933                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.missRate::switch_cpus2.data     0.255784                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.missRate::total     0.255784                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.avgMissLatency::switch_cpus2.data 18908.912525                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMissLatency::total 18908.912525                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.mshrHits::switch_cpus2.data          363                       # number of InvalidateReq MSHR hits (Count)
system.cpu2.l2cache.InvalidateReq.mshrHits::total          363                       # number of InvalidateReq MSHR hits (Count)
system.cpu2.l2cache.InvalidateReq.mshrMisses::switch_cpus2.data          643                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMisses::total          643                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::switch_cpus2.data     23064405                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::total     23064405                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::switch_cpus2.data     0.163488                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::total     0.163488                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus2.data 35869.992224                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::total 35869.992224                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.hits::switch_cpus2.inst         4918                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.hits::total         4918                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.misses::cpu2.inst            6                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::switch_cpus2.inst          902                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::total          908                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.missLatency::switch_cpus2.inst     74808825                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.missLatency::total     74808825                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.accesses::cpu2.inst            6                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::switch_cpus2.inst         5820                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::total         5826                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.missRate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::switch_cpus2.inst     0.154983                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::total     0.155853                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::switch_cpus2.inst 82936.613082                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::total 82388.573789                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.mshrMisses::switch_cpus2.inst          902                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::total          902                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus2.inst     74808825                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::total     74808825                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::switch_cpus2.inst     0.154983                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::total     0.154823                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus2.inst 82936.613082                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::total 82936.613082                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.hits::cpu2.dcache.prefetcher.prefetchers0           11                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::cpu2.dcache.prefetcher.prefetchers1            7                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::switch_cpus2.data        13180                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::total        13198                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.misses::cpu2.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::switch_cpus2.data        11665                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::total        11666                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.missLatency::cpu2.dcache.prefetcher.prefetchers0         3276                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::switch_cpus2.data   1126111074                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::total   1126114350                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.accesses::cpu2.dcache.prefetcher.prefetchers0           12                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::cpu2.dcache.prefetcher.prefetchers1            7                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::switch_cpus2.data        24845                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::total        24864                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.missRate::cpu2.dcache.prefetcher.prefetchers0     0.083333                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::switch_cpus2.data     0.469511                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::total     0.469192                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers0         3276                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::switch_cpus2.data 96537.597428                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::total 96529.603120                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.mshrHits::cpu2.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq MSHR hits (Count)
system.cpu2.l2cache.ReadExReq.mshrHits::switch_cpus2.data         2411                       # number of ReadExReq MSHR hits (Count)
system.cpu2.l2cache.ReadExReq.mshrHits::total         2412                       # number of ReadExReq MSHR hits (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::switch_cpus2.data         9254                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::total         9254                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::switch_cpus2.data    966627478                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::total    966627478                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissRate::switch_cpus2.data     0.372469                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::total     0.372185                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus2.data 104455.098120                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::total 104455.098120                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.hits::cpu2.mmu.dtb.walker            3                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::cpu2.mmu.itb.walker            2                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::switch_cpus2.mmu.dtb.walker       113219                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::switch_cpus2.mmu.itb.walker         1669                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::total        114893                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.misses::cpu2.mmu.dtb.walker            6                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::cpu2.mmu.itb.walker            4                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::switch_cpus2.mmu.dtb.walker         5740                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::switch_cpus2.mmu.itb.walker           92                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::total         5842                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.missLatency::switch_cpus2.mmu.dtb.walker    762334755                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::switch_cpus2.mmu.itb.walker      8761389                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::total    771096144                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.accesses::cpu2.mmu.dtb.walker            9                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::cpu2.mmu.itb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::switch_cpus2.mmu.dtb.walker       118959                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::switch_cpus2.mmu.itb.walker         1761                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::total       120735                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.missRate::cpu2.mmu.dtb.walker     0.666667                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::cpu2.mmu.itb.walker     0.666667                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::switch_cpus2.mmu.dtb.walker     0.048252                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::switch_cpus2.mmu.itb.walker     0.052243                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::total     0.048387                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 132810.932927                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::switch_cpus2.mmu.itb.walker 95232.489130                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::total 131991.808285                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.mshrMisses::switch_cpus2.mmu.dtb.walker         5740                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::switch_cpus2.mmu.itb.walker           92                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::total         5832                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::switch_cpus2.data           30                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::total           30                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker    762334755                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.itb.walker      8761389                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::total    771096144                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus2.data      1168986                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::total      1168986                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.048252                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.052243                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::total     0.048304                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 132810.932927                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker 95232.489130                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::total 132218.131687                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 38966.200000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::total 38966.200000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers0        22704                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers1        79747                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::switch_cpus2.data        33924                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::total       136375                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.data            3                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers0        32513                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers1       120312                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::switch_cpus2.data        36306                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::total       189134                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers0   3587466140                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers1  18490380553                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::switch_cpus2.data   5754976500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::total  27832823193                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers0        55217                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers1       200059                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::switch_cpus2.data        70230                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::total       325509                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers0     0.588822                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers1     0.601383                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::switch_cpus2.data     0.516959                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::total     0.581041                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers0 110339.437763                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers1 153686.918620                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::switch_cpus2.data 158513.097009                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::total 147159.279627                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers0         3529                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers1         1716                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrHits::switch_cpus2.data          962                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrHits::total         6207                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0        28984                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers1       118596                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::switch_cpus2.data        35344                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::total       182924                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0   3309446732                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers1  18341744602                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus2.data   5687143371                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::total  27338334705                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.524911                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.592805                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.503261                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::total     0.561963                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 114181.849710                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 154657.362828                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 160908.311764                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::total 149451.874576                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.misses::switch_cpus2.data           13                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.misses::total           13                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.missLatency::switch_cpus2.data       317772                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.missLatency::total       317772                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.accesses::switch_cpus2.data           13                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.missRate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::switch_cpus2.data        24444                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::total        24444                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::switch_cpus2.data           13                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::total           13                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::switch_cpus2.data       317772                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::total       317772                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::switch_cpus2.data        24444                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::total        24444                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.hits::switch_cpus2.data           38                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.hits::total           38                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.misses::switch_cpus2.data          153                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.misses::total          153                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.missLatency::switch_cpus2.data      3927651                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.missLatency::total      3927651                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.accesses::switch_cpus2.data          191                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.accesses::total          191                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.missRate::switch_cpus2.data     0.801047                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.missRate::total     0.801047                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMissLatency::switch_cpus2.data 25670.921569                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMissLatency::total 25670.921569                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.mshrMisses::switch_cpus2.data          153                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMisses::total          153                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::switch_cpus2.data      3927651                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::total      3927651                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::switch_cpus2.data     0.801047                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::total     0.801047                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus2.data 25670.921569                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::total 25670.921569                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.WriteReq.mshrUncacheable::switch_cpus2.data           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WriteReq.mshrUncacheable::total           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WritebackClean.hits::writebacks         5340                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.hits::total         5340                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.accesses::writebacks         5340                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackClean.accesses::total         5340                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.hits::writebacks       152281                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.hits::total       152281                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.accesses::writebacks       152281                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.accesses::total       152281                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.prefetchers0.pfIssued        47157                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfIdentified       115019                       # number of prefetch candidates identified (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfBufferHit        56095                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfRemovedFull          129                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfSpanPage        31741                       # number of prefetches that crossed the page (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.prefetchers1.pfIssued          264                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfIdentified          400                       # number of prefetch candidates identified (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfBufferHit          123                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfSpanPage         9733                       # number of prefetches that crossed the page (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.tags.tagsInUse       30227.350764                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.l2cache.tags.totalRefs             850956                       # Total number of references to valid blocks. (Count)
system.cpu2.l2cache.tags.sampledRefs           224152                       # Sample count of references to valid blocks. (Count)
system.cpu2.l2cache.tags.avgRefs             3.796335                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.l2cache.tags.warmupTick      6930219187164                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.l2cache.tags.occupancies::writebacks   495.206679                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.inst     2.417870                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.data     0.446098                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0  3942.402168                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers1 15173.537315                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers0  2708.651539                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers1     2.485327                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.mmu.dtb.walker     4.866589                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.mmu.itb.walker     3.092095                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.inst   339.369916                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.data  6192.763558                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.mmu.dtb.walker  1335.141029                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.mmu.itb.walker    26.970579                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.avgOccs::writebacks     0.015113                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.inst     0.000074                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.data     0.000014                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.120313                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers1     0.463060                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers0     0.082661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers1     0.000076                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.000149                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.mmu.itb.walker     0.000094                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.inst     0.010357                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.data     0.188988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.040745                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.000823                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::total      0.922466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.occupanciesTaskId::1022        23924                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.occupanciesTaskId::1023         1526                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.occupanciesTaskId::1024         7306                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::0           26                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::1          221                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::2         2955                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::3        16552                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::4         4170                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::2           57                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::3          537                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::4          925                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::1           58                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::2          660                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::3         5110                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::4         1474                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ratioOccsTaskId::1022     0.730103                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.ratioOccsTaskId::1023     0.046570                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.ratioOccsTaskId::1024     0.222961                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.tagAccesses          6941376                       # Number of tag accesses (Count)
system.cpu2.l2cache.tags.dataAccesses         6941376                       # Number of data accesses (Count)
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu2.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu2.mmu.dtb.readHits                        1                       # DTB read hits (Count)
system.cpu2.mmu.dtb.readMisses                      3                       # DTB read misses (Count)
system.cpu2.mmu.dtb.writeHits                       1                       # DTB write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu2.mmu.dtb.inserts                         3                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.readAccesses                    4                       # DTB read accesses (Count)
system.cpu2.mmu.dtb.writeAccesses                   1                       # DTB write accesses (Count)
system.cpu2.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu2.mmu.dtb.hits                            2                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.misses                          3                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.accesses                        5                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.walker.walks                    3                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb.walker.walksLongDescriptor            3                       # Table walker walks initiated with long descriptors (Count)
system.cpu2.mmu.dtb.walker.walkWaitTime::samples            3                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb.walker.walkWaitTime::0            3    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb.walker.walkWaitTime::total            3                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb.walker.pendingWalks::samples  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb.walker.pendingWalks::mean    -0.000004                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb.walker.pendingWalks::0  -1858026669    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb.walker.pendingWalks::1         7816     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb.walker.pendingWalks::total  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb.walker.pageSizes::4KiB            3    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu2.mmu.dtb.walker.pageSizes::total            3                       # Table walker page sizes translated (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::Data            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::total            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::Data            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::total            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin::total            6                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.instHits                       34                       # ITB inst hits (Count)
system.cpu2.mmu.itb.instMisses                      2                       # ITB inst misses (Count)
system.cpu2.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu2.mmu.itb.inserts                         2                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu2.mmu.itb.instAccesses                   36                       # ITB inst accesses (Count)
system.cpu2.mmu.itb.hits                           34                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.misses                          2                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.accesses                       36                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.walker.walks                    2                       # Table walker walks requested (Count)
system.cpu2.mmu.itb.walker.walksLongDescriptor            2                       # Table walker walks initiated with long descriptors (Count)
system.cpu2.mmu.itb.walker.walkWaitTime::samples            2                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb.walker.walkWaitTime::0            2    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb.walker.walkWaitTime::total            2                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb.walker.pendingWalks::samples  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb.walker.pendingWalks::mean    -0.000005                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb.walker.pendingWalks::0  -1858028580    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb.walker.pendingWalks::1         9727     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb.walker.pendingWalks::total  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb.walker.pageSizes::4KiB            2    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu2.mmu.itb.walker.pageSizes::total            2                       # Table walker page sizes translated (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::Inst            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::Inst            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin::total            4                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.pwrStateResidencyTicks::ON 3709882499950                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF  57146337167                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.toL2Bus.transDist::ReadReq         120765                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadResp        452506                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteReq            15                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteResp           15                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackDirty       205081                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackClean         5347                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::CleanEvict       557259                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::HardPFReq        56864                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeReq          243                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeReq           13                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeResp          204                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExReq        24875                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExResp        24875                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadCleanReq         5826                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadSharedReq       340013                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateReq         3933                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateResp         3933                       # Transaction distribution (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        16999                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1062776                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.itb.walker.dma::system.cpu2.l2cache.cpu_side_port         3534                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.dtb.walker.dma::system.cpu2.l2cache.cpu_side_port       237936                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount::total           1321245                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktSize_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       715072                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     32196724                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.itb.walker.dma::system.cpu2.l2cache.cpu_side_port        14136                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.dtb.walker.dma::system.cpu2.l2cache.cpu_side_port       951744                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize::total           33877676                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.snoops                     480939                       # Total snoops (Count)
system.cpu2.toL2Bus.snoopTraffic              3405888                       # Total snoop traffic (Byte)
system.cpu2.toL2Bus.snoopFanout::samples       961649                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::mean        0.020657                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::stdev       0.142300                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::0             941793     97.94%     97.94% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::1              19847      2.06%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::2                  9      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::total         961649                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.toL2Bus.reqLayer0.occupancy     328248733                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer0.occupancy      5052168                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer1.occupancy    340337786                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer2.occupancy      1003932                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer3.occupancy     66857235                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoopLayer0.occupancy       345065                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoop_filter.totRequests       718964                       # Total number of requests made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleRequests       358829                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiRequests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.totSnoops        19842                       # Total number of snoops made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleSnoops        19833                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiSnoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.numCycles                              36                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.dcache.demandHits::cpu3.data            9                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::switch_cpus3.data     24596385                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         24596394                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data            9                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::switch_cpus3.data     24596446                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        24596455                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data            8                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::switch_cpus3.data      1563327                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        1563335                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data            8                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::switch_cpus3.data      1563348                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       1563356                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::switch_cpus3.data  81763499590                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  81763499590                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::switch_cpus3.data  81763499590                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  81763499590                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data           17                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::switch_cpus3.data     26159712                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     26159729                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data           17                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::switch_cpus3.data     26159794                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     26159811                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.470588                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::switch_cpus3.data     0.059761                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.059761                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.470588                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::switch_cpus3.data     0.059761                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.059762                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::switch_cpus3.data 52300.957887                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMissLatency::total 52300.690249                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::switch_cpus3.data 52300.255343                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::total 52299.987712                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.blockedCycles::no_mshrs      3157995                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets         1924                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs        62824                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     50.267334                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets   192.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.unusedPrefetches           3134881                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu3.dcache.writebacks::writebacks       968080                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           968080                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::switch_cpus3.data       560832                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total       560832                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::switch_cpus3.data       560832                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total       560832                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::switch_cpus3.data      1002495                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total      1002495                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0        22666                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers1      3451958                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::switch_cpus3.data      1002516                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total      4477140                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrUncacheable::switch_cpus3.data           49                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.overallMshrUncacheable::total           49                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.demandMshrMissLatency::switch_cpus3.data  50384568042                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  50384568042                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0   2602550947                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 193198384722                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::switch_cpus3.data  50386596432                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total 246187532101                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::switch_cpus3.data      1295385                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::total      1295385                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::switch_cpus3.data     0.038322                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.038322                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::switch_cpus3.data     0.038323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.171146                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::switch_cpus3.data 50259.171409                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 50259.171409                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 114821.801244                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 55967.768067                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::switch_cpus3.data 50260.141915                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 54987.677870                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::switch_cpus3.data 26436.428571                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::total 26436.428571                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.dcache.replacements               4433139                       # number of replacements (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0        22666                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers1      3451958                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::total      3474624                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0   2602550947                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 193198384722                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissLatency::total 195800935669                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 114821.801244                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 55967.768067                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::total 56351.690332                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.hits::switch_cpus3.data           61                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.hits::total           61                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.misses::switch_cpus3.data           21                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.misses::total           21                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.missLatency::switch_cpus3.data      2028390                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.missLatency::total      2028390                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.accesses::switch_cpus3.data           82                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.accesses::total           82                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.missRate::switch_cpus3.data     0.256098                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.missRate::total     0.256098                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMissLatency::switch_cpus3.data        96590                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMissLatency::total        96590                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.mshrHits::switch_cpus3.data           21                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrHits::total           21                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data            3                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::switch_cpus3.data     16126374                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       16126377                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data            4                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::switch_cpus3.data      1373352                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      1373356                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::switch_cpus3.data  74840361141                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  74840361141                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data            7                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::switch_cpus3.data     17499726                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     17499733                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.571429                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::switch_cpus3.data     0.078478                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.078479                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::switch_cpus3.data 54494.667894                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 54494.509174                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::switch_cpus3.data       468258                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       468258                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::switch_cpus3.data       905094                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       905094                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::switch_cpus3.data           34                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::total           34                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::switch_cpus3.data  46332252876                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  46332252876                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::switch_cpus3.data      1295385                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::total      1295385                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::switch_cpus3.data     0.051720                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.051720                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::switch_cpus3.data 51190.542503                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 51190.542503                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 38099.558824                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::total 38099.558824                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.SoftPFExReq.hits::switch_cpus3.data           61                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.hits::total           61                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.misses::switch_cpus3.data           21                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.misses::total           21                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.accesses::switch_cpus3.data           82                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.accesses::total           82                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.missRate::switch_cpus3.data     0.256098                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.missRate::total     0.256098                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.mshrMisses::switch_cpus3.data           21                       # number of SoftPFExReq MSHR misses (Count)
system.cpu3.dcache.SoftPFExReq.mshrMisses::total           21                       # number of SoftPFExReq MSHR misses (Count)
system.cpu3.dcache.SoftPFExReq.mshrMissLatency::switch_cpus3.data      2028390                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFExReq.mshrMissLatency::total      2028390                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFExReq.mshrMissRate::switch_cpus3.data     0.256098                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.mshrMissRate::total     0.256098                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus3.data        96590                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFExReq.avgMshrMissLatency::total        96590                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.hits::switch_cpus3.data           71                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.hits::total           71                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.accesses::switch_cpus3.data           71                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.accesses::total           71                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.hits::cpu3.data            6                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::switch_cpus3.data      8470011                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       8470017                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data            4                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::switch_cpus3.data       189975                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       189979                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::switch_cpus3.data   6923138449                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   6923138449                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data           10                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::switch_cpus3.data      8659986                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      8659996                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.400000                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::switch_cpus3.data     0.021937                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.021938                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::switch_cpus3.data 36442.365832                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 36441.598540                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::switch_cpus3.data        92574                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total        92574                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::switch_cpus3.data        97401                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        97401                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::switch_cpus3.data           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::total           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::switch_cpus3.data   4052315166                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total   4052315166                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::switch_cpus3.data     0.011247                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.011247                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::switch_cpus3.data 41604.451351                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 41604.451351                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.prefetchers0.pfIssued        36954                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfIdentified       262370                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfBufferHit       178521                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfRemovedFull          539                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfSpanPage        86554                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.prefetchers1.pfIssued      5171965                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfIdentified      9602061                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfBufferHit      2689759                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfRemovedFull       146481                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfSpanPage      4246729                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1023.345736                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            29096242                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs           4434172                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              6.561821                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick       6930219187710                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data     0.142171                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0     5.007399                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers1   711.223392                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::switch_cpus3.data   306.972774                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.000139                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.004890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers1     0.694554                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::switch_cpus3.data     0.299778                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.999361                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1022          720                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.occupanciesTaskId::1024          304                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1022::0          423                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1022::1          293                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1022::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0          122                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          165                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2           15                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1022     0.703125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.296875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses         109074028                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses        109074028                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numInsts           27                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps           36                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses           36                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            3                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            1                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts           36                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads           50                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites           24                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs           17                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            7                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts           10                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles           36                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.numBranches            4                       # Number of branches fetched (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu           19     52.78%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     52.78% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            7     19.44%     72.22% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite           10     27.78%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total           36                       # Class of executed instruction. (Count)
system.cpu3.icache.demandHits::cpu3.inst           22                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::switch_cpus3.inst     12775701                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total         12775723                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst           22                       # number of overall hits (Count)
system.cpu3.icache.overallHits::switch_cpus3.inst     12775701                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total        12775723                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst            5                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::switch_cpus3.inst       151458                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total         151463                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst            5                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::switch_cpus3.inst       151458                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total        151463                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::switch_cpus3.inst   1483492374                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total   1483492374                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::switch_cpus3.inst   1483492374                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total   1483492374                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst           27                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::switch_cpus3.inst     12927159                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total     12927186                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst           27                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::switch_cpus3.inst     12927159                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total     12927186                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.185185                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::switch_cpus3.inst     0.011716                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.011717                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.185185                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::switch_cpus3.inst     0.011716                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.011717                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::switch_cpus3.inst  9794.744246                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMissLatency::total  9794.420908                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::switch_cpus3.inst  9794.744246                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::total  9794.420908                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks       148162                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total           148162                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::switch_cpus3.inst         2789                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total         2789                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::switch_cpus3.inst         2789                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total         2789                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::switch_cpus3.inst       148669                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total       148669                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::switch_cpus3.inst       148669                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total       148669                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::switch_cpus3.inst   1403599743                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total   1403599743                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::switch_cpus3.inst   1403599743                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total   1403599743                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::switch_cpus3.inst     0.011501                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.011500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::switch_cpus3.inst     0.011501                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.011500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::switch_cpus3.inst  9441.105698                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total  9441.105698                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::switch_cpus3.inst  9441.105698                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total  9441.105698                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.replacements                148162                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst           22                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::switch_cpus3.inst     12775701                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total       12775723                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst            5                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::switch_cpus3.inst       151458                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total       151463                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::switch_cpus3.inst   1483492374                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total   1483492374                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst           27                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::switch_cpus3.inst     12927159                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total     12927186                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.185185                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::switch_cpus3.inst     0.011716                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.011717                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::switch_cpus3.inst  9794.744246                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total  9794.420908                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::switch_cpus3.inst         2789                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total         2789                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::switch_cpus3.inst       148669                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total       148669                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::switch_cpus3.inst   1403599743                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total   1403599743                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::switch_cpus3.inst     0.011501                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.011500                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::switch_cpus3.inst  9441.105698                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total  9441.105698                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          510.415484                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs            12924397                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs            148674                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs             86.931118                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick       6930219187164                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst     1.055456                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.occupancies::switch_cpus3.inst   509.360029                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.002061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::switch_cpus3.inst     0.994844                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.996905                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::1          107                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2           84                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          234                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           84                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          51857418                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         51857418                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.demandHits::cpu3.dcache.prefetcher.prefetchers0         2908                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::cpu3.dcache.prefetcher.prefetchers1      1867649                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::cpu3.mmu.dtb.walker            7                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::cpu3.mmu.itb.walker            4                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.inst       140453                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.data       547565                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.mmu.dtb.walker      3684623                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.mmu.itb.walker        21234                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::total         6264443                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.overallHits::cpu3.dcache.prefetcher.prefetchers0         2908                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::cpu3.dcache.prefetcher.prefetchers1      1867649                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::cpu3.mmu.dtb.walker            7                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::cpu3.mmu.itb.walker            4                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.inst       140453                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.data       547565                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.mmu.dtb.walker      3684623                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.mmu.itb.walker        21234                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::total        6264443                       # number of overall hits (Count)
system.cpu3.l2cache.demandMisses::cpu3.inst            5                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.data            8                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.dcache.prefetcher.prefetchers0        19758                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.dcache.prefetcher.prefetchers1      1584309                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.mmu.dtb.walker            8                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.mmu.itb.walker            5                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.inst         8216                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.data       410683                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.mmu.dtb.walker       120009                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.mmu.itb.walker          942                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::total       2143943                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.inst            5                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.data            8                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.dcache.prefetcher.prefetchers0        19758                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.dcache.prefetcher.prefetchers1      1584309                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.mmu.dtb.walker            8                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.mmu.itb.walker            5                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.inst         8216                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.data       410683                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.mmu.dtb.walker       120009                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.mmu.itb.walker          942                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::total      2143943                       # number of overall misses (Count)
system.cpu3.l2cache.demandMissLatency::cpu3.dcache.prefetcher.prefetchers0   2575436670                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::cpu3.dcache.prefetcher.prefetchers1 182457728710                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.inst    668463427                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.data  45969642632                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.mmu.dtb.walker   9464256695                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.mmu.itb.walker     76826840                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::total 241212354974                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.dcache.prefetcher.prefetchers0   2575436670                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.dcache.prefetcher.prefetchers1 182457728710                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.inst    668463427                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.data  45969642632                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.mmu.dtb.walker   9464256695                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.mmu.itb.walker     76826840                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::total 241212354974                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.demandAccesses::cpu3.inst            5                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.data            8                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.dcache.prefetcher.prefetchers0        22666                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.dcache.prefetcher.prefetchers1      3451958                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.mmu.dtb.walker           15                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.mmu.itb.walker            9                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.inst       148669                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.data       958248                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.mmu.dtb.walker      3804632                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.mmu.itb.walker        22176                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::total      8408386                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.inst            5                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.data            8                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.dcache.prefetcher.prefetchers0        22666                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.dcache.prefetcher.prefetchers1      3451958                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.mmu.dtb.walker           15                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.mmu.itb.walker            9                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.inst       148669                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.data       958248                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.mmu.dtb.walker      3804632                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.mmu.itb.walker        22176                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::total      8408386                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.demandMissRate::cpu3.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.data            1                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.dcache.prefetcher.prefetchers0     0.871702                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.dcache.prefetcher.prefetchers1     0.458960                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.mmu.dtb.walker     0.533333                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.mmu.itb.walker     0.555556                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.inst     0.055264                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.data     0.428577                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.mmu.dtb.walker     0.031543                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.mmu.itb.walker     0.042478                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::total     0.254977                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.data            1                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.dcache.prefetcher.prefetchers0     0.871702                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.dcache.prefetcher.prefetchers1     0.458960                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.mmu.dtb.walker     0.533333                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.mmu.itb.walker     0.555556                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.inst     0.055264                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.data     0.428577                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.mmu.dtb.walker     0.031543                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.mmu.itb.walker     0.042478                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::total     0.254977                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 130349.057091                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 115165.494048                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.inst 81361.176607                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.data 111934.612906                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker 78862.891075                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.mmu.itb.walker 81557.154989                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::total 112508.753719                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 130349.057091                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 115165.494048                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.inst 81361.176607                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.data 111934.612906                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker 78862.891075                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.mmu.itb.walker 81557.154989                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::total 112508.753719                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.blockedCycles::no_mshrs       443983                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCauses::no_mshrs        15925                       # number of times access was blocked (Count)
system.cpu3.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.avgBlocked::no_mshrs    27.879623                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.unusedPrefetches           259070                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu3.l2cache.writebacks::writebacks       353160                       # number of writebacks (Count)
system.cpu3.l2cache.writebacks::total          353160                       # number of writebacks (Count)
system.cpu3.l2cache.demandMshrHits::cpu3.dcache.prefetcher.prefetchers0          531                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::cpu3.dcache.prefetcher.prefetchers1        52516                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::switch_cpus3.data          846                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::total        53894                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::cpu3.dcache.prefetcher.prefetchers0          531                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::cpu3.dcache.prefetcher.prefetchers1        52516                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::switch_cpus3.inst            1                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::switch_cpus3.data          846                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::total        53894                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers0        19227                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers1      1531793                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.inst         8215                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.data       409837                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.mmu.dtb.walker       120009                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.mmu.itb.walker          942                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::total      2090023                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0        19227                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers1      1531793                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.l2cache.prefetcher.prefetchers0       336102                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.l2cache.prefetcher.prefetchers1           85                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.inst         8215                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.data       409837                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.mmu.dtb.walker       120009                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.mmu.itb.walker          942                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::total      2426210                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrUncacheable::switch_cpus3.data           49                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.l2cache.overallMshrUncacheable::total           49                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0   2517959007                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 177542364867                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.inst    668396815                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.data  45881512789                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker   9464256695                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.mmu.itb.walker     76826840                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::total 236151317013                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0   2517959007                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 177542364867                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0  44371569766                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1     11456548                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.inst    668396815                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.data  45881512789                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker   9464256695                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.mmu.itb.walker     76826840                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::total 280534343327                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrUncacheableLatency::switch_cpus3.data      1239693                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.overallMshrUncacheableLatency::total      1239693                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.848275                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.443746                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.inst     0.055257                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.data     0.427694                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.031543                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.042478                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::total     0.248564                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.848275                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.443746                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.l2cache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.inst     0.055257                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.data     0.427694                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.031543                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.042478                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::total     0.288546                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 130959.536433                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 115904.932890                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.inst 81362.972002                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.data 111950.635958                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 78862.891075                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 81557.154989                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::total 112989.817343                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 130959.536433                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 115904.932890                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 132018.166408                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1 134782.917647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.inst 81362.972002                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.data 111950.635958                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 78862.891075                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 81557.154989                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::total 115626.571207                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrUncacheableLatency::switch_cpus3.data 25299.857143                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrUncacheableLatency::total 25299.857143                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.l2cache.replacements              2400618                       # number of replacements (Count)
system.cpu3.l2cache.CleanEvict.mshrMisses::writebacks          353                       # number of CleanEvict MSHR misses (Count)
system.cpu3.l2cache.CleanEvict.mshrMisses::total          353                       # number of CleanEvict MSHR misses (Count)
system.cpu3.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu3.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu3.l2cache.HardPFReq.mshrMisses::cpu3.l2cache.prefetcher.prefetchers0       336102                       # number of HardPFReq MSHR misses (Count)
system.cpu3.l2cache.HardPFReq.mshrMisses::cpu3.l2cache.prefetcher.prefetchers1           85                       # number of HardPFReq MSHR misses (Count)
system.cpu3.l2cache.HardPFReq.mshrMisses::total       336187                       # number of HardPFReq MSHR misses (Count)
system.cpu3.l2cache.HardPFReq.mshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0  44371569766                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.l2cache.HardPFReq.mshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1     11456548                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.l2cache.HardPFReq.mshrMissLatency::total  44383026314                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.l2cache.HardPFReq.mshrMissRate::cpu3.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.l2cache.HardPFReq.mshrMissRate::cpu3.l2cache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.l2cache.HardPFReq.avgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 132018.166408                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.HardPFReq.avgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1 134782.917647                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.HardPFReq.avgMshrMissLatency::total 132018.865435                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.hits::switch_cpus3.data         1269                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.hits::total         1269                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.misses::switch_cpus3.data           24                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.misses::total           24                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.accesses::switch_cpus3.data         1293                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.accesses::total         1293                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.missRate::switch_cpus3.data     0.018561                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.missRate::total     0.018561                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMisses::switch_cpus3.data           24                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMisses::total           24                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::switch_cpus3.data       480753                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::total       480753                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::switch_cpus3.data     0.018561                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::total     0.018561                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus3.data 20031.375000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::total 20031.375000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.hits::switch_cpus3.inst       140453                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.hits::total       140453                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.misses::cpu3.inst            5                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.misses::switch_cpus3.inst         8216                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.misses::total         8221                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.missLatency::switch_cpus3.inst    668463427                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.missLatency::total    668463427                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.accesses::cpu3.inst            5                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.accesses::switch_cpus3.inst       148669                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.accesses::total       148674                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.missRate::cpu3.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.missRate::switch_cpus3.inst     0.055264                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.missRate::total     0.055295                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::switch_cpus3.inst 81361.176607                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::total 81311.692860                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.mshrHits::switch_cpus3.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.cpu3.l2cache.ReadCleanReq.mshrHits::total            1                       # number of ReadCleanReq MSHR hits (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMisses::switch_cpus3.inst         8215                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMisses::total         8215                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus3.inst    668396815                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::total    668396815                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::switch_cpus3.inst     0.055257                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::total     0.055255                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus3.inst 81362.972002                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::total 81362.972002                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.hits::cpu3.dcache.prefetcher.prefetchers1           68                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::switch_cpus3.data        18397                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::total        18465                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.misses::cpu3.data            4                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::cpu3.dcache.prefetcher.prefetchers1            2                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::switch_cpus3.data        44644                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::total        44650                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.missLatency::cpu3.dcache.prefetcher.prefetchers1       135681                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::switch_cpus3.data   4966781174                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::total   4966916855                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.accesses::cpu3.data            4                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::cpu3.dcache.prefetcher.prefetchers1           70                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::switch_cpus3.data        63041                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::total        63115                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.missRate::cpu3.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::cpu3.dcache.prefetcher.prefetchers1     0.028571                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::switch_cpus3.data     0.708174                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::total     0.707439                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers1 67840.500000                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::switch_cpus3.data 111253.050220                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::total 111241.138970                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.mshrHits::switch_cpus3.data           22                       # number of ReadExReq MSHR hits (Count)
system.cpu3.l2cache.ReadExReq.mshrHits::total           22                       # number of ReadExReq MSHR hits (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers1            2                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::switch_cpus3.data        44622                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::total        44624                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers1       135681                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::switch_cpus3.data   4964222618                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::total   4964358299                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.028571                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::switch_cpus3.data     0.707825                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::total     0.707027                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 67840.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus3.data 111250.562906                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::total 111248.617314                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.hits::cpu3.mmu.dtb.walker            7                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::cpu3.mmu.itb.walker            4                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::switch_cpus3.mmu.dtb.walker      3684623                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::switch_cpus3.mmu.itb.walker        21234                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::total       3705868                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.misses::cpu3.mmu.dtb.walker            8                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::cpu3.mmu.itb.walker            5                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::switch_cpus3.mmu.dtb.walker       120009                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::switch_cpus3.mmu.itb.walker          942                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::total       120964                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.missLatency::switch_cpus3.mmu.dtb.walker   9464256695                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.missLatency::switch_cpus3.mmu.itb.walker     76826840                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.missLatency::total   9541083535                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.accesses::cpu3.mmu.dtb.walker           15                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::cpu3.mmu.itb.walker            9                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::switch_cpus3.mmu.dtb.walker      3804632                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::switch_cpus3.mmu.itb.walker        22176                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::total      3826832                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.missRate::cpu3.mmu.dtb.walker     0.533333                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::cpu3.mmu.itb.walker     0.555556                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::switch_cpus3.mmu.dtb.walker     0.031543                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::switch_cpus3.mmu.itb.walker     0.042478                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::total     0.031609                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.avgMissLatency::switch_cpus3.mmu.dtb.walker 78862.891075                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMissLatency::switch_cpus3.mmu.itb.walker 81557.154989                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMissLatency::total 78875.397102                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.mshrMisses::switch_cpus3.mmu.dtb.walker       120009                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::switch_cpus3.mmu.itb.walker          942                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::total       120951                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrUncacheable::switch_cpus3.data           34                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.l2cache.ReadReq.mshrUncacheable::total           34                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.l2cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker   9464256695                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.itb.walker     76826840                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissLatency::total   9541083535                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus3.data      1239693                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrUncacheableLatency::total      1239693                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.031543                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.042478                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.mshrMissRate::total     0.031606                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker 78862.891075                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker 81557.154989                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::total 78883.874751                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 36461.558824                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrUncacheableLatency::total 36461.558824                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers0         2908                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers1      1867581                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::switch_cpus3.data       529168                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::total      2399657                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.data            4                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers0        19758                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers1      1584307                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::switch_cpus3.data       366039                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::total      1970108                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers0   2575436670                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers1 182457593029                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::switch_cpus3.data  41002861458                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::total 226035891157                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers0        22666                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers1      3451888                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::switch_cpus3.data       895207                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::total      4369765                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers0     0.871702                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers1     0.458968                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::switch_cpus3.data     0.408888                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::total     0.450850                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers0 130349.057091                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers1 115165.553790                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::switch_cpus3.data 112017.739798                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::total 114732.741127                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers0          531                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers1        52516                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrHits::switch_cpus3.data          824                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrHits::total        53871                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0        19227                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers1      1531791                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::switch_cpus3.data       365215                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::total      1916233                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0   2517959007                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 177542229186                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus3.data  40917290171                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::total 220977478364                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.848275                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.443755                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.407967                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::total     0.438521                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 130959.536433                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 115904.995646                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 112036.170943                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::total 115318.689514                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.hits::switch_cpus3.data        43687                       # number of UpgradeReq hits (Count)
system.cpu3.l2cache.UpgradeReq.hits::total        43687                       # number of UpgradeReq hits (Count)
system.cpu3.l2cache.UpgradeReq.accesses::switch_cpus3.data        43687                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.accesses::total        43687                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.WriteReq.mshrUncacheable::switch_cpus3.data           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.l2cache.WriteReq.mshrUncacheable::total           15                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.l2cache.WritebackClean.hits::writebacks       148038                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.hits::total       148038                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.accesses::writebacks       148038                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackClean.accesses::total       148038                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.hits::writebacks       968080                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.hits::total       968080                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.accesses::writebacks       968080                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.accesses::total       968080                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.prefetchers0.pfIssued       480313                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfIdentified      1408043                       # number of prefetch candidates identified (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfBufferHit       782127                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfRemovedFull         9149                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfSpanPage       722253                       # number of prefetches that crossed the page (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.prefetchers1.pfIssued          338                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfIdentified          487                       # number of prefetch candidates identified (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfBufferHit          116                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfSpanPage       820847                       # number of prefetches that crossed the page (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.tags.tagsInUse       32360.657863                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.l2cache.tags.totalRefs           13308943                       # Total number of references to valid blocks. (Count)
system.cpu3.l2cache.tags.sampledRefs          2434664                       # Sample count of references to valid blocks. (Count)
system.cpu3.l2cache.tags.avgRefs             5.466439                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.l2cache.tags.warmupTick      6930219187164                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.l2cache.tags.occupancies::writebacks   185.854752                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.inst     0.107600                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.data     1.122487                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0   239.188750                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers1 20395.983314                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.l2cache.prefetcher.prefetchers0  3171.611697                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.l2cache.prefetcher.prefetchers1     0.970078                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.mmu.dtb.walker     5.251144                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.mmu.itb.walker     2.203625                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.inst   216.169800                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.data  6046.223583                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.mmu.dtb.walker  2066.051580                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.mmu.itb.walker    29.919453                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.avgOccs::writebacks     0.005672                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.inst     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.data     0.000034                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.007299                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers1     0.622436                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.l2cache.prefetcher.prefetchers0     0.096790                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.l2cache.prefetcher.prefetchers1     0.000030                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.000160                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.mmu.itb.walker     0.000067                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.inst     0.006597                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.data     0.184516                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.063051                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.000913                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::total      0.987569                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.occupanciesTaskId::1022        24101                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.occupanciesTaskId::1023         2078                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.occupanciesTaskId::1024         6587                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::0          248                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::1         2107                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::2        17921                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::3         3398                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::4          427                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::1          136                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::2         1253                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::3          625                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::4           59                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::0           61                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::1          508                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::2         4431                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::3         1369                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::4          218                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ratioOccsTaskId::1022     0.735504                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.ratioOccsTaskId::1023     0.063416                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.ratioOccsTaskId::1024     0.201019                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.tagAccesses        106651048                       # Number of tag accesses (Count)
system.cpu3.l2cache.tags.dataAccesses       106651048                       # Number of data accesses (Count)
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu3.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu3.mmu.dtb.readHits                        3                       # DTB read hits (Count)
system.cpu3.mmu.dtb.readMisses                      4                       # DTB read misses (Count)
system.cpu3.mmu.dtb.writeHits                       9                       # DTB write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     1                       # DTB write misses (Count)
system.cpu3.mmu.dtb.inserts                         5                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.readAccesses                    7                       # DTB read accesses (Count)
system.cpu3.mmu.dtb.writeAccesses                  10                       # DTB write accesses (Count)
system.cpu3.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu3.mmu.dtb.hits                           12                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.misses                          5                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.accesses                       17                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.walker.walks                    5                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb.walker.walksLongDescriptor            5                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.dtb.walker.walkWaitTime::samples            5                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb.walker.walkWaitTime::0            5    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb.walker.walkWaitTime::total            5                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb.walker.pendingWalks::samples  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb.walker.pendingWalks::mean    -0.000005                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb.walker.pendingWalks::0  -1858028034    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb.walker.pendingWalks::1         9181     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb.walker.pendingWalks::total  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb.walker.pageSizes::4KiB            5    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb.walker.pageSizes::total            5                       # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::Data            5                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::total            5                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::Data            5                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::total            5                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin::total           10                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.instHits                       24                       # ITB inst hits (Count)
system.cpu3.mmu.itb.instMisses                      3                       # ITB inst misses (Count)
system.cpu3.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu3.mmu.itb.inserts                         3                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu3.mmu.itb.instAccesses                   27                       # ITB inst accesses (Count)
system.cpu3.mmu.itb.hits                           24                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.misses                          3                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.accesses                       27                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.walker.walks                    3                       # Table walker walks requested (Count)
system.cpu3.mmu.itb.walker.walksLongDescriptor            3                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.itb.walker.walkWaitTime::samples            3                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb.walker.walkWaitTime::0            3    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb.walker.walkWaitTime::total            3                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb.walker.pendingWalks::samples  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb.walker.pendingWalks::mean    -0.000005                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb.walker.pendingWalks::0  -1858028580    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb.walker.pendingWalks::1         9727     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb.walker.pendingWalks::total  -1858018853                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb.walker.pageSizes::4KiB            3    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.itb.walker.pageSizes::total            3                       # Table walker page sizes translated (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::Inst            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::total            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::Inst            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::total            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin::total            6                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.pwrStateResidencyTicks::ON 1792341959125                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF  57146337167                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.toL2Bus.transDist::ReadReq        3826866                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadResp       8345304                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WriteReq            15                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WriteResp           15                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackDirty      1321240                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackClean       148162                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::CleanEvict      5831542                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::HardPFReq       648659                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeReq        43695                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeResp        43687                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExReq        63118                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExResp        63117                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadCleanReq       148674                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadSharedReq      4373721                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateReq         1294                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateResp         1293                       # Transaction distribution (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       445510                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     13388958                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.mmu.itb.walker.dma::system.cpu3.l2cache.cpu_side_port        44370                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.mmu.dtb.walker.dma::system.cpu3.l2cache.cpu_side_port      7609294                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount::total          21488132                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktSize_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port     18997504                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    345661700                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.mmu.itb.walker.dma::system.cpu3.l2cache.cpu_side_port       177480                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.mmu.dtb.walker.dma::system.cpu3.l2cache.cpu_side_port     30437176                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize::total          395273860                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.snoops                    3372272                       # Total snoops (Count)
system.cpu3.toL2Bus.snoopTraffic             22602368                       # Total snoop traffic (Byte)
system.cpu3.toL2Bus.snoopFanout::samples     11833233                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::mean        0.002860                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::stdev       0.053417                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::0           11799398     99.71%     99.71% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::1              33826      0.29%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::2                  9      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::total       11833233                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.toL2Bus.reqLayer0.occupancy    4464451034                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer0.occupancy    126027075                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer1.occupancy   4103333964                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer2.occupancy     12771433                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer3.occupancy   2156213496                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoopLayer0.occupancy         1638                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoop_filter.totRequests      9217101                       # Total number of requests made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleRequests      4629522                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiRequests         7619                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.totSnoops        26211                       # Total number of snoops made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleSnoops        26202                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiSnoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       273                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu0.dcache.prefetcher.prefetchers0           12                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.dcache.prefetcher.prefetchers1        34831                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.l2cache.prefetcher.prefetchers0        24467                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.dcache.prefetcher.prefetchers0        38383                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.dcache.prefetcher.prefetchers1       143195                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.l2cache.prefetcher.prefetchers0        23504                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.l2cache.prefetcher.prefetchers1          351                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.dcache.prefetcher.prefetchers0         7964                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.dcache.prefetcher.prefetchers1         7216                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.l2cache.prefetcher.prefetchers0         3122                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.l2cache.prefetcher.prefetchers1           12                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.dcache.prefetcher.prefetchers0         3619                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.dcache.prefetcher.prefetchers1       424904                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.l2cache.prefetcher.prefetchers0        68620                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.l2cache.prefetcher.prefetchers1            4                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.inst           317                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.data          7859                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.mmu.dtb.walker           15                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.mmu.itb.walker            6                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.inst          3556                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.data         83477                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.mmu.dtb.walker        22599                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.mmu.itb.walker          275                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.inst           294                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.data          5012                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.mmu.dtb.walker          178                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.mmu.itb.walker           17                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.inst          2615                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.data        130350                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.mmu.dtb.walker        57579                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.mmu.itb.walker          358                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                   1094711                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.dcache.prefetcher.prefetchers0           12                       # number of overall hits (Count)
system.l3.overallHits::cpu0.dcache.prefetcher.prefetchers1        34831                       # number of overall hits (Count)
system.l3.overallHits::cpu0.l2cache.prefetcher.prefetchers0        24467                       # number of overall hits (Count)
system.l3.overallHits::cpu1.dcache.prefetcher.prefetchers0        38383                       # number of overall hits (Count)
system.l3.overallHits::cpu1.dcache.prefetcher.prefetchers1       143195                       # number of overall hits (Count)
system.l3.overallHits::cpu1.l2cache.prefetcher.prefetchers0        23504                       # number of overall hits (Count)
system.l3.overallHits::cpu1.l2cache.prefetcher.prefetchers1          351                       # number of overall hits (Count)
system.l3.overallHits::cpu2.dcache.prefetcher.prefetchers0         7964                       # number of overall hits (Count)
system.l3.overallHits::cpu2.dcache.prefetcher.prefetchers1         7216                       # number of overall hits (Count)
system.l3.overallHits::cpu2.l2cache.prefetcher.prefetchers0         3122                       # number of overall hits (Count)
system.l3.overallHits::cpu2.l2cache.prefetcher.prefetchers1           12                       # number of overall hits (Count)
system.l3.overallHits::cpu3.dcache.prefetcher.prefetchers0         3619                       # number of overall hits (Count)
system.l3.overallHits::cpu3.dcache.prefetcher.prefetchers1       424904                       # number of overall hits (Count)
system.l3.overallHits::cpu3.l2cache.prefetcher.prefetchers0        68620                       # number of overall hits (Count)
system.l3.overallHits::cpu3.l2cache.prefetcher.prefetchers1            4                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.inst          317                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.data         7859                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.mmu.dtb.walker           15                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.mmu.itb.walker            6                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.inst         3556                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.data        83477                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.mmu.dtb.walker        22599                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.mmu.itb.walker          275                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.inst          294                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.data         5012                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.mmu.dtb.walker          178                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.mmu.itb.walker           17                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.inst         2615                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.data       130350                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.mmu.dtb.walker        57579                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.mmu.itb.walker          358                       # number of overall hits (Count)
system.l3.overallHits::total                  1094711                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                   3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data                  13                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.dcache.prefetcher.prefetchers0           17                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.dcache.prefetcher.prefetchers1        85625                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.l2cache.prefetcher.prefetchers0        85266                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.mmu.dtb.walker            8                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                   2                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data                   9                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.dcache.prefetcher.prefetchers0       170082                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.dcache.prefetcher.prefetchers1      1157817                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.l2cache.prefetcher.prefetchers0       236826                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.l2cache.prefetcher.prefetchers1          760                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.mmu.dtb.walker            5                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.inst                   6                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.data                   3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.dcache.prefetcher.prefetchers0        21093                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.dcache.prefetcher.prefetchers1       111398                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.l2cache.prefetcher.prefetchers0        17625                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.l2cache.prefetcher.prefetchers1           22                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.mmu.dtb.walker            6                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.inst                   5                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.data                   8                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.dcache.prefetcher.prefetchers0        15618                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.dcache.prefetcher.prefetchers1      1107863                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.l2cache.prefetcher.prefetchers0       266334                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.l2cache.prefetcher.prefetchers1           81                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.mmu.dtb.walker            8                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.mmu.itb.walker            5                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.inst          805                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.data        47012                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.mmu.dtb.walker          743                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.mmu.itb.walker           52                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.inst        14146                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.data       560687                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.mmu.dtb.walker        27057                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.mmu.itb.walker          947                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.inst          608                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.data        39591                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.mmu.dtb.walker         5562                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.mmu.itb.walker           75                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.inst         5600                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.data       279434                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.mmu.dtb.walker        62430                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.mmu.itb.walker          584                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                 4321852                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst                  3                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data                 13                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.dcache.prefetcher.prefetchers0           17                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.dcache.prefetcher.prefetchers1        85625                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.l2cache.prefetcher.prefetchers0        85266                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.mmu.dtb.walker            8                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.mmu.itb.walker            3                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                  2                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data                  9                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.dcache.prefetcher.prefetchers0       170082                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.dcache.prefetcher.prefetchers1      1157817                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.l2cache.prefetcher.prefetchers0       236826                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.l2cache.prefetcher.prefetchers1          760                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.mmu.dtb.walker            5                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.mmu.itb.walker            3                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.inst                  6                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.data                  3                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.dcache.prefetcher.prefetchers0        21093                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.dcache.prefetcher.prefetchers1       111398                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.l2cache.prefetcher.prefetchers0        17625                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.l2cache.prefetcher.prefetchers1           22                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.mmu.dtb.walker            6                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.mmu.itb.walker            4                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.inst                  5                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.data                  8                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.dcache.prefetcher.prefetchers0        15618                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.dcache.prefetcher.prefetchers1      1107863                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.l2cache.prefetcher.prefetchers0       266334                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.l2cache.prefetcher.prefetchers1           81                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.mmu.dtb.walker            8                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.mmu.itb.walker            5                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.inst          805                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.data        47012                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.mmu.dtb.walker          743                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.mmu.itb.walker           52                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.inst        14146                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.data       560687                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.mmu.dtb.walker        27057                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.mmu.itb.walker          947                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.inst          608                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.data        39591                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.mmu.dtb.walker         5562                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.mmu.itb.walker           75                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.inst         5600                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.data       279434                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.mmu.dtb.walker        62430                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.mmu.itb.walker          584                       # number of overall misses (Count)
system.l3.overallMisses::total                4321852                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.dcache.prefetcher.prefetchers0      3091184                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.dcache.prefetcher.prefetchers1  12010200434                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.l2cache.prefetcher.prefetchers0  13110798956                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.l2cache.prefetcher.prefetchers1        89817                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.dcache.prefetcher.prefetchers0  24200504755                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.dcache.prefetcher.prefetchers1 161550652201                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.l2cache.prefetcher.prefetchers0  35884872574                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.l2cache.prefetcher.prefetchers1    103628466                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.dcache.prefetcher.prefetchers0   2969019363                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.dcache.prefetcher.prefetchers1  16576565404                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.l2cache.prefetcher.prefetchers0   2715963209                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.l2cache.prefetcher.prefetchers1      4004707                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.dcache.prefetcher.prefetchers0   2349245282                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.dcache.prefetcher.prefetchers1 162110662207                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.l2cache.prefetcher.prefetchers0  43130916524                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.l2cache.prefetcher.prefetchers1     11337192                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.inst     87669877                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.data   6491762490                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.mmu.dtb.walker     99146254                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.mmu.itb.walker      5240473                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.inst   1428751596                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.data  78538312885                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.mmu.dtb.walker   3377074226                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.mmu.itb.walker    103849419                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.inst     66917389                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.data   5926421830                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.mmu.dtb.walker    719795569                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.mmu.itb.walker      8105440                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.inst    601916032                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.data  41082409166                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.mmu.dtb.walker   8219218628                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.mmu.itb.walker     67077017                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total       623555220566                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.dcache.prefetcher.prefetchers0      3091184                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.dcache.prefetcher.prefetchers1  12010200434                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.l2cache.prefetcher.prefetchers0  13110798956                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.l2cache.prefetcher.prefetchers1        89817                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.dcache.prefetcher.prefetchers0  24200504755                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.dcache.prefetcher.prefetchers1 161550652201                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.l2cache.prefetcher.prefetchers0  35884872574                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.l2cache.prefetcher.prefetchers1    103628466                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.dcache.prefetcher.prefetchers0   2969019363                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.dcache.prefetcher.prefetchers1  16576565404                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.l2cache.prefetcher.prefetchers0   2715963209                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.l2cache.prefetcher.prefetchers1      4004707                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.dcache.prefetcher.prefetchers0   2349245282                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.dcache.prefetcher.prefetchers1 162110662207                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.l2cache.prefetcher.prefetchers0  43130916524                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.l2cache.prefetcher.prefetchers1     11337192                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.inst     87669877                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.data   6491762490                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.mmu.dtb.walker     99146254                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.mmu.itb.walker      5240473                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.inst   1428751596                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.data  78538312885                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.mmu.dtb.walker   3377074226                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.mmu.itb.walker    103849419                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.inst     66917389                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.data   5926421830                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.mmu.dtb.walker    719795569                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.mmu.itb.walker      8105440                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.inst    601916032                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.data  41082409166                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.mmu.dtb.walker   8219218628                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.mmu.itb.walker     67077017                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total      623555220566                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst                 3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data                13                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.dcache.prefetcher.prefetchers0           29                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.dcache.prefetcher.prefetchers1       120456                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.l2cache.prefetcher.prefetchers0       109733                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.mmu.dtb.walker            8                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst                 2                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data                 9                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.dcache.prefetcher.prefetchers0       208465                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.dcache.prefetcher.prefetchers1      1301012                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.l2cache.prefetcher.prefetchers0       260330                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.l2cache.prefetcher.prefetchers1         1111                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.mmu.dtb.walker            5                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.inst                 6                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.data                 3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.dcache.prefetcher.prefetchers0        29057                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.dcache.prefetcher.prefetchers1       118614                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.l2cache.prefetcher.prefetchers0        20747                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.l2cache.prefetcher.prefetchers1           34                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.mmu.dtb.walker            6                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.mmu.itb.walker            4                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.inst                 5                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.data                 8                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.dcache.prefetcher.prefetchers0        19237                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.dcache.prefetcher.prefetchers1      1532767                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.l2cache.prefetcher.prefetchers0       334954                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.l2cache.prefetcher.prefetchers1           85                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.mmu.dtb.walker            8                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.mmu.itb.walker            5                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.inst         1122                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.data        54871                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.mmu.dtb.walker          758                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.mmu.itb.walker           58                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.inst        17702                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.data       644164                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.mmu.dtb.walker        49656                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.mmu.itb.walker         1222                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.inst          902                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.data        44603                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.mmu.dtb.walker         5740                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.mmu.itb.walker           92                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.inst         8215                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.data       409784                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.mmu.dtb.walker       120009                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.mmu.itb.walker          942                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               5416563                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst                3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data               13                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.dcache.prefetcher.prefetchers0           29                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.dcache.prefetcher.prefetchers1       120456                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.l2cache.prefetcher.prefetchers0       109733                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.mmu.dtb.walker            8                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst                2                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data                9                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.dcache.prefetcher.prefetchers0       208465                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.dcache.prefetcher.prefetchers1      1301012                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.l2cache.prefetcher.prefetchers0       260330                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.l2cache.prefetcher.prefetchers1         1111                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.mmu.dtb.walker            5                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.inst                6                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.data                3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.dcache.prefetcher.prefetchers0        29057                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.dcache.prefetcher.prefetchers1       118614                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.l2cache.prefetcher.prefetchers0        20747                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.l2cache.prefetcher.prefetchers1           34                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.mmu.dtb.walker            6                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.mmu.itb.walker            4                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.inst                5                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.data                8                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.dcache.prefetcher.prefetchers0        19237                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.dcache.prefetcher.prefetchers1      1532767                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.l2cache.prefetcher.prefetchers0       334954                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.l2cache.prefetcher.prefetchers1           85                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.mmu.dtb.walker            8                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.mmu.itb.walker            5                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.inst         1122                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.data        54871                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.mmu.dtb.walker          758                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.mmu.itb.walker           58                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.inst        17702                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.data       644164                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.mmu.dtb.walker        49656                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.mmu.itb.walker         1222                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.inst          902                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.data        44603                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.mmu.dtb.walker         5740                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.mmu.itb.walker           92                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.inst         8215                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.data       409784                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.mmu.dtb.walker       120009                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.mmu.itb.walker          942                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              5416563                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.dcache.prefetcher.prefetchers0     0.586207                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.dcache.prefetcher.prefetchers1     0.710840                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.777032                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.l2cache.prefetcher.prefetchers1            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.dcache.prefetcher.prefetchers0     0.815878                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.dcache.prefetcher.prefetchers1     0.889936                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.909715                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.684068                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.inst                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.data                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.dcache.prefetcher.prefetchers0     0.725918                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.dcache.prefetcher.prefetchers1     0.939164                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.849520                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.l2cache.prefetcher.prefetchers1     0.647059                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.inst                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.data                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.dcache.prefetcher.prefetchers0     0.811873                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.dcache.prefetcher.prefetchers1     0.722786                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.795136                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.l2cache.prefetcher.prefetchers1     0.952941                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.inst     0.717469                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.data     0.856773                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.mmu.dtb.walker     0.980211                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.mmu.itb.walker     0.896552                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.inst     0.799119                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.data     0.870410                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.mmu.dtb.walker     0.544889                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.mmu.itb.walker     0.774959                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.inst     0.674058                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.data     0.887631                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.mmu.dtb.walker     0.968990                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.mmu.itb.walker     0.815217                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.inst     0.681680                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.data     0.681906                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.mmu.dtb.walker     0.520211                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.mmu.itb.walker     0.619958                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.797896                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.dcache.prefetcher.prefetchers0     0.586207                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.dcache.prefetcher.prefetchers1     0.710840                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.777032                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.l2cache.prefetcher.prefetchers1            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.dcache.prefetcher.prefetchers0     0.815878                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.dcache.prefetcher.prefetchers1     0.889936                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.909715                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.684068                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.inst                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.data                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.dcache.prefetcher.prefetchers0     0.725918                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.dcache.prefetcher.prefetchers1     0.939164                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.849520                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.l2cache.prefetcher.prefetchers1     0.647059                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.inst                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.data                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.dcache.prefetcher.prefetchers0     0.811873                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.dcache.prefetcher.prefetchers1     0.722786                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.795136                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.l2cache.prefetcher.prefetchers1     0.952941                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.inst     0.717469                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.data     0.856773                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.mmu.dtb.walker     0.980211                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.mmu.itb.walker     0.896552                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.inst     0.799119                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.data     0.870410                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.mmu.dtb.walker     0.544889                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.mmu.itb.walker     0.774959                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.inst     0.674058                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.data     0.887631                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.mmu.dtb.walker     0.968990                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.mmu.itb.walker     0.815217                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.inst     0.681680                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.data     0.681906                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.mmu.dtb.walker     0.520211                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.mmu.itb.walker     0.619958                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.797896                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 181834.352941                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 140265.114558                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 153763.504281                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers1        89817                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 142287.277637                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 139530.385373                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers0 151524.210070                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers1 136353.244737                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 140758.515289                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers1 148804.874450                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 154097.203348                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers1 182032.136364                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 150419.085798                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 146327.354742                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.l2cache.prefetcher.prefetchers0 161942.960809                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.l2cache.prefetcher.prefetchers1 139965.333333                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.inst 108906.679503                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.data 138087.349826                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 133440.449529                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.mmu.itb.walker 100778.326923                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.inst 101000.395589                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.data 140075.145108                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker 124813.328381                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.mmu.itb.walker 109661.477297                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.inst 110061.495066                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.data 149691.137632                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 129413.083243                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.mmu.itb.walker 108072.533333                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.inst 107485.005714                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.data 147020.080470                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker 131654.951594                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.mmu.itb.walker 114857.905822                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    144279.633029                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 181834.352941                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 140265.114558                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 153763.504281                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers1        89817                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 142287.277637                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 139530.385373                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers0 151524.210070                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers1 136353.244737                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 140758.515289                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers1 148804.874450                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 154097.203348                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers1 182032.136364                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 150419.085798                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 146327.354742                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.l2cache.prefetcher.prefetchers0 161942.960809                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.l2cache.prefetcher.prefetchers1 139965.333333                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.inst 108906.679503                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.data 138087.349826                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 133440.449529                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.mmu.itb.walker 100778.326923                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.inst 101000.395589                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.data 140075.145108                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker 124813.328381                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.mmu.itb.walker 109661.477297                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.inst 110061.495066                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.data 149691.137632                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 129413.083243                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.mmu.itb.walker 108072.533333                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.inst 107485.005714                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.data 147020.080470                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker 131654.951594                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.mmu.itb.walker 114857.905822                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   144279.633029                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs            31633657                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs             1638009                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs              19.312261                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.unusedPrefetches                    4412263                       # number of HardPF blocks evicted w/o reference (Count)
system.l3.writebacks::writebacks               338281                       # number of writebacks (Count)
system.l3.writebacks::total                    338281                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.dcache.prefetcher.prefetchers1          476                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu0.l2cache.prefetcher.prefetchers0         1476                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.dcache.prefetcher.prefetchers0        16580                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.dcache.prefetcher.prefetchers1       120888                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.l2cache.prefetcher.prefetchers0        23171                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.l2cache.prefetcher.prefetchers1          101                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.dcache.prefetcher.prefetchers0         4603                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.dcache.prefetcher.prefetchers1         1642                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.l2cache.prefetcher.prefetchers0         3152                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.dcache.prefetcher.prefetchers0         2577                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.dcache.prefetcher.prefetchers1        71531                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.l2cache.prefetcher.prefetchers0        29521                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.l2cache.prefetcher.prefetchers1            4                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.inst          218                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.data          187                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.mmu.dtb.walker            8                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.mmu.itb.walker            7                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.inst         1356                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.data        27956                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.mmu.dtb.walker           82                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.mmu.itb.walker           76                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.inst          135                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.data          913                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.mmu.dtb.walker            9                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.mmu.itb.walker           13                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.inst          921                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.data         6771                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.mmu.dtb.walker           43                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.mmu.itb.walker           78                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                314495                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.dcache.prefetcher.prefetchers1          476                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu0.l2cache.prefetcher.prefetchers0         1476                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.dcache.prefetcher.prefetchers0        16580                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.dcache.prefetcher.prefetchers1       120888                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.l2cache.prefetcher.prefetchers0        23171                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.l2cache.prefetcher.prefetchers1          101                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.dcache.prefetcher.prefetchers0         4603                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.dcache.prefetcher.prefetchers1         1642                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.l2cache.prefetcher.prefetchers0         3152                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.dcache.prefetcher.prefetchers0         2577                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.dcache.prefetcher.prefetchers1        71531                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.l2cache.prefetcher.prefetchers0        29521                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.l2cache.prefetcher.prefetchers1            4                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.inst          218                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.data          187                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.mmu.dtb.walker            8                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.mmu.itb.walker            7                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.inst         1356                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.data        27956                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.mmu.dtb.walker           82                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.mmu.itb.walker           76                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.inst          135                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.data          913                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.mmu.dtb.walker            9                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.mmu.itb.walker           13                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.inst          921                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.data         6771                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.mmu.dtb.walker           43                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.mmu.itb.walker           78                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total               314495                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers0           17                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers1        85149                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.l2cache.prefetcher.prefetchers0        83790                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers0       153502                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers1      1036929                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.l2cache.prefetcher.prefetchers0       213655                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.l2cache.prefetcher.prefetchers1          659                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers0        16490                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers1       109756                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.l2cache.prefetcher.prefetchers0        14473                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.l2cache.prefetcher.prefetchers1           22                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers0        13041                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers1      1036332                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.l2cache.prefetcher.prefetchers0       236813                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.l2cache.prefetcher.prefetchers1           77                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.inst          587                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.data        46825                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.mmu.dtb.walker          735                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.mmu.itb.walker           45                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.inst        12790                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.data       532731                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.mmu.dtb.walker        26975                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.mmu.itb.walker          871                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.inst          473                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.data        38678                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.mmu.dtb.walker         5553                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.mmu.itb.walker           62                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.inst         4679                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.data       272663                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.mmu.dtb.walker        62387                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.mmu.itb.walker          506                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total             4007266                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0           17                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers1        85149                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers0        83790                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers0       153502                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers1      1036929                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers0       213655                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers1          659                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0        16490                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers1       109756                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers0        14473                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers1           22                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0        13041                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers1      1036332                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.l2cache.prefetcher.prefetchers0       236813                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.l2cache.prefetcher.prefetchers1           77                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::l3.prefetcher.prefetchers0       622087                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::l3.prefetcher.prefetchers1      4288170                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::l3.prefetcher.prefetchers2       491848                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.inst          587                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.data        46825                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.mmu.dtb.walker          735                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.mmu.itb.walker           45                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.inst        12790                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.data       532731                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.mmu.dtb.walker        26975                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.mmu.itb.walker          871                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.inst          473                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.data        38678                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.mmu.dtb.walker         5553                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.mmu.itb.walker           62                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.inst         4679                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.data       272663                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.mmu.dtb.walker        62387                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.mmu.itb.walker          506                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total            9409371                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::switch_cpus0.data           46                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus1.data           47                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus2.data           45                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus3.data           49                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total           187                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      3088743                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1  11962964121                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0  13017003947                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1        89661                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0  22784716488                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 151137713262                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0  33390345649                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1     96281415                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0   2591994476                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1  16433465577                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0   2418392844                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1      4001095                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0   2095556649                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 155450121923                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0  39909141188                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1     10863702                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.inst     71891179                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.data   6468237162                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker     98162731                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.mmu.itb.walker      4725329                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.inst   1326357426                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.data  76377914430                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker   3366867004                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.mmu.itb.walker     96962511                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.inst     56948006                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.data   5859043246                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker    718257520                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.mmu.itb.walker      7077601                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.inst    527065353                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.data  40434311991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker   8206839683                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.mmu.itb.walker     60576160                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total   594986978072                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      3088743                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1  11962964121                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0  13017003947                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1        89661                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0  22784716488                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 151137713262                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0  33390345649                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1     96281415                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0   2591994476                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1  16433465577                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0   2418392844                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1      4001095                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0   2095556649                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 155450121923                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0  39909141188                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1     10863702                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::l3.prefetcher.prefetchers0  89664711460                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::l3.prefetcher.prefetchers1 701185944514                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::l3.prefetcher.prefetchers2  68217094245                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.inst     71891179                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.data   6468237162                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker     98162731                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.mmu.itb.walker      4725329                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.inst   1326357426                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.data  76377914430                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker   3366867004                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.mmu.itb.walker     96962511                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.inst     56948006                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.data   5859043246                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker    718257520                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.mmu.itb.walker      7077601                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.inst    527065353                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.data  40434311991                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker   8206839683                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.mmu.itb.walker     60576160                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total  1454054728291                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus0.data      1023382                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus1.data       986315                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus2.data      1003413                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus3.data      1066229                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total      4079339                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.586207                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.706889                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.763581                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.l2cache.prefetcher.prefetchers1            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.736344                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.797017                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.820708                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.593159                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.567505                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.925321                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.697595                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.l2cache.prefetcher.prefetchers1     0.647059                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.677912                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.676118                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.707002                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.l2cache.prefetcher.prefetchers1     0.905882                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.inst     0.523173                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.data     0.853365                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.969657                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.775862                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.inst     0.722517                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.data     0.827011                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.543237                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.712766                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.inst     0.524390                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.data     0.867161                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.967422                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.673913                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.inst     0.569568                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.data     0.665382                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.519853                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.537155                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.739817                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.586207                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.706889                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.763581                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers1            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.736344                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.797017                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.820708                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.593159                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.567505                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.925321                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.697595                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers1     0.647059                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.677912                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.676118                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.707002                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.l2cache.prefetcher.prefetchers1     0.905882                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::l3.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::l3.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::l3.prefetcher.prefetchers2          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.inst     0.523173                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.data     0.853365                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.969657                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.775862                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.inst     0.722517                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.data     0.827011                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.543237                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.712766                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.inst     0.524390                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.data     0.867161                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.967422                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.673913                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.inst     0.569568                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.data     0.665382                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.519853                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.537155                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         1.737148                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 181690.764706                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 140494.475813                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 155352.714489                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1        89661                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 148432.701124                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 145755.122349                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 156281.601877                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 146102.298938                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 157185.838448                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 149727.263904                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 167096.859255                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1 181867.954545                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 160689.874166                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 150000.310637                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 168525.972763                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1 141087.038961                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.inst 122472.195911                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.data 138136.404955                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 133554.736054                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 105007.311111                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.inst 103702.691634                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.data 143370.508624                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 124814.346766                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 111323.204363                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.inst 120397.475687                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.data 151482.580433                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 129345.852692                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 114154.854839                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.inst 112644.871340                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.data 148294.091941                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 131547.272396                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 119715.731225                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 148477.035982                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 181690.764706                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 140494.475813                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 155352.714489                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1        89661                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 148432.701124                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 145755.122349                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 156281.601877                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 146102.298938                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 157185.838448                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 149727.263904                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 167096.859255                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1 181867.954545                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 160689.874166                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 150000.310637                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 168525.972763                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1 141087.038961                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::l3.prefetcher.prefetchers0 144135.324255                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::l3.prefetcher.prefetchers1 163516.358846                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::l3.prefetcher.prefetchers2 138695.479589                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.inst 122472.195911                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.data 138136.404955                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 133554.736054                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 105007.311111                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.inst 103702.691634                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.data 143370.508624                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 124814.346766                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 111323.204363                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.inst 120397.475687                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.data 151482.580433                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 129345.852692                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 114154.854839                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.inst 112644.871340                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.data 148294.091941                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 131547.272396                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 119715.731225                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 154532.617355                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus0.data 22247.434783                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus1.data 20985.425532                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus2.data 22298.066667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus3.data 21759.775510                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 21814.647059                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                        9298121                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks       906046                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total         906046                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.HardPFReq.mshrMisses::l3.prefetcher.prefetchers0       622087                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMisses::l3.prefetcher.prefetchers1      4288170                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMisses::l3.prefetcher.prefetchers2       491848                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMisses::total         5402105                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMissLatency::l3.prefetcher.prefetchers0  89664711460                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissLatency::l3.prefetcher.prefetchers1 701185944514                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissLatency::l3.prefetcher.prefetchers2  68217094245                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissLatency::total 859067750219                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissRate::l3.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.mshrMissRate::l3.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.mshrMissRate::l3.prefetcher.prefetchers2          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.mshrMissRate::total           inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.avgMshrMissLatency::l3.prefetcher.prefetchers0 144135.324255                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.HardPFReq.avgMshrMissLatency::l3.prefetcher.prefetchers1 163516.358846                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.HardPFReq.avgMshrMissLatency::l3.prefetcher.prefetchers2 138695.479589                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.HardPFReq.avgMshrMissLatency::total 159024.630254                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.hits::switch_cpus1.data          126                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::switch_cpus2.data          149                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::switch_cpus3.data           16                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::total               291                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.misses::cpu1.dcache.prefetcher.prefetchers0            3                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus0.data            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus1.data         1896                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus2.data          497                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus3.data            8                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total            2405                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.missLatency::switch_cpus1.data     16841993                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.missLatency::switch_cpus2.data      3564034                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.missLatency::switch_cpus3.data       114387                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.missLatency::total     20520414                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.accesses::cpu1.dcache.prefetcher.prefetchers0            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus0.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus1.data         2022                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus2.data          646                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus3.data           24                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total          2696                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::cpu1.dcache.prefetcher.prefetchers0            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus0.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus1.data     0.937685                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus2.data     0.769350                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus3.data     0.333333                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total      0.892062                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMissLatency::switch_cpus1.data  8882.907700                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMissLatency::switch_cpus2.data  7171.094567                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMissLatency::switch_cpus3.data 14298.375000                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMissLatency::total  8532.396674                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.mshrHits::switch_cpus1.data          239                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrHits::switch_cpus2.data           60                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrHits::switch_cpus3.data            1                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrHits::total           300                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers0            3                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus0.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus1.data         1657                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus2.data          437                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus3.data            7                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total         2105                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers0        53524                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus0.data        19095                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus1.data     29813522                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus2.data      8177945                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus3.data       122208                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total     38186294                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers0            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus0.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus1.data     0.819486                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus2.data     0.676471                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus3.data     0.291667                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total     0.780786                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 17841.333333                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus0.data        19095                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 17992.469523                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus2.data 18713.832952                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus3.data 17458.285714                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total 18140.757245                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu3.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus0.data         2434                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus1.data          440                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus2.data         3670                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus3.data        15454                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                 21999                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu1.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu3.data               4                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu3.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus0.data        13304                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus1.data          884                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus2.data         5591                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus3.data        29162                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               48947                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu1.dcache.prefetcher.prefetchers1       114933                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu3.dcache.prefetcher.prefetchers1       117663                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus0.data   1918859661                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus1.data    110607720                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus2.data    819226881                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus3.data   4413382528                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     7262309386                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu1.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu3.data             4                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu3.dcache.prefetcher.prefetchers1            2                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus0.data        15738                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus1.data         1324                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus2.data         9261                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus3.data        44616                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             70946                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu1.dcache.prefetcher.prefetchers1            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu3.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu3.dcache.prefetcher.prefetchers1     0.500000                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus0.data     0.845342                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus1.data     0.667674                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus2.data     0.603715                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus3.data     0.653622                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.689919                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers1       114933                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers1       117663                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus0.data 144231.784501                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus1.data 125121.855204                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus2.data 146526.002683                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus3.data 151340.186818                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 148370.878420                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrHits::switch_cpus0.data           20                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrHits::switch_cpus1.data           23                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrHits::switch_cpus2.data          526                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrHits::switch_cpus3.data          271                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrHits::total               840                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus0.data        13284                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus1.data          861                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus2.data         5065                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus3.data        28891                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           48103                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1       114795                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers1       117410                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus0.data   1915086133                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus1.data    108573848                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus2.data    781174856                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus3.data   4391113395                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   7196180437                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.500000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus0.data     0.844072                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus1.data     0.650302                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus2.data     0.546917                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus3.data     0.647548                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.678023                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1       114795                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1       117410                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus0.data 144164.869994                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus1.data 126102.030197                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus2.data 154229.981441                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus3.data 151988.972171                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 149599.410369                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadReq.mshrUncacheable::switch_cpus0.data           31                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus1.data           32                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus2.data           30                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus3.data           34                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total          127                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus0.data      1023382                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus1.data       986315                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus2.data      1003413                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus3.data      1066229                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total      4079339                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 33012.322581                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 30822.343750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 33447.100000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 31359.676471                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 32120.779528                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers0           12                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers1        34831                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.l2cache.prefetcher.prefetchers0        24467                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers0        38383                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers1       143195                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.l2cache.prefetcher.prefetchers0        23504                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.l2cache.prefetcher.prefetchers1          351                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers0         7964                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers1         7216                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.l2cache.prefetcher.prefetchers0         3122                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.l2cache.prefetcher.prefetchers1           12                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers0         3619                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers1       424903                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.l2cache.prefetcher.prefetchers0        68620                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.l2cache.prefetcher.prefetchers1            4                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.inst          317                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.data         5425                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.mmu.dtb.walker           15                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.mmu.itb.walker            6                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.inst         3556                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.data        83037                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.mmu.dtb.walker        22599                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.mmu.itb.walker          275                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.inst          294                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.data         1342                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.mmu.dtb.walker          178                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.mmu.itb.walker           17                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.inst         2615                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.data       114896                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.mmu.dtb.walker        57579                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.mmu.itb.walker          358                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total           1072712                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data           13                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers0           17                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers1        85625                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.l2cache.prefetcher.prefetchers0        85266                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.mmu.dtb.walker            8                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst            2                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data            9                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers0       170082                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers1      1157816                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.l2cache.prefetcher.prefetchers0       236826                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.l2cache.prefetcher.prefetchers1          760                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.mmu.dtb.walker            5                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.inst            6                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.data            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers0        21093                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers1       111398                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.l2cache.prefetcher.prefetchers0        17625                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.l2cache.prefetcher.prefetchers1           22                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.mmu.dtb.walker            6                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.mmu.itb.walker            4                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.inst            5                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.data            4                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers0        15618                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers1      1107862                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.l2cache.prefetcher.prefetchers0       266334                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.l2cache.prefetcher.prefetchers1           81                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.mmu.dtb.walker            8                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.mmu.itb.walker            5                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.inst          805                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.data        33708                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.mmu.dtb.walker          743                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.mmu.itb.walker           52                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.inst        14146                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.data       559803                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.mmu.dtb.walker        27057                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.mmu.itb.walker          947                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.inst          608                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.data        34000                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.mmu.dtb.walker         5562                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.mmu.itb.walker           75                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.inst         5600                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.data       250272                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.mmu.dtb.walker        62430                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.mmu.itb.walker          584                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total         4272905                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers0      3091184                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers1  12010200434                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.l2cache.prefetcher.prefetchers0  13110798956                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.l2cache.prefetcher.prefetchers1        89817                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers0  24200504755                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers1 161550537268                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.l2cache.prefetcher.prefetchers0  35884872574                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.l2cache.prefetcher.prefetchers1    103628466                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers0   2969019363                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers1  16576565404                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.l2cache.prefetcher.prefetchers0   2715963209                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.l2cache.prefetcher.prefetchers1      4004707                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers0   2349245282                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers1 162110544544                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.l2cache.prefetcher.prefetchers0  43130916524                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.l2cache.prefetcher.prefetchers1     11337192                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.inst     87669877                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.data   4572902829                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.mmu.dtb.walker     99146254                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.mmu.itb.walker      5240473                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.inst   1428751596                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.data  78427705165                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.mmu.dtb.walker   3377074226                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.mmu.itb.walker    103849419                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.inst     66917389                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.data   5107194949                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.mmu.dtb.walker    719795569                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.mmu.itb.walker      8105440                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.inst    601916032                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.data  36669026638                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.mmu.dtb.walker   8219218628                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.mmu.itb.walker     67077017                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total 616292911180                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data           13                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers0           29                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers1       120456                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.l2cache.prefetcher.prefetchers0       109733                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.mmu.dtb.walker            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers0       208465                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers1      1301011                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.l2cache.prefetcher.prefetchers0       260330                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.l2cache.prefetcher.prefetchers1         1111                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.mmu.dtb.walker            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.inst            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers0        29057                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers1       118614                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.l2cache.prefetcher.prefetchers0        20747                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.l2cache.prefetcher.prefetchers1           34                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.mmu.dtb.walker            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.mmu.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.inst            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers0        19237                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers1      1532765                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.l2cache.prefetcher.prefetchers0       334954                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.l2cache.prefetcher.prefetchers1           85                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.mmu.dtb.walker            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.mmu.itb.walker            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.inst         1122                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.data        39133                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.mmu.dtb.walker          758                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.mmu.itb.walker           58                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.inst        17702                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.data       642840                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.mmu.dtb.walker        49656                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.mmu.itb.walker         1222                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.inst          902                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.data        35342                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.mmu.dtb.walker         5740                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.mmu.itb.walker           92                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.inst         8215                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.data       365168                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.mmu.dtb.walker       120009                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.mmu.itb.walker          942                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total       5345617                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers0     0.586207                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers1     0.710840                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.l2cache.prefetcher.prefetchers0     0.777032                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.l2cache.prefetcher.prefetchers1            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers0     0.815878                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers1     0.889936                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.l2cache.prefetcher.prefetchers0     0.909715                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.l2cache.prefetcher.prefetchers1     0.684068                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers0     0.725918                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers1     0.939164                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.l2cache.prefetcher.prefetchers0     0.849520                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.l2cache.prefetcher.prefetchers1     0.647059                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers0     0.811873                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers1     0.722787                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.l2cache.prefetcher.prefetchers0     0.795136                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.l2cache.prefetcher.prefetchers1     0.952941                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.inst     0.717469                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.data     0.861370                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.mmu.dtb.walker     0.980211                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.mmu.itb.walker     0.896552                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.inst     0.799119                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.data     0.870828                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.mmu.dtb.walker     0.544889                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.mmu.itb.walker     0.774959                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.inst     0.674058                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.data     0.962028                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.mmu.dtb.walker     0.968990                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.mmu.itb.walker     0.815217                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.inst     0.681680                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.data     0.685361                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.mmu.dtb.walker     0.520211                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.mmu.itb.walker     0.619958                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.799329                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers0 181834.352941                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers1 140265.114558                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 153763.504281                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.l2cache.prefetcher.prefetchers1        89817                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers0 142287.277637                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers1 139530.406617                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.l2cache.prefetcher.prefetchers0 151524.210070                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.l2cache.prefetcher.prefetchers1 136353.244737                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers0 140758.515289                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers1 148804.874450                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 154097.203348                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.l2cache.prefetcher.prefetchers1 182032.136364                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers0 150419.085798                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers1 146327.380616                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.l2cache.prefetcher.prefetchers0 161942.960809                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.l2cache.prefetcher.prefetchers1 139965.333333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.inst 108906.679503                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.data 135662.241278                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 133440.449529                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.itb.walker 100778.326923                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.inst 101000.395589                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.data 140098.758251                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.dtb.walker 124813.328381                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.itb.walker 109661.477297                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.inst 110061.495066                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.data 150211.616147                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 129413.083243                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.itb.walker 108072.533333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.inst 107485.005714                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.data 146516.696386                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.dtb.walker 131654.951594                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.itb.walker 114857.905822                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 144232.766977                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.dcache.prefetcher.prefetchers1          476                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu0.l2cache.prefetcher.prefetchers0         1476                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.dcache.prefetcher.prefetchers0        16580                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.dcache.prefetcher.prefetchers1       120888                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.l2cache.prefetcher.prefetchers0        23171                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.l2cache.prefetcher.prefetchers1          101                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers0         4603                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers1         1642                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.l2cache.prefetcher.prefetchers0         3152                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers0         2577                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers1        71531                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.l2cache.prefetcher.prefetchers0        29521                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.l2cache.prefetcher.prefetchers1            4                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.inst          218                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.data          167                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.mmu.dtb.walker            8                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.mmu.itb.walker            7                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.inst         1356                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.data        27933                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.mmu.dtb.walker           82                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.mmu.itb.walker           76                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.inst          135                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.data          387                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.mmu.dtb.walker            9                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.mmu.itb.walker           13                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.inst          921                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.data         6500                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.mmu.dtb.walker           43                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.mmu.itb.walker           78                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total        313655                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0           17                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers1        85149                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers0        83790                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers0       153502                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1      1036928                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers0       213655                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers1          659                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0        16490                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers1       109756                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers0        14473                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers1           22                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0        13041                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers1      1036331                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.l2cache.prefetcher.prefetchers0       236813                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.l2cache.prefetcher.prefetchers1           77                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.inst          587                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.data        33541                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.mmu.dtb.walker          735                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.mmu.itb.walker           45                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.inst        12790                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.data       531870                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.mmu.dtb.walker        26975                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.mmu.itb.walker          871                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.inst          473                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.data        33613                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.mmu.dtb.walker         5553                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.mmu.itb.walker           62                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.inst         4679                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.data       243772                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.mmu.dtb.walker        62387                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.mmu.itb.walker          506                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total      3959163                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0      3088743                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers1  11962964121                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0  13017003947                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1        89661                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers0  22784716488                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 151137598467                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0  33390345649                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1     96281415                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0   2591994476                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers1  16433465577                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0   2418392844                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1      4001095                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0   2095556649                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 155450004513                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0  39909141188                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1     10863702                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.inst     71891179                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.data   4553151029                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker     98162731                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.itb.walker      4725329                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.inst   1326357426                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.data  76269340582                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker   3366867004                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.itb.walker     96962511                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.inst     56948006                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.data   5077868390                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker    718257520                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.itb.walker      7077601                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.inst    527065353                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.data  36043198596                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker   8206839683                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.itb.walker     60576160                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total 587790797635                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.586207                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.706889                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.763581                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers1            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.736344                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.797017                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.820708                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.593159                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.567505                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.925321                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.697595                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers1     0.647059                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.677912                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.676119                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.707002                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.l2cache.prefetcher.prefetchers1     0.905882                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.inst     0.523173                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.857103                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.969657                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.775862                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.inst     0.722517                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.827375                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.543237                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.712766                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.inst     0.524390                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.951078                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.967422                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.673913                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.inst     0.569568                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.667561                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.519853                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.537155                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.740637                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 181690.764706                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 140494.475813                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 155352.714489                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1        89661                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 148432.701124                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 145755.152206                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 156281.601877                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 146102.298938                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 157185.838448                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 149727.263904                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 167096.859255                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1 181867.954545                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 160689.874166                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 150000.342085                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 168525.972763                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1 141087.038961                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.inst 122472.195911                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 135748.815748                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 133554.736054                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker 105007.311111                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.inst 103702.691634                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 143398.463124                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 124814.346766                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker 111323.204363                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.inst 120397.475687                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 151068.586261                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 129345.852692                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker 114154.854839                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.inst 112644.871340                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 147856.187733                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker 131547.272396                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker 119715.731225                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 148463.399369                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::total                  1                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.misses::switch_cpus2.data           12                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.misses::total               12                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.missLatency::switch_cpus2.data        20748                       # number of SCUpgradeReq miss ticks (Tick)
system.l3.SCUpgradeReq.missLatency::total        20748                       # number of SCUpgradeReq miss ticks (Tick)
system.l3.SCUpgradeReq.accesses::switch_cpus2.data           13                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.missRate::switch_cpus2.data     0.923077                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.missRate::total       0.923077                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.avgMissLatency::switch_cpus2.data         1729                       # average SCUpgradeReq miss latency ((Tick/Count))
system.l3.SCUpgradeReq.avgMissLatency::total         1729                       # average SCUpgradeReq miss latency ((Tick/Count))
system.l3.SCUpgradeReq.mshrMisses::switch_cpus2.data           12                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMisses::total           12                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMissLatency::switch_cpus2.data       247674                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissLatency::total       247674                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissRate::switch_cpus2.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.mshrMissRate::total     0.923077                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.avgMshrMissLatency::switch_cpus2.data 20639.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.avgMshrMissLatency::total 20639.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::switch_cpus2.data            7                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                    7                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::switch_cpus0.data           69                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::switch_cpus2.data          156                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                225                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.missLatency::switch_cpus0.data        18163                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::switch_cpus2.data       191373                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::total        209536                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.accesses::switch_cpus0.data           69                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::switch_cpus2.data          163                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total              232                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::switch_cpus2.data     0.957055                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.969828                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMissLatency::switch_cpus0.data   263.231884                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::switch_cpus2.data  1226.750000                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::total   931.271111                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.mshrMisses::switch_cpus0.data           69                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::switch_cpus2.data          156                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total            225                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::switch_cpus0.data      1397946                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::switch_cpus2.data      3244299                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total      4642245                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::switch_cpus0.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::switch_cpus2.data     0.957055                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.969828                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 20260.086957                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::switch_cpus2.data 20796.788462                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total 20632.200000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WriteReq.mshrUncacheable::switch_cpus0.data           15                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus1.data           15                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus2.data           15                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus3.data           15                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total           60                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks       472241                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           472241                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       472241                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       472241                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.pfIssued                       0                       # number of hwpf issued (Count)
system.l3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers0.pfIssued       897239                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers0.pfIdentified      1287860                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers0.pfBufferHit       298184                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers0.pfRemovedFull        28372                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers0.pfSpanPage      2690470                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers1.pfIssued      5927594                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers1.pfIdentified     25026033                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers1.pfBufferHit     14664699                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers1.pfRemovedFull      3179403                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers1.pfSpanPage     18827407                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers2.pfIssued      2108716                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers2.pfIdentified     13574289                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers2.pfBufferHit      7713072                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers2.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers2.pfRemovedFull      2443352                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers2.pfSpanPage      3923418                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers2.ampm.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers2.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 258383.130033                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                     14841662                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                    9560854                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.552336                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                6930219187164                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks    4707.688052                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst        0.055858                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data        0.397759                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0     0.400532                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.dcache.prefetcher.prefetchers1  2037.656619                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers0  1857.196534                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers1     0.047993                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.mmu.dtb.walker     0.188497                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.mmu.itb.walker     0.068657                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst        0.044342                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data        0.330594                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.dcache.prefetcher.prefetchers0  4873.973329                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.dcache.prefetcher.prefetchers1 32723.920492                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers0  6610.465613                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers1    21.793500                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.mmu.dtb.walker     0.200282                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.mmu.itb.walker     0.198933                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.inst        0.155128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.data        0.082466                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0   372.755330                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.dcache.prefetcher.prefetchers1  2464.943027                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers0   308.910301                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers1     0.481136                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.mmu.dtb.walker     0.174230                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.mmu.itb.walker     0.122391                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.inst        0.127661                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.data        0.237889                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0   426.432614                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.dcache.prefetcher.prefetchers1 36007.672718                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.l2cache.prefetcher.prefetchers0  7711.246793                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.l2cache.prefetcher.prefetchers1     2.716633                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.mmu.dtb.walker     0.336985                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.mmu.itb.walker     0.117935                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::l3.prefetcher.prefetchers0 14687.110217                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::l3.prefetcher.prefetchers1 97766.572080                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::l3.prefetcher.prefetchers2 12132.277721                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.inst    14.385745                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.data  1090.384618                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.mmu.dtb.walker    17.407057                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.mmu.itb.walker     1.127894                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.inst   384.068522                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.data 17460.791398                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.mmu.dtb.walker   893.837591                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.mmu.itb.walker    31.517289                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.inst    11.681221                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.data   910.288603                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.mmu.dtb.walker   122.271436                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.mmu.itb.walker     1.514124                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.inst   136.566520                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.data  9927.140770                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.mmu.dtb.walker  2644.976114                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.mmu.itb.walker    18.070292                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.017958                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers1     0.007773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers0     0.007085                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers1     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.mmu.dtb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.mmu.itb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers0     0.018593                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers1     0.124832                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers0     0.025217                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers1     0.000083                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.mmu.dtb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.mmu.itb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.data            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.001422                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers1     0.009403                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers0     0.001178                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers1     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.mmu.dtb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.mmu.itb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.data            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.001627                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers1     0.137358                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.l2cache.prefetcher.prefetchers0     0.029416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.l2cache.prefetcher.prefetchers1     0.000010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.mmu.dtb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.mmu.itb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::l3.prefetcher.prefetchers0     0.056027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::l3.prefetcher.prefetchers1     0.372950                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::l3.prefetcher.prefetchers2     0.046281                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.inst     0.000055                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.data     0.004159                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.000066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.inst     0.001465                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.data     0.066608                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.003410                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.000120                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.inst     0.000045                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.data     0.003472                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.000466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.inst     0.000521                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.data     0.037869                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.010090                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.000069                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.985653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1022         226818                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1023           3152                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1024          32174                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1022::0                 1667                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::1                14825                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::2               139994                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::3                70290                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::4                   42                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::0                    9                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::1                  125                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::2                 1345                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::3                 1649                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::4                   24                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::0                  163                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 1635                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                16765                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                13593                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                   18                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1022         0.865242                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1023         0.012024                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1024         0.122734                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                  180611686                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                 180611686                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    338281.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.dcache.prefetcher.prefetchers0::samples        17.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.dcache.prefetcher.prefetchers1::samples     85270.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.l2cache.prefetcher.prefetchers0::samples     84440.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.l2cache.prefetcher.prefetchers1::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.dcache.prefetcher.prefetchers0::samples    154801.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.dcache.prefetcher.prefetchers1::samples   1043180.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.l2cache.prefetcher.prefetchers0::samples    214330.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.l2cache.prefetcher.prefetchers1::samples       663.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.dcache.prefetcher.prefetchers0::samples     16538.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.dcache.prefetcher.prefetchers1::samples    110012.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.l2cache.prefetcher.prefetchers0::samples     14531.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.l2cache.prefetcher.prefetchers1::samples        22.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.dcache.prefetcher.prefetchers0::samples     13067.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.dcache.prefetcher.prefetchers1::samples   1040510.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.l2cache.prefetcher.prefetchers0::samples    238341.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.l2cache.prefetcher.prefetchers1::samples        77.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l3.prefetcher.prefetchers0::samples    615119.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l3.prefetcher.prefetchers1::samples   4262684.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l3.prefetcher.prefetchers2::samples    479463.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples       587.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.data::samples     46832.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.dtb.walker::samples       735.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.itb.walker::samples        45.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.inst::samples     12793.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.data::samples    533861.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.dtb.walker::samples     26975.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.itb.walker::samples       871.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.inst::samples       474.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.data::samples     38760.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.dtb.walker::samples      5553.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.itb.walker::samples        62.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.inst::samples      4679.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.data::samples    272631.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.dtb.walker::samples     62387.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.itb.walker::samples       506.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001012358680                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        20331                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        20331                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            10132503                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             321759                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     9381452                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     338281                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   9381452                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   338281                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    635                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                      17.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      60.81                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               9381452                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               338281                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   74250                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   86117                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   95909                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  103681                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  105672                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  111144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  116993                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                  127580                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                  153822                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                  219457                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                 306103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                 383775                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                 458742                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                 532107                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                 594826                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                 641738                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                 667452                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                 650968                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                 617349                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                 578351                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                 542965                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                 503740                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                 499058                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                 654301                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                 154806                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                 121910                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                  97588                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                  75375                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                  55477                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                  35418                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                   8796                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                   5347                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   1686                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   1978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   5464                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   8125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  10140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  11568                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  12740                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  13696                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  14566                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  15326                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  15910                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  16456                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  16927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  17294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  17600                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  17881                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  18147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  18418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                  12748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                  10550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   8967                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   7692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   6684                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                   5804                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                   5075                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                   4489                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                   3950                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                   3488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                   3077                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                   2740                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                   2476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                   2253                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                   2024                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                   1815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                   1629                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                   1476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                   1375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                   1247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                   1131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                   1042                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                    976                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                    896                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                    842                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                    793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                    735                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                    682                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                    736                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                    764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                    718                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                    678                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                    603                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                    565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                    517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                   471                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                   425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                   395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                   360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                   328                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                   300                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                   269                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                   255                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                   257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        20331                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     461.397767                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    353.465346                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   2167.439054                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-8191        20329     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-16383            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::303104-311295            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         20331                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        20331                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.636073                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.551612                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.887806                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            17204     84.62%     84.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              337      1.66%     86.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              805      3.96%     90.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              573      2.82%     93.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              361      1.78%     94.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              301      1.48%     96.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              212      1.04%     97.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              160      0.79%     98.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24              111      0.55%     98.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               76      0.37%     99.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               51      0.25%     99.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               33      0.16%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               31      0.15%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               26      0.13%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30               17      0.08%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31               16      0.08%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                8      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                3      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36                2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         20331                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   40640                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               600412928                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             21649984                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              10506584545.90982628                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              378851581.47959638                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   57146267724                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       5879.41                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.dcache.prefetcher.prefetchers0         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.dcache.prefetcher.prefetchers1      5457280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.l2cache.prefetcher.prefetchers0      5404160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.l2cache.prefetcher.prefetchers1           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.dcache.prefetcher.prefetchers0      9907264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.dcache.prefetcher.prefetchers1     66763520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.l2cache.prefetcher.prefetchers0     13717120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.l2cache.prefetcher.prefetchers1        42432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.dcache.prefetcher.prefetchers0      1058432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.dcache.prefetcher.prefetchers1      7040768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.l2cache.prefetcher.prefetchers0       929984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.l2cache.prefetcher.prefetchers1         1408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.dcache.prefetcher.prefetchers0       836288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.dcache.prefetcher.prefetchers1     66592640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.l2cache.prefetcher.prefetchers0     15253824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.l2cache.prefetcher.prefetchers1         4928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l3.prefetcher.prefetchers0     39367616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l3.prefetcher.prefetchers1    272811072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l3.prefetcher.prefetchers2     30685632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst        37568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.data      2997248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.dtb.walker        47040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.itb.walker         2880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.inst       818752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.data     34167104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.dtb.walker      1726400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.itb.walker        55744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.inst        30336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.data      2480640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.dtb.walker       355392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.itb.walker         3968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.inst       299456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.data     17448384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.dtb.walker      3992768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.itb.walker        32384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     21646592                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.dcache.prefetcher.prefetchers0 19038.837194974411                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.dcache.prefetcher.prefetchers1 95496567.506792232394                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.l2cache.prefetcher.prefetchers0 94567024.279037594795                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.l2cache.prefetcher.prefetchers1 1119.931599704377                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.dcache.prefetcher.prefetchers0 173366531.565837264061                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.dcache.prefetcher.prefetchers1 1168290246.179611921310                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.l2cache.prefetcher.prefetchers0 240034939.764639109373                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.l2cache.prefetcher.prefetchers1 742514.650604001945                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.dcache.prefetcher.prefetchers0 18521428.795910988003                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.dcache.prefetcher.prefetchers1 123205915.146677926183                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.l2cache.prefetcher.prefetchers0 16273726.075304301456                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.l2cache.prefetcher.prefetchers1 24638.495193496296                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.dcache.prefetcher.prefetchers0 14634146.213337093592                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.dcache.prefetcher.prefetchers1 1165300028.808401346207                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.l2cache.prefetcher.prefetchers0 266925617.405140906572                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.l2cache.prefetcher.prefetchers1 86234.733177237023                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l3.prefetcher.prefetchers0 688891205.678556680679                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l3.prefetcher.prefetchers1 4773902191.906656265259                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l3.prefetcher.prefetchers2 536965764.589059710503                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 657399.849026469281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.data 52448636.677355386317                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.dtb.walker 823149.725782717112                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.itb.walker 50396.921986696965                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.inst 14327284.955018095672                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.data 597887803.749778389931                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.dtb.walker 30210154.902025569230                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.itb.walker 975460.423342512338                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.inst 530847.578259874717                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.data 43408548.804541654885                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.dtb.walker 6218980.173158405349                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.itb.walker 69435.759181671368                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.inst 5240159.955016779713                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.data 305328071.959003984928                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.dtb.walker 69869172.710756972432                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.itb.walker 566685.389450414805                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 378792225.104812026024                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.dcache.prefetcher.prefetchers0           17                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.dcache.prefetcher.prefetchers1        85270                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.l2cache.prefetcher.prefetchers0        84440                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.l2cache.prefetcher.prefetchers1            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.dcache.prefetcher.prefetchers0       154803                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.dcache.prefetcher.prefetchers1      1043184                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.l2cache.prefetcher.prefetchers0       214330                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.l2cache.prefetcher.prefetchers1          663                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.dcache.prefetcher.prefetchers0        16538                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.dcache.prefetcher.prefetchers1       110014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.l2cache.prefetcher.prefetchers0        14531                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.l2cache.prefetcher.prefetchers1           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.dcache.prefetcher.prefetchers0        13067                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.dcache.prefetcher.prefetchers1      1040781                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.l2cache.prefetcher.prefetchers0       238350                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.l2cache.prefetcher.prefetchers1           77                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l3.prefetcher.prefetchers0       615127                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l3.prefetcher.prefetchers1      4262731                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l3.prefetcher.prefetchers2       479474                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst          587                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.data        46832                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.dtb.walker          735                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.itb.walker           45                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.inst        12793                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.data       533864                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.dtb.walker        26975                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.itb.walker          871                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.inst          474                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.data        38763                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.dtb.walker         5553                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.itb.walker           62                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.inst         4679                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.data       272906                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.dtb.walker        62387                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.itb.walker          506                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       338281                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.dcache.prefetcher.prefetchers0      2299125                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.dcache.prefetcher.prefetchers1   6190757536                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.l2cache.prefetcher.prefetchers0   6947187994                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.l2cache.prefetcher.prefetchers1        45812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.dcache.prefetcher.prefetchers0  13191996611                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.dcache.prefetcher.prefetchers1  86021447731                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.l2cache.prefetcher.prefetchers0  19432466794                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.l2cache.prefetcher.prefetchers1     56648357                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.dcache.prefetcher.prefetchers0   1478149465                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.dcache.prefetcher.prefetchers1   9430301481                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.l2cache.prefetcher.prefetchers0   1400646962                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.l2cache.prefetcher.prefetchers1      2806127                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.dcache.prefetcher.prefetchers0   1272225411                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.dcache.prefetcher.prefetchers1  87703787382                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.l2cache.prefetcher.prefetchers0  22380073471                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.l2cache.prefetcher.prefetchers1      6716026                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l3.prefetcher.prefetchers0  52611375004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l3.prefetcher.prefetchers1 469655394890                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l3.prefetcher.prefetchers2  43925683859                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst     37049612                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.data   3297440344                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.dtb.walker     47957024                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.itb.walker      2549596                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.inst    711815801                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.data  43671809097                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.dtb.walker   1819355717                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.itb.walker     52834144                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.inst     29812936                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.data   3332354452                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.dtb.walker    383414907                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.itb.walker      3598950                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.inst    275614345                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.data  22583153304                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.dtb.walker   4255421735                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.itb.walker     33080176                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3418421343733                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.dcache.prefetcher.prefetchers0    135242.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.dcache.prefetcher.prefetchers1     72601.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.l2cache.prefetcher.prefetchers0     82273.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.l2cache.prefetcher.prefetchers1     45812.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.dcache.prefetcher.prefetchers0     85217.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.dcache.prefetcher.prefetchers1     82460.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.l2cache.prefetcher.prefetchers0     90666.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.l2cache.prefetcher.prefetchers1     85442.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.dcache.prefetcher.prefetchers0     89378.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.dcache.prefetcher.prefetchers1     85719.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.l2cache.prefetcher.prefetchers0     96390.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.l2cache.prefetcher.prefetchers1    127551.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.dcache.prefetcher.prefetchers0     97361.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.dcache.prefetcher.prefetchers1     84267.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.l2cache.prefetcher.prefetchers0     93895.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.l2cache.prefetcher.prefetchers1     87221.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l3.prefetcher.prefetchers0     85529.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l3.prefetcher.prefetchers1    110177.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l3.prefetcher.prefetchers2     91612.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     63116.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.data     70409.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.dtb.walker     65247.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.itb.walker     56657.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.inst     55641.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.data     81803.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.dtb.walker     67446.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.itb.walker     60659.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.inst     62896.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.data     85967.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.dtb.walker     69046.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.itb.walker     58047.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.inst     58904.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.data     82750.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.dtb.walker     68210.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.itb.walker     65375.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  10105271.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data          832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.dcache.prefetcher.prefetchers0         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.dcache.prefetcher.prefetchers1      5457280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.l2cache.prefetcher.prefetchers0      5404160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.l2cache.prefetcher.prefetchers1           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.mmu.dtb.walker          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.dcache.prefetcher.prefetchers0      9907392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.dcache.prefetcher.prefetchers1     66763776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.l2cache.prefetcher.prefetchers0     13717120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.l2cache.prefetcher.prefetchers1        42432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.dtb.walker          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.dcache.prefetcher.prefetchers0      1058432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.dcache.prefetcher.prefetchers1      7040896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.l2cache.prefetcher.prefetchers0       929984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.l2cache.prefetcher.prefetchers1         1408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.dtb.walker          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.itb.walker          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.dcache.prefetcher.prefetchers0       836288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.dcache.prefetcher.prefetchers1     66609984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.l2cache.prefetcher.prefetchers0     15254400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.l2cache.prefetcher.prefetchers1         4928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.dtb.walker          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.itb.walker          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l3.prefetcher.prefetchers0     39368128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l3.prefetcher.prefetchers1    272813504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l3.prefetcher.prefetchers2     30686336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst        37568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.data      2997248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.dtb.walker        47040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.itb.walker         2880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.inst       818752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.data     34167296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.dtb.walker      1726400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.itb.walker        55744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.inst        30336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.data      2480832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.dtb.walker       355392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.itb.walker         3968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.inst       299456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.data     17465984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.dtb.walker      3992768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.itb.walker        32384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      600417472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst        37568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus1.inst       818752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus2.inst        30336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus3.inst       299456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1187136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     21649984                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     21649984                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data           13                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.dcache.prefetcher.prefetchers0           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.dcache.prefetcher.prefetchers1        85270                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.l2cache.prefetcher.prefetchers0        84440                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.l2cache.prefetcher.prefetchers1            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.mmu.dtb.walker            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.dcache.prefetcher.prefetchers0       154803                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.dcache.prefetcher.prefetchers1      1043184                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.l2cache.prefetcher.prefetchers0       214330                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.l2cache.prefetcher.prefetchers1          663                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.dtb.walker            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.dcache.prefetcher.prefetchers0        16538                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.dcache.prefetcher.prefetchers1       110014                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.l2cache.prefetcher.prefetchers0        14531                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.l2cache.prefetcher.prefetchers1           22                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.dtb.walker            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.itb.walker            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.dcache.prefetcher.prefetchers0        13067                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.dcache.prefetcher.prefetchers1      1040781                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.l2cache.prefetcher.prefetchers0       238350                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.l2cache.prefetcher.prefetchers1           77                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.dtb.walker            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.itb.walker            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l3.prefetcher.prefetchers0       615127                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l3.prefetcher.prefetchers1      4262711                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l3.prefetcher.prefetchers2       479474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.inst          587                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.data        46832                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.dtb.walker          735                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.itb.walker           45                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.inst        12793                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.data       533864                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.dtb.walker        26975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.itb.walker          871                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.inst          474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.data        38763                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.dtb.walker         5553                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.itb.walker           62                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.inst         4679                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.data       272906                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.dtb.walker        62387                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.itb.walker          506                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         9381523                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       338281                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         338281                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst          3360                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data         14559                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.dcache.prefetcher.prefetchers0        19039                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.dcache.prefetcher.prefetchers1     95496568                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.l2cache.prefetcher.prefetchers0     94567024                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.l2cache.prefetcher.prefetchers1         1120                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.mmu.dtb.walker         8959                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.mmu.itb.walker         3360                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst          2240                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data         10079                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.dcache.prefetcher.prefetchers0    173368771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.dcache.prefetcher.prefetchers1   1168294726                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.l2cache.prefetcher.prefetchers0    240034940                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.l2cache.prefetcher.prefetchers1       742515                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.dtb.walker         5600                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.itb.walker         3360                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst          6720                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data          3360                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.dcache.prefetcher.prefetchers0     18521429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.dcache.prefetcher.prefetchers1    123208155                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.l2cache.prefetcher.prefetchers0     16273726                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.l2cache.prefetcher.prefetchers1        24638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.dtb.walker         6720                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.itb.walker         4480                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst          5600                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data          8959                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.dcache.prefetcher.prefetchers0     14634146                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.dcache.prefetcher.prefetchers1   1165603530                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.l2cache.prefetcher.prefetchers0    266935697                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.l2cache.prefetcher.prefetchers1        86235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.dtb.walker         8959                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.itb.walker         5600                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l3.prefetcher.prefetchers0    688900165                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l3.prefetcher.prefetchers1   4773944749                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l3.prefetcher.prefetchers2    536978084                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.inst       657400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.data     52448637                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.dtb.walker       823150                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.itb.walker        50397                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.inst     14327285                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.data    597891164                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.dtb.walker     30210155                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.itb.walker       975460                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.inst       530848                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.data     43411909                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.dtb.walker      6218980                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.itb.walker        69436                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.inst      5240160                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.data    305636053                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.dtb.walker     69869173                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.itb.walker       566685                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total       10506664061                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst         3360                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst         2240                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst         6720                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst         5600                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst       657400                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus1.inst     14327285                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus2.inst       530848                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus3.inst      5240160                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      20773611                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    378851581                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        378851581                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    378851581                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst         3360                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data        14559                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.dcache.prefetcher.prefetchers0        19039                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.dcache.prefetcher.prefetchers1     95496568                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.l2cache.prefetcher.prefetchers0     94567024                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.l2cache.prefetcher.prefetchers1         1120                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.dtb.walker         8959                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.itb.walker         3360                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst         2240                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data        10079                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.dcache.prefetcher.prefetchers0    173368771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.dcache.prefetcher.prefetchers1   1168294726                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.l2cache.prefetcher.prefetchers0    240034940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.l2cache.prefetcher.prefetchers1       742515                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.dtb.walker         5600                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.itb.walker         3360                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst         6720                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data         3360                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.dcache.prefetcher.prefetchers0     18521429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.dcache.prefetcher.prefetchers1    123208155                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.l2cache.prefetcher.prefetchers0     16273726                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.l2cache.prefetcher.prefetchers1        24638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.dtb.walker         6720                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.itb.walker         4480                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst         5600                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data         8959                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.dcache.prefetcher.prefetchers0     14634146                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.dcache.prefetcher.prefetchers1   1165603530                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.l2cache.prefetcher.prefetchers0    266935697                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.l2cache.prefetcher.prefetchers1        86235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.dtb.walker         8959                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.itb.walker         5600                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l3.prefetcher.prefetchers0    688900165                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l3.prefetcher.prefetchers1   4773944749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l3.prefetcher.prefetchers2    536978084                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst       657400                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.data     52448637                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.dtb.walker       823150                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.itb.walker        50397                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.inst     14327285                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.data    597891164                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.dtb.walker     30210155                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.itb.walker       975460                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.inst       530848                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.data     43411909                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.dtb.walker      6218980                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.itb.walker        69436                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.inst      5240160                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.data    305636053                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.dtb.walker     69869173                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.itb.walker       566685                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total      10885515643                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              9380806                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              338228                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       281140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       286440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       283616                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       291456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       305324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       300011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       300166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       307325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       294075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       285497                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       288830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       288941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       304260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       295231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       296546                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       300528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       293773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       293224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       290543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       294540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       284092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       287571                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       292813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       286373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       304511                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       307720                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       296514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       292034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       284477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       291416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       284478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       287341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        10419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         9790                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        10128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        11169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        10290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        10327                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        10906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        10712                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        10741                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        10256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        10326                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         9967                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        10454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        10760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        10217                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        10719                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        10437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        10306                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         9925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        10978                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        10852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        10855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        10853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        10608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        10582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        11478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        11321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        10393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        11007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        10764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        10586                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        10102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            738158213626                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           31256845592                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       902247272178                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                78688.14                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           96180.14                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             8281115                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              69331                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.28                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           20.50                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1368567                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   454.498406                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   256.416296                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   401.662133                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       469745     34.32%     34.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       164690     12.03%     46.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        96768      7.07%     53.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        76776      5.61%     59.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        64568      4.72%     63.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        56881      4.16%     67.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        50809      3.71%     71.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        44766      3.27%     74.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       343564     25.10%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1368567                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             600371584                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten           21646592                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW            10505.861070                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              378.792225                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   56.67                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               54.70                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.97                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               85.92                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    1057534496.928002                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1866916590.537614                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   12917375190.316824                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  394389341.135997                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4960103878.514275                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 26809446476.181614                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 144448181.606401                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  48150214155.220657                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   842.577287                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    225106241                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2568650000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54352580926                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    1076608784.160003                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1900609314.055215                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   12813243643.603230                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  403509451.631999                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4960103878.514275                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 26810761515.955261                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 143590092.979201                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  48108426680.899170                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   841.846051                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    222755038                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2568650000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54354932129                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  127                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             9333463                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                  60                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                 60                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        338281                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           8713435                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               227                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              12                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              48191                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             48177                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        9333366                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           2107                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.realview.gic.pio          374                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port     27817132                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total     27817506                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                27817506                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.realview.gic.pio          748                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port    622066816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total    622067564                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                622067564                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               15                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            9384090                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  9384090    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              9384090                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer11.occupancy             335733                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer14.occupancy        28301850066                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer14.utilization              0.5                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        47048218290                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       18435619                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      9059605                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               209327242                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded              112113683                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded             758                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued             123243906                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued          4418                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined        83587                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined       187514                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved          103                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples    209052202                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      0.589537                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     1.268321                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0        155598019     74.43%     74.43% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1         23480761     11.23%     85.66% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2         11139310      5.33%     90.99% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3          6112526      2.92%     93.91% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4          7377052      3.53%     97.44% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5          3294687      1.58%     99.02% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6          1403625      0.67%     99.69% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7           426222      0.20%     99.89% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8           220000      0.11%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total    209052202                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu          17298      0.12%      0.12% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult            17      0.00%      0.12% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv            504      0.00%      0.12% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd        53476      0.37%      0.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt            0      0.00%      0.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult      4299436     30.11%     30.61% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc      2397040     16.79%     47.40% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv        16558      0.12%     47.51% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc      3344443     23.42%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd             0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu             0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt             0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     70.93% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead       3901192     27.32%     98.26% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite       249141      1.74%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass           14      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu      6253301      5.07%      5.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult          507      0.00%      5.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv           85      0.00%      5.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd     12185267      9.89%     14.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp       199721      0.16%     15.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt          233      0.00%     15.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult      8552533      6.94%     22.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc     15543223     12.61%     34.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv        54465      0.04%     34.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc      2997352      2.43%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     37.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead     59155815     48.00%     85.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite     18301390     14.85%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total    123243906                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                0.588762                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   14279105                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.115861                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads       254602261                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites       18410038                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses     18379229                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads       215221275                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites       93791067                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses     93683040                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses           23513182                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses          114009815                       # Number of vector alu accesses (Count)
system.switch_cpus0.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.squashCycles                 3929                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.blockCycles                933199                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.unblockCycles           101863803                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.dispatchedInsts         112114815                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.dispSquashedInsts            1118                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.dispLoadInsts            48451923                       # Number of dispatched load instructions (Count)
system.switch_cpus0.dispStoreInsts           17854452                       # Number of dispatched store instructions (Count)
system.switch_cpus0.dispNonSpecInsts              530                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iqFullEvents                82302                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.lsqFullEvents           101719972                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.memOrderViolationEvents         3139                       # Number of memory order violations (Count)
system.switch_cpus0.predictedTakenIncorrect          121                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.predictedNotTakenIncorrect          826                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.branchMispredicts             947                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.numInsts                117886965                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts             54255925                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts             7125                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                        374                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                  72102321                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches                977550                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts            17846396                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  0.563171                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.instsToCommit           112065289                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.writebackCount          112062269                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.producerInst             75899912                       # Number of instructions producing a value (Count)
system.switch_cpus0.consumerInst             87986959                       # Number of instructions consuming a value (Count)
system.switch_cpus0.wbRate                   0.535345                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.wbFanout                 0.862627                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.timesIdled                   4821                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                 275040                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.committedInsts          110000001                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps            112030839                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      1.902975                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 1.902975                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      0.525493                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 0.525493                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads         106171846                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites         16250092                       # Number of integer regfile writes (Count)
system.switch_cpus0.vecRegfileReads         107295879                       # number of vector regfile reads (Count)
system.switch_cpus0.vecRegfileWrites         77180016                       # number of vector regfile writes (Count)
system.switch_cpus0.ccRegfileReads            1100673                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites           1208797                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads       1566812977                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites        36583181                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads     48451923                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores     17854452                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads       764794                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores       144886                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups         982017                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted       499035                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect         1242                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups       300020                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBHits         298828                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.996027                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed         149369                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect           40                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups       109788                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits       109353                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses          435                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted          124                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts        83771                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls          655                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts          806                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples    209039420                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     0.535933                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     1.747564                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0    184376226     88.20%     88.20% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1      4300190      2.06%     90.26% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2      4236564      2.03%     92.29% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3      2635307      1.26%     93.55% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4      2303406      1.10%     94.65% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      1457575      0.70%     95.35% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      1158946      0.55%     95.90% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7       672933      0.32%     96.22% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8      7898273      3.78%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total    209039420                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted    110000291                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted     112031129                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs           66260554                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads             48418401                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars                339                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches            975917                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions     93662023                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer           71921833                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls       148335                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu      6246018      5.58%      5.58% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult          479      0.00%      5.58% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv           84      0.00%      5.58% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd     12181893     10.87%     16.45% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp       199705      0.18%     16.63% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt          233      0.00%     16.63% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult      8550991      7.63%     24.26% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc     15540666     13.87%     38.13% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv        54465      0.05%     38.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc      2996041      2.67%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     40.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead     48418401     43.22%     84.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite     17842153     15.93%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total    112031129                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples      7898273                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles        17781912                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles    176804987                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles         10872689                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles      3588685                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles          3929                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved       298389                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred          440                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts     112148141                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts         1743                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles     35399148                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts             110157584                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches             982017                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches       557550                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles            173636370                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles           8730                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles              5444                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles         5227                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles          917                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles          731                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.cacheLines          7381903                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes         2231                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes              53                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples    209052202                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     0.536680                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     1.967306                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0       194023426     92.81%     92.81% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1           20433      0.01%     92.82% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2          303520      0.15%     92.97% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3          184984      0.09%     93.05% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4         1096068      0.52%     93.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5          148443      0.07%     93.65% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6          148128      0.07%     93.72% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7           21043      0.01%     93.73% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8        13106157      6.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total    209052202                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.004691                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               0.526246                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.lsq0.forwLoads             275142                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads          33512                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation         3139                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores         12295                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads        90280                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache       1095577                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.dtb.readHits         48534163                       # DTB read hits (Count)
system.switch_cpus0.mmu.dtb.readMisses        4895387                       # DTB read misses (Count)
system.switch_cpus0.mmu.dtb.writeHits        17846396                       # DTB write hits (Count)
system.switch_cpus0.mmu.dtb.writeMisses        454431                       # DTB write misses (Count)
system.switch_cpus0.mmu.dtb.inserts           3060501                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.dtb.prefetchFaults           27                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.dtb.permsFaults            60                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.readAccesses     53429550                       # DTB read accesses (Count)
system.switch_cpus0.mmu.dtb.writeAccesses     18300827                       # DTB write accesses (Count)
system.switch_cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.dtb.hits             66380559                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.misses            5349818                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.accesses         71730377                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.dtb.walker.walks      5349818                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongDescriptor      5349815                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           30                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3      3060471                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb.walker.squashedBefore      2289297                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::samples      3060521                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::mean 69720.877067                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::stdev 65070.174793                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::0-524287      3060110     99.99%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::524288-1.04858e+06          343      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::1.04858e+06-1.57286e+06           23      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::1.57286e+06-2.09715e+06           14      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::2.09715e+06-2.62144e+06           12      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::2.62144e+06-3.14573e+06           11      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::3.14573e+06-3.67002e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::3.67002e+06-4.1943e+06            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::4.1943e+06-4.71859e+06            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::4.71859e+06-5.24288e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::total      3060521                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::samples      5348592                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::mean 71632.534114                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::gmean 50337.310375                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::stdev 57445.603036                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::0-524287      5348079     99.99%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::524288-1.04858e+06          419      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::1.04858e+06-1.57286e+06           34      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::1.57286e+06-2.09715e+06           18      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::2.09715e+06-2.62144e+06           19      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::2.62144e+06-3.14573e+06           12      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::3.14573e+06-3.67002e+06            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::3.67002e+06-4.1943e+06            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::4.1943e+06-4.71859e+06            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::4.71859e+06-5.24288e+06            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::total      5348592                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::samples  55288311216                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::mean     6.840477                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::stdev     6.707514                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::0-1  15467439489     27.98%     27.98% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::2-3   7090622448     12.82%     40.80% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::4-5   7043447775     12.74%     53.54% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::6-7   6612145722     11.96%     65.50% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::8-9   4719501150      8.54%     74.04% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::10-11   2340296868      4.23%     78.27% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::12-13   2043201615      3.70%     81.96% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::14-15   2629346538      4.76%     86.72% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::16-17   1972786179      3.57%     90.29% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::18-19   2333578065      4.22%     94.51% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::20-21    353613351      0.64%     95.15% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::22-23    846133743      1.53%     96.68% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::24-25   1243759062      2.25%     98.93% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::26-27    130911144      0.24%     99.17% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::28-29    110983236      0.20%     99.37% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::30-31    350544831      0.63%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::total  55288311216                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pageSizes::4KiB      3060471    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.pageSizes::1GiB           30      0.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.pageSizes::total      3060501                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::Data      5349815                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::total      5349815                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::Data      3060501                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::total      3060501                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin::total      8410316                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.instHits          7381966                       # ITB inst hits (Count)
system.switch_cpus0.mmu.itb.instMisses            127                       # ITB inst misses (Count)
system.switch_cpus0.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus0.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus0.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus0.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus0.mmu.itb.inserts               110                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.itb.permsFaults            18                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.itb.instAccesses      7382093                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.itb.hits              7381966                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.misses                127                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.accesses          7382093                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.walker.walks          127                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb.walker.walksLongDescriptor          127                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.itb.walker.walksLongTerminatedAtLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb.walker.walksLongTerminatedAtLevel::Level3          109                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb.walker.squashedBefore            9                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::samples          118                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::mean  4569.279661                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::stdev 24079.893298                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::0-16383          113     95.76%     95.76% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::49152-65535            2      1.69%     97.46% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::98304-114687            1      0.85%     98.31% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::147456-163839            1      0.85%     99.15% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::163840-180223            1      0.85%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::total          118                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::samples          119                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::mean 61899.882353                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::gmean 31881.149411                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::stdev 70011.453667                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::0-32767           68     57.14%     57.14% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::32768-65535            5      4.20%     61.34% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::65536-98303           16     13.45%     74.79% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::98304-131071           13     10.92%     85.71% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::131072-163839            8      6.72%     92.44% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::163840-196607            1      0.84%     93.28% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::196608-229375            2      1.68%     94.96% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::229376-262143            4      3.36%     98.32% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::262144-294911            1      0.84%     99.16% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::327680-360447            1      0.84%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::total          119                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::samples    260544786                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::mean     8.089961                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::0  -1847252451   -709.00%   -709.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::1   2107797237    809.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::total    260544786                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pageSizes::4KiB          109     99.09%     99.09% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb.walker.pageSizes::2MiB            1      0.91%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb.walker.pageSizes::total          110                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::Inst          127                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::total          127                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::Inst          110                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::total          110                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin::total          237                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  57146347167                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles          3929                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles        19712699                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles      103296688                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      3858835                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles         12467196                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles     69712855                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts     112131038                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.IQFullEvents       2258315                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents      66020126                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents       2227706                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.renamedOperands    131309599                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups          420468320                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups        88204396                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.vecLookups       106910786                       # Number of vector rename lookups (Count)
system.switch_cpus0.rename.committedMaps    131191708                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps          117860                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing          39903                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing          514                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts         28640383                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads               313255689                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes              224242642                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts       110000001                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps         112030839                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               209327257                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded               32586050                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded            2407                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued              33260398                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued         14038                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined      1526816                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined       699711                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved          382                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    205094027                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      0.162171                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     0.732537                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0        191370136     93.31%     93.31% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1          4845896      2.36%     95.67% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2          4063671      1.98%     97.65% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3          2038073      0.99%     98.65% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4          1121521      0.55%     99.19% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5           710533      0.35%     99.54% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6           580404      0.28%     99.82% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7           258576      0.13%     99.95% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8           105217      0.05%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    205094027                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu         215834     67.39%     67.39% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult            34      0.01%     67.40% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv            490      0.15%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd             0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu             0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead         54701     17.08%     84.63% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite        49215     15.37%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass         1337      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu     21363848     64.23%     64.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult        35248      0.11%     64.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv         3138      0.01%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt           70      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult           47      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc         5466      0.02%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc          329      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead     10834811     32.58%     96.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite      1016104      3.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total     33260398                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                0.158892                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                     320274                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.009629                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads       271889601                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites       34085355                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses     32055872                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads           59534                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites          30669                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses        28134                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses           33548321                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses              31014                       # Number of vector alu accesses (Count)
system.switch_cpus1.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.squashCycles                80217                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.blockCycles                764016                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.unblockCycles            93104939                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.dispatchedInsts          32596471                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.dispSquashedInsts           23959                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.dispLoadInsts             9934323                       # Number of dispatched load instructions (Count)
system.switch_cpus1.dispStoreInsts            1011556                       # Number of dispatched store instructions (Count)
system.switch_cpus1.dispNonSpecInsts             1894                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iqFullEvents                82737                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.lsqFullEvents            92945394                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.memOrderViolationEvents          807                       # Number of memory order violations (Count)
system.switch_cpus1.predictedTakenIncorrect        46267                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.predictedNotTakenIncorrect        45705                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.branchMispredicts           91972                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.numInsts                 32302404                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts              9935685                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts            50514                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                       8014                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                  10921110                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches               9156601                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts              985425                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  0.154315                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.instsToCommit            32098920                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.writebackCount           32084006                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.producerInst             18441830                       # Number of instructions producing a value (Count)
system.switch_cpus1.consumerInst             32911620                       # Number of instructions consuming a value (Count)
system.switch_cpus1.wbRate                   0.153272                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.wbFanout                 0.560344                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.timesIdled                  45554                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                4233230                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.committedInsts           26360163                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps             31061522                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      7.941046                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 7.941046                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      0.125928                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 0.125928                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads          35789186                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites         22017978                       # Number of integer regfile writes (Count)
system.switch_cpus1.vecRegfileReads             15328                       # number of vector regfile reads (Count)
system.switch_cpus1.vecRegfileWrites            15069                       # number of vector regfile writes (Count)
system.switch_cpus1.ccRegfileReads           10639465                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites          10660740                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads        392227000                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites            3490                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads      9934323                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores      1011556                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads        25205                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores        49369                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups        9487994                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted      8671300                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect        90335                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups      3757715                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBHits        3715142                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.988671                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed         277818                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         2175                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups       225794                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits       193351                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        32443                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted        10081                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts      1534784                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls         2025                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts        79329                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    204842779                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     0.151669                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     0.980783                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0    197497136     96.41%     96.41% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1      2415033      1.18%     97.59% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2      1016789      0.50%     98.09% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3       565308      0.28%     98.37% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4       243361      0.12%     98.48% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5        90692      0.04%     98.53% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6       191097      0.09%     98.62% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7       236539      0.12%     98.74% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8      2586824      1.26%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    204842779                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted     26367027                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted      31068386                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs           10425946                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads              9512533                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars                849                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches           8929993                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions        26401                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer           28013615                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls       242312                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass           17      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu     20600393     66.31%     66.31% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult        34137      0.11%     66.42% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv         2910      0.01%     66.43% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     66.43% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     66.43% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt            2      0.00%     66.43% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            1      0.00%     66.43% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.43% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     66.43% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc         4714      0.02%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc          266      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.44% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead      9512533     30.62%     97.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite       913413      2.94%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total     31068386                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples      2586824                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles         8349036                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles    191084799                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles          4444016                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles      1135959                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles         80217                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved      3681324                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred        12382                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts      32965309                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts        37634                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles     13712984                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts              28345148                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches            9487994                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches      4186311                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles            189952615                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles         184976                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles           1298280                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles        11087                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles        10446                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles        16127                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.cacheLines          3863030                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes        60543                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes            4891                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    205094027                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     0.163059                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     0.945312                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0       197333532     96.22%     96.22% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1          687293      0.34%     96.55% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2         1015232      0.50%     97.05% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3         2465092      1.20%     98.25% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4          688502      0.34%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5          754503      0.37%     98.95% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6          133082      0.06%     99.02% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7          130000      0.06%     99.08% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8         1886791      0.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    205094027                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.045326                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               0.135411                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.lsq0.forwLoads              27277                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads         421757                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation          807                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores         98143                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads        46554                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache         25729                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.dtb.readHits          9888175                       # DTB read hits (Count)
system.switch_cpus1.mmu.dtb.readMisses         880696                       # DTB read misses (Count)
system.switch_cpus1.mmu.dtb.writeHits          986976                       # DTB write hits (Count)
system.switch_cpus1.mmu.dtb.writeMisses         27668                       # DTB write misses (Count)
system.switch_cpus1.mmu.dtb.inserts            256779                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.dtb.prefetchFaults          132                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.dtb.permsFaults           118                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.readAccesses     10768871                       # DTB read accesses (Count)
system.switch_cpus1.mmu.dtb.writeAccesses      1014644                       # DTB write accesses (Count)
system.switch_cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.dtb.hits             10875151                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.misses             908364                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.accesses         11783515                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.dtb.walker.walks       908364                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongDescriptor       908363                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1          147                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level2           77                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3       256555                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.squashedBefore       648888                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::samples       259476                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::mean  7141.669310                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::stdev 29402.315885                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::0-131071       255587     98.50%     98.50% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::131072-262143         3591      1.38%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::262144-393215           99      0.04%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::393216-524287          132      0.05%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::524288-655359           26      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::655360-786431           17      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::786432-917503            5      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::917504-1.04858e+06            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::1.04858e+06-1.17965e+06            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::1.17965e+06-1.31072e+06            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::1.57286e+06-1.70394e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::total       259476                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::samples       898274                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::mean 28870.923268                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::gmean 17475.525013                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::stdev 46063.920901                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::0-131071       848031     94.41%     94.41% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::131072-262143        47142      5.25%     99.65% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::262144-393215         1312      0.15%     99.80% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::393216-524287         1422      0.16%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::524288-655359          276      0.03%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::655360-786431           50      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::786432-917503           11      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::917504-1.04858e+06            5      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::1.04858e+06-1.17965e+06           17      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::1.17965e+06-1.31072e+06            4      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::1.57286e+06-1.70394e+06            4      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::total       898274                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::samples  55288177173                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::mean     0.427191                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::stdev     1.224437                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::0-3  53628938046     97.00%     97.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::4-7   1354716090      2.45%     99.45% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::8-11    163654218      0.30%     99.75% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::12-15    129758265      0.23%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::16-19      5016102      0.01%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::20-23       545727      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::24-27      4720989      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::28-31       760032      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::32-35        65247      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::36-39         2457      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::total  55288177173                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pageSizes::4KiB       256555     99.91%     99.91% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::2MiB           77      0.03%     99.94% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::1GiB          147      0.06%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::total       256779                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::Data       908363                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::total       908363                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::Data       256779                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::total       256779                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin::total      1165142                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.instHits          3867180                       # ITB inst hits (Count)
system.switch_cpus1.mmu.itb.instMisses          30451                       # ITB inst misses (Count)
system.switch_cpus1.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus1.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus1.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus1.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus1.mmu.itb.inserts             27189                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.itb.permsFaults           344                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.itb.instAccesses      3897631                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.itb.hits              3867180                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.misses              30451                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.accesses          3897631                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.walker.walks        30451                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb.walker.walksLongDescriptor        30443                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.itb.walker.walksLongTerminatedAtLevel::Level2           52                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb.walker.walksLongTerminatedAtLevel::Level3        27137                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb.walker.squashedBefore         1160                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::samples        29291                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::mean   477.691748                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::stdev  5656.441973                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::0-16383        29200     99.69%     99.69% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::16384-32767           16      0.05%     99.74% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::32768-49151            8      0.03%     99.77% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::49152-65535            6      0.02%     99.79% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::65536-81919           16      0.05%     99.85% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::81920-98303           12      0.04%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::98304-114687           11      0.04%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::114688-131071            9      0.03%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::131072-147455            4      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::147456-163839            2      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::163840-180223            3      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::180224-196607            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::196608-212991            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::229376-245759            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::245760-262143            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::total        29291                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::samples        28341                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::mean 17558.944639                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::gmean 13968.988036                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::stdev 26760.484375                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::0-32767        27282     96.26%     96.26% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::32768-65535           41      0.14%     96.41% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::65536-98303          292      1.03%     97.44% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::98304-131071          355      1.25%     98.69% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::131072-163839          167      0.59%     99.28% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::163840-196607           92      0.32%     99.60% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::196608-229375           37      0.13%     99.74% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::229376-262143           12      0.04%     99.78% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::262144-294911           11      0.04%     99.82% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::294912-327679           10      0.04%     99.85% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::327680-360447           10      0.04%     99.89% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::360448-393215            6      0.02%     99.91% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::393216-425983           12      0.04%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::425984-458751            6      0.02%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::458752-491519            4      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::491520-524287            4      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::total        28341                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::samples   5022498442                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::mean     1.267907                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::0  -1340483609    -26.69%    -26.69% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::1   6358655274    126.60%     99.91% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::2      3607422      0.07%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::3       687687      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::4        31668      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::total   5022498442                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pageSizes::4KiB        27137     99.81%     99.81% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.pageSizes::2MiB           52      0.19%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.pageSizes::total        27189                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::Inst        30443                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::total        30443                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::Inst        27189                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::total        27189                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin::total        57632                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  57146347167                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles         80217                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles         8881181                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles       94488446                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles       867108                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles          4939674                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles     95837401                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts      32789114                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents         5774                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents       8801497                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents      94681601                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents        141784                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.renamedOperands     33392920                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups           46343844                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups        35359968                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.vecLookups           15583                       # Number of vector rename lookups (Count)
system.switch_cpus1.rename.committedMaps     31705818                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps         1686986                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing          15681                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing         1745                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts          6848381                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads               234858139                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes               65458439                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts        26360163                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps          31061522                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               209327242                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded              270287748                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded            1168                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued             259295137                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued         16391                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined     48276099                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined     29103765                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved          248                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    209141686                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      1.239806                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     1.502061                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0         95263367     45.55%     45.55% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1         44280907     21.17%     66.72% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2         25795880     12.33%     79.06% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3         22308157     10.67%     89.72% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4         13563121      6.49%     96.21% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5          5922361      2.83%     99.04% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6          1484077      0.71%     99.75% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7           461280      0.22%     99.97% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8            62536      0.03%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    209141686                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu          92689     28.75%     28.75% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult            26      0.01%     28.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv            664      0.21%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu             0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt             0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     28.97% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead         57003     17.68%     46.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite       172001     53.35%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass           31      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu    212499193     81.95%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult     10422684      4.02%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv          120      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead     20816135      8.03%     94.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite     15556974      6.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total    259295137                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                1.238707                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                     322383                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.001243                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads       728070733                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites      318567475                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses    254593294                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses          259617489                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus2.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.squashCycles              3228624                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.blockCycles              24079249                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.unblockCycles              723240                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.dispatchedInsts         270289327                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.dispSquashedInsts         1333740                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.dispLoadInsts            21335006                       # Number of dispatched load instructions (Count)
system.switch_cpus2.dispStoreInsts           16417533                       # Number of dispatched store instructions (Count)
system.switch_cpus2.dispNonSpecInsts              714                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iqFullEvents                28796                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.lsqFullEvents              663026                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.memOrderViolationEvents         2508                       # Number of memory order violations (Count)
system.switch_cpus2.predictedTakenIncorrect      1913188                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.predictedNotTakenIncorrect      1510167                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.branchMispredicts         3423355                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.numInsts                255843517                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts             20542222                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts          3298593                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                        411                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                  35836762                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              38118430                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts            15294540                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  1.222218                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.instsToCommit           254683900                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.writebackCount          254593294                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.producerInst            160322865                       # Number of instructions producing a value (Count)
system.switch_cpus2.consumerInst            265190162                       # Number of instructions consuming a value (Count)
system.switch_cpus2.wbRate                   1.216245                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.wbFanout                 0.604558                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.timesIdled                   1662                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                 185556                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.committedInsts          219337058                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps            222012737                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.954363                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.954363                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      1.047819                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 1.047819                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads         354012499                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites        202001182                       # Number of integer regfile writes (Count)
system.switch_cpus2.vecRegfileWrites               44                       # number of vector regfile writes (Count)
system.switch_cpus2.ccRegfileReads           94346274                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites          94569369                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads       1096984582                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites             925                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads     21335006                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores     16417533                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads      1005099                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores       119783                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups       44135786                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted     34162544                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect      3228326                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups     30739232                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBHits       30643364                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.996881                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed         110368                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect          134                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups        84016                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits        79452                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses         4564                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted          775                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts     48276434                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls          920                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts      3226234                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    201888083                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     1.099684                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.067801                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0    119684440     59.28%     59.28% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1     43014789     21.31%     80.59% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2     12936352      6.41%     87.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3      5448986      2.70%     89.70% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4      4750891      2.35%     92.05% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      3109817      1.54%     93.59% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6       612279      0.30%     93.89% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7        91950      0.05%     93.94% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8     12238579      6.06%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    201888083                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted    219337377                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted     222013056                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs           31033256                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads             18360744                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars                596                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          33850808                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer          188558515                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls        76521                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu    181125621     81.58%     81.58% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult      9854095      4.44%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv           84      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead     18360744      8.27%     94.29% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite     12672512      5.71%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total    222013056                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples     12238579                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles       118644980                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles     31803047                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles         54146804                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles      1318231                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles       3228624                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     30141472                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred         2122                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts     285256101                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts         4330                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles    125329347                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts             286024758                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches           44135786                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches     30833184                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles             80543791                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles        6461464                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles             29697                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles         1029                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles         1174                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles         5916                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.cacheLines         41670503                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes      1655032                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes             261                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    209141686                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     1.381246                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     2.618471                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0       151881498     72.62%     72.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1         5445356      2.60%     75.23% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2         7354983      3.52%     78.74% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3         8964562      4.29%     83.03% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4         4509188      2.16%     85.18% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5         2017637      0.96%     86.15% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6         5766067      2.76%     88.91% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7         6513357      3.11%     92.02% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8        16689038      7.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    209141686                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.210846                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               1.366400                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.lsq0.forwLoads              40380                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads        2974238                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses          602                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation         2508                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores       3745021                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads         1282                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache          3404                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.dtb.readHits         20673791                       # DTB read hits (Count)
system.switch_cpus2.mmu.dtb.readMisses         127911                       # DTB read misses (Count)
system.switch_cpus2.mmu.dtb.writeHits        15315486                       # DTB write hits (Count)
system.switch_cpus2.mmu.dtb.writeMisses         37851                       # DTB write misses (Count)
system.switch_cpus2.mmu.dtb.inserts             39659                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.dtb.prefetchFaults        38285                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.dtb.permsFaults            10                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.dtb.readAccesses     20801702                       # DTB read accesses (Count)
system.switch_cpus2.mmu.dtb.writeAccesses     15353337                       # DTB write accesses (Count)
system.switch_cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.dtb.hits             35989277                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.dtb.misses             165762                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.dtb.accesses         36155039                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.dtb.walker.walks       165762                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongDescriptor       165761                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           30                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3        39629                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb.walker.squashedBefore       126067                       # Table walks squashed before starting (Count)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::samples        39695                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::mean   644.608742                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::stdev  5176.464571                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::0-16383        39261     98.91%     98.91% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::16384-32767          369      0.93%     99.84% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::32768-49151           24      0.06%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::49152-65535            3      0.01%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::81920-98303            6      0.02%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::98304-114687            7      0.02%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::114688-131071            7      0.02%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::131072-147455            8      0.02%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::147456-163839            5      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::163840-180223            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::180224-196607            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::212992-229375            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::total        39695                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::samples       153714                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::mean 28014.148776                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::gmean 12762.326775                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::stdev 50727.791809                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::0-65535       133284     86.71%     86.71% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::65536-131071        10761      7.00%     93.71% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::131072-196607         7815      5.08%     98.79% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::196608-262143          942      0.61%     99.41% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::262144-327679          275      0.18%     99.59% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::327680-393215          210      0.14%     99.72% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::393216-458751          284      0.18%     99.91% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::458752-524287           98      0.06%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::524288-589823           30      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::589824-655359           15      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::total       153714                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::samples  55281953046                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::mean     0.098861                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::stdev     0.712674                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::0-3  55048909599     99.58%     99.58% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::4-7    190893885      0.35%     99.92% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::8-11     17681937      0.03%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::12-15      2624076      0.00%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::16-19      2857764      0.01%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::20-23      2602236      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::24-27      3994809      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::28-31      2776956      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::32-35      9205560      0.02%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::36-39       280371      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::40-43       125853      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::total  55281953046                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pageSizes::4KiB        39629     99.92%     99.92% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.pageSizes::1GiB           30      0.08%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.pageSizes::total        39659                       # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::Data       165761                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::total       165761                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::Data        39659                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::total        39659                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin::total       205420                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.instHits         41670693                       # ITB inst hits (Count)
system.switch_cpus2.mmu.itb.instMisses            723                       # ITB inst misses (Count)
system.switch_cpus2.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus2.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus2.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus2.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus2.mmu.itb.inserts               549                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.itb.permsFaults            21                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.itb.instAccesses     41671416                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.itb.hits             41670693                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.itb.misses                723                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.itb.accesses         41671416                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.walker.walks          723                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.itb.walker.walksLongDescriptor          722                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus2.mmu.itb.walker.walksLongTerminatedAtLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.itb.walker.walksLongTerminatedAtLevel::Level3          548                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.itb.walker.squashedBefore           59                       # Table walks squashed before starting (Count)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::samples          664                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::mean  2446.721386                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::stdev 19781.178369                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::0-32767          654     98.49%     98.49% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::32768-65535            2      0.30%     98.80% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::65536-98303            2      0.30%     99.10% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::131072-163839            2      0.30%     99.40% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::163840-196607            2      0.30%     99.70% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::196608-229375            1      0.15%     99.85% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::294912-327679            1      0.15%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::total          664                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::samples          607                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::mean 30448.719934                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::gmean 16700.376556                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::stdev 50722.438892                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::0-32767          521     85.83%     85.83% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::32768-65535            9      1.48%     87.31% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::65536-98303           19      3.13%     90.44% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::98304-131071           17      2.80%     93.25% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::131072-163839           17      2.80%     96.05% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::163840-196607           13      2.14%     98.19% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::196608-229375            3      0.49%     98.68% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::229376-262143            4      0.66%     99.34% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::262144-294911            1      0.16%     99.51% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::294912-327679            1      0.16%     99.67% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::360448-393215            1      0.16%     99.84% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::393216-425983            1      0.16%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::total          607                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::samples  -3583547245                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::mean     0.483487                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::stdev     0.499238                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::0  -1850072814     51.63%     51.63% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::1  -1734349396     48.40%    100.02% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::2       874965     -0.02%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::total  -3583547245                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pageSizes::4KiB          548     99.82%     99.82% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.pageSizes::2MiB            1      0.18%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.pageSizes::total          549                       # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::Inst          722                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::total          722                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::Inst          549                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::total          549                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin::total         1271                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  57146347167                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles       3228624                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles       119693296                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles       26549826                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles       122767                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles         54347529                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles      5199644                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts     282782275                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents         2013                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents       3576458                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents         83317                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents       1427413                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.renamedOperands    332721107                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups          501674580                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups       393956595                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.committedMaps    263351821                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps        69369197                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing           4419                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing          647                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts          7196182                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads               459938637                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes              547833040                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts       219337058                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps         222012737                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles               209327242                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded               82823544                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded             924                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued              80182391                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued        982197                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined     24494831                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined     13865131                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved          236                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples    207825767                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      0.385815                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     1.120113                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0        174930271     84.17%     84.17% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1         13956430      6.72%     90.89% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2          6924308      3.33%     94.22% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3          4006658      1.93%     96.15% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4          3421395      1.65%     97.79% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5          2176482      1.05%     98.84% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6          1474388      0.71%     99.55% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7           543627      0.26%     99.81% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8           392208      0.19%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total    207825767                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu         107575     11.58%     11.58% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult            35      0.00%     11.58% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv            548      0.06%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu             0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt             0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     11.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead        460676     49.57%     61.21% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite       360524     38.79%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass          415      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu     45937946     57.29%     57.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult        41113      0.05%     57.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv           96      0.00%     57.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd            0      0.00%     57.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp        54860      0.07%     57.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt       100643      0.13%     57.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult        54711      0.07%     57.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     57.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc       140709      0.18%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc          256      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead     22243855     27.74%     85.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite     11607787     14.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total     80182391                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                0.383048                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                     929358                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.011591                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads       368640455                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites      106593700                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses     74482256                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads         1461649                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites         733460                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses       665145                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses           80371948                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses             739386                       # Number of vector alu accesses (Count)
system.switch_cpus3.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.squashCycles               436865                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.blockCycles              28062732                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.unblockCycles            42237023                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.dispatchedInsts          82828394                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.dispSquashedInsts           40433                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.dispLoadInsts            20598181                       # Number of dispatched load instructions (Count)
system.switch_cpus3.dispStoreInsts           11585626                       # Number of dispatched store instructions (Count)
system.switch_cpus3.dispNonSpecInsts              590                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iqFullEvents               104579                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.lsqFullEvents            42119191                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.memOrderViolationEvents         7911                       # Number of memory order violations (Count)
system.switch_cpus3.predictedTakenIncorrect       172148                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.predictedNotTakenIncorrect       342170                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.branchMispredicts          514318                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.numInsts                 76801096                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts             19692511                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts           322815                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                       3926                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                  30646851                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches              12633680                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts            10954340                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  0.366895                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.instsToCommit            75184377                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.writebackCount           75147401                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.producerInst             38073399                       # Number of instructions producing a value (Count)
system.switch_cpus3.consumerInst             66260056                       # Number of instructions consuming a value (Count)
system.switch_cpus3.wbRate                   0.358995                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.wbFanout                 0.574606                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.timesIdled                  28294                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                1501475                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.committedInsts           49895587                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps             58329454                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      4.195306                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 4.195306                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      0.238362                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 0.238362                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads          96906999                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites         55236647                       # Number of integer regfile writes (Count)
system.switch_cpus3.vecRegfileReads            517367                       # number of vector regfile reads (Count)
system.switch_cpus3.vecRegfileWrites           429062                       # number of vector regfile writes (Count)
system.switch_cpus3.ccRegfileReads           15875352                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites          14050370                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads        746365927                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites          260173                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads     20598181                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores     11585626                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads       519154                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores      1054624                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups       16842112                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted     11170467                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect       450559                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups      6261403                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBHits        6168859                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.985220                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed        1909406                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect        12155                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups      1392220                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits      1198957                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses       193263                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted        43109                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts     24672471                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls          688                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts       430527                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples    204250397                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     0.285581                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     1.322049                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0    190287246     93.16%     93.16% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1      4599636      2.25%     95.42% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2      1834188      0.90%     96.31% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3      1101768      0.54%     96.85% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4       631428      0.31%     97.16% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5       331840      0.16%     97.32% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6       410271      0.20%     97.53% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7       321920      0.16%     97.68% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8      4732100      2.32%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total    204250397                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted     49896227                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted      58330094                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs           23050952                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads             14390964                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars                348                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches           9907663                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions       611330                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer           53763713                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls      1311848                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu     34897836     59.83%     59.83% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult        39998      0.07%     59.90% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv           84      0.00%     59.90% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     59.90% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp        53681      0.09%     59.99% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt        98522      0.17%     60.16% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult        53464      0.09%     60.25% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.25% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     60.25% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc       135557      0.23%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead     14390964     24.67%     85.15% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite      8659988     14.85%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total     58330094                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples      4732100                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles        28513284                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles    162631486                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles         15359871                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles       884261                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles        436865                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved      5632761                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred        20456                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts      85396366                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts        66203                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles     41107039                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts              81766802                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches           16842112                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches      9277222                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles            165865352                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles         914572                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles            380034                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles         8099                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles         5168                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles         2789                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.cacheLines         12927159                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes       223052                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes            2092                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples    207825767                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     0.445982                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     1.589272                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0       188044344     90.48%     90.48% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1         2302339      1.11%     91.59% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2         3163589      1.52%     93.11% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3         1883644      0.91%     94.02% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4         3796854      1.83%     95.85% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5         1239737      0.60%     96.44% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6          720272      0.35%     96.79% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7          701442      0.34%     97.13% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8         5973546      2.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total    207825767                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.080458                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               0.390617                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.lsq0.forwLoads             986065                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads        6207184                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses         1679                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation         7911                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores       2925622                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads      1057304                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache         46462                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.dtb.readHits         19659099                       # DTB read hits (Count)
system.switch_cpus3.mmu.dtb.readMisses        2447471                       # DTB read misses (Count)
system.switch_cpus3.mmu.dtb.writeHits        10958557                       # DTB write hits (Count)
system.switch_cpus3.mmu.dtb.writeMisses        612162                       # DTB write misses (Count)
system.switch_cpus3.mmu.dtb.inserts           1260473                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.dtb.prefetchFaults           31                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.dtb.permsFaults            98                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.dtb.readAccesses     22106570                       # DTB read accesses (Count)
system.switch_cpus3.mmu.dtb.writeAccesses     11570719                       # DTB write accesses (Count)
system.switch_cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.dtb.hits             30617656                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.dtb.misses            3059633                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.dtb.accesses         33677289                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.dtb.walker.walks      3059633                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongDescriptor      3059633                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           30                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3      1260443                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb.walker.squashedBefore      1775592                       # Table walks squashed before starting (Count)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::samples      1284039                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::mean 24839.059480                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::stdev 51154.416850                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::0-131071      1234776     96.16%     96.16% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::131072-262143        37173      2.90%     99.06% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::262144-393215         7791      0.61%     99.67% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::393216-524287         2857      0.22%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::524288-655359          959      0.07%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::655360-786431          338      0.03%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::786432-917503          105      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::917504-1.04858e+06           26      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::1.04858e+06-1.17965e+06            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::1.17965e+06-1.31072e+06            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::1.31072e+06-1.44179e+06            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::total      1284039                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::samples      2202683                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::mean 43939.607689                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::gmean 27182.210235                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::stdev 62292.458877                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::0-131071      2044404     92.81%     92.81% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::131072-262143       123574      5.61%     98.42% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::262144-393215        21749      0.99%     99.41% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::393216-524287         8553      0.39%     99.80% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::524288-655359         2902      0.13%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::655360-786431         1016      0.05%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::786432-917503          357      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::917504-1.04858e+06           91      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::1.04858e+06-1.17965e+06           18      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::1.17965e+06-1.31072e+06           10      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::1.31072e+06-1.44179e+06            6      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::1.44179e+06-1.57286e+06            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::total      2202683                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::samples  55288315857                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::mean     2.564719                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::stdev     3.726561                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::0-3  43397663538     78.49%     78.49% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::4-7   5626760958     10.18%     88.67% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::8-11   3647395752      6.60%     95.27% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::12-15   1991778516      3.60%     98.87% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::16-19    441378210      0.80%     99.67% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::20-23    127471344      0.23%     99.90% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::24-27     42800394      0.08%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::28-31     11165427      0.02%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::32-35      1778868      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::36-39       122850      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::total  55288315857                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pageSizes::4KiB      1260443    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.pageSizes::1GiB           30      0.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.pageSizes::total      1260473                       # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::Data      3059633                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::total      3059633                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::Data      1260473                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::total      1260473                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin::total      4320106                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.instHits         12928859                       # ITB inst hits (Count)
system.switch_cpus3.mmu.itb.instMisses           7979                       # ITB inst misses (Count)
system.switch_cpus3.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus3.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus3.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus3.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus3.mmu.itb.inserts              6937                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.itb.permsFaults            75                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.itb.instAccesses     12936838                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.itb.hits             12928859                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.itb.misses               7979                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.itb.accesses         12936838                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.walker.walks         7979                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.itb.walker.walksLongDescriptor         7979                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus3.mmu.itb.walker.walksLongTerminatedAtLevel::Level2           15                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.itb.walker.walksLongTerminatedAtLevel::Level3         6922                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.itb.walker.squashedBefore          196                       # Table walks squashed before starting (Count)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::samples         7783                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::mean  1037.982269                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::stdev 12072.480899                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::0-65535         7745     99.51%     99.51% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::65536-131071           29      0.37%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::131072-196607            6      0.08%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::262144-327679            1      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::458752-524287            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::524288-589823            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::total         7783                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::samples         7133                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::mean 25080.521099                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::gmean 16188.942793                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::stdev 43884.143829                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::0-65535         6483     90.89%     90.89% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::65536-131071          393      5.51%     96.40% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::131072-196607          191      2.68%     99.07% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::196608-262143           25      0.35%     99.43% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::262144-327679           10      0.14%     99.57% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::327680-393215            6      0.08%     99.65% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::393216-458751           14      0.20%     99.85% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::458752-524287            6      0.08%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::524288-589823            5      0.07%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::total         7133                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::samples  49650844853                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::mean     1.031783                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::0  -1575025041     -3.17%     -3.17% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::1  51223407980    103.17%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::2      2085993      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::3       262899      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::4        54327      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::5        58695      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::total  49650844853                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pageSizes::4KiB         6922     99.78%     99.78% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.pageSizes::2MiB           15      0.22%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.pageSizes::total         6937                       # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::Inst         7979                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::total         7979                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::Inst         6937                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::total         6937                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin::total        14916                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  57146347167                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles        436865                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles        29207508                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles       76528929                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles     22026927                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles         15355089                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles     64270449                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts      83833203                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents       584357                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents       2286434                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents      59102855                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents       3906757                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.renamedOperands     79371508                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups          125024557                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups       101581626                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.vecLookups          526953                       # Number of vector rename lookups (Count)
system.switch_cpus3.rename.committedMaps     54092108                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps        25279211                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing          66883                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing          550                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts          8412098                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads               282520463                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes              169586317                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts        49895587                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps          58329454                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol3bus.transDist::ReadReq                 127                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp            5346292                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq                 60                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp                60                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty       810522                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict         13774764                       # Transaction distribution (Count)
system.tol3bus.transDist::HardPFReq           7144442                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq              233                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeReq             13                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp             246                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             70962                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            70962                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq       5346170                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateReq          2696                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateResp         2696                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port       828620                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port      7424274                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port       628780                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port      7245438                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total               16127112                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port     21853176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port    159716156                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port     17446964                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port    177867588                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total               376883884                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                        16443133                       # Total snoops (Count)
system.tol3bus.snoopTraffic                  21686400                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples          22855603                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.054679                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.236211                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                21640589     94.68%     94.68% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                 1191637      5.21%     99.90% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                   12952      0.06%     99.95% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::3                    9524      0.04%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::4                     901      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               4                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total            22855603                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 6987365534058                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy         3843157583                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         236221524                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy        2041548311                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer2.occupancy         181061454                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer3.occupancy        1991296022                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests      12192531                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests      5767994                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests        29621                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops         1197227                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops      1187096                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops        10131                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
