#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Jan 24 18:45:02 2026
# Process ID: 51520
# Current directory: C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/divby13_divby13_0_0_synth_1
# Command line: vivado.exe -log divby13_divby13_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source divby13_divby13_0_0.tcl
# Log file: C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/divby13_divby13_0_0_synth_1/divby13_divby13_0_0.vds
# Journal file: C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/divby13_divby13_0_0_synth_1\vivado.jou
# Running On        :icarus
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) Ultra 9 275HX
# CPU Frequency     :3072 MHz
# CPU Physical cores:24
# CPU Logical cores :24
# Host memory       :33673 MB
# Swap memory       :9180 MB
# Total Virtual     :42853 MB
# Available Virtual :6284 MB
#-----------------------------------------------------------
source divby13_divby13_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGAHW/HW3/Vitis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: divby13_divby13_0_0
Command: synth_design -top divby13_divby13_0_0 -part xczu3eg-sfvc784-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52008
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1973.793 ; gain = 392.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'divby13_divby13_0_0' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ip/divby13_divby13_0_0/synth/divby13_divby13_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'divby13' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ipshared/994a/hdl/verilog/divby13.v:9]
INFO: [Synth 8-6157] synthesizing module 'divby13_control_s_axi' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ipshared/994a/hdl/verilog/divby13_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ipshared/994a/hdl/verilog/divby13_control_s_axi.v:177]
INFO: [Synth 8-6155] done synthesizing module 'divby13_control_s_axi' (0#1) [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ipshared/994a/hdl/verilog/divby13_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'divby13_srem_32ns_5ns_5_36_seq_1' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ipshared/994a/hdl/verilog/divby13_srem_32ns_5ns_5_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'divby13_srem_32ns_5ns_5_36_seq_1_divseq' [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ipshared/994a/hdl/verilog/divby13_srem_32ns_5ns_5_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'divby13_srem_32ns_5ns_5_36_seq_1_divseq' (0#1) [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ipshared/994a/hdl/verilog/divby13_srem_32ns_5ns_5_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'divby13_srem_32ns_5ns_5_36_seq_1' (0#1) [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ipshared/994a/hdl/verilog/divby13_srem_32ns_5ns_5_36_seq_1.v:88]
INFO: [Synth 8-6155] done synthesizing module 'divby13' (0#1) [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ipshared/994a/hdl/verilog/divby13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'divby13_divby13_0_0' (0#1) [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ip/divby13_divby13_0_0/synth/divby13_divby13_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ipshared/994a/hdl/verilog/divby13_srem_32ns_5ns_5_36_seq_1.v:162]
WARNING: [Synth 8-7129] Port AWADDR[1] in module divby13_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module divby13_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.363 ; gain = 507.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.363 ; gain = 507.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.363 ; gain = 507.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2088.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ip/divby13_divby13_0_0/constraints/divby13_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ip/divby13_divby13_0_0/constraints/divby13_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/divby13_divby13_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/divby13_divby13_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2193.367 ; gain = 0.258
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.367 ; gain = 612.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.367 ; gain = 612.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/divby13_divby13_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.367 ; gain = 612.445
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'divby13_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'divby13_control_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ipshared/994a/hdl/verilog/divby13_srem_32ns_5ns_5_36_seq_1.v:43]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'divby13_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'divby13_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.367 ; gain = 612.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               31 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'srem_32ns_5ns_5_36_seq_1_U1/divby13_srem_32ns_5ns_5_36_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [c:/FPGAHW/HW3/Vivado/divby13/divby13.gen/sources_1/bd/divby13/ipshared/994a/hdl/verilog/divby13_srem_32ns_5ns_5_36_seq_1.v:44]
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[1] in module divby13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[0] in module divby13 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module divby13.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module divby13.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2193.367 ; gain = 612.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2585.762 ; gain = 1004.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2596.004 ; gain = 1015.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2615.590 ; gain = 1034.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2615.590 ; gain = 1034.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2615.590 ; gain = 1034.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2615.590 ; gain = 1034.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2615.590 ; gain = 1034.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2615.590 ; gain = 1034.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2615.590 ; gain = 1034.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     9|
|2     |LUT1   |    33|
|3     |LUT2   |    36|
|4     |LUT3   |    98|
|5     |LUT4   |    36|
|6     |LUT5   |     6|
|7     |LUT6   |    10|
|8     |FDRE   |   276|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2615.590 ; gain = 1034.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2615.590 ; gain = 929.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2615.590 ; gain = 1034.668
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2615.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3fc5a741
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2615.590 ; gain = 1934.395
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2615.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/divby13_divby13_0_0_synth_1/divby13_divby13_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP divby13_divby13_0_0, cache-ID = 1ba708cfa6b54a1c
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2615.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGAHW/HW3/Vivado/divby13/divby13.runs/divby13_divby13_0_0_synth_1/divby13_divby13_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file divby13_divby13_0_0_utilization_synth.rpt -pb divby13_divby13_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 24 18:45:46 2026...
