Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 18 11:52:30 2020
| Host         : DESKTOP-D7RM7IV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (17)
7. checking multiple_clock (1823)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1823)
---------------------------------
 There are 1823 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.097        0.000                      0                 5260        0.060        0.000                      0                 5260        3.000        0.000                       0                  1829  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 6.667}      13.333          75.000          
  clkfbout_sys_clk    {0.000 20.000}     40.000          25.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 6.667}      13.333          75.000          
  clkfbout_sys_clk_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.097        0.000                      0                 5186        0.179        0.000                      0                 5186        6.167        0.000                       0                  1825  
  clkfbout_sys_clk                                                                                                                                                     38.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.099        0.000                      0                 5186        0.179        0.000                      0                 5186        6.167        0.000                       0                  1825  
  clkfbout_sys_clk_1                                                                                                                                                   38.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.097        0.000                      0                 5186        0.060        0.000                      0                 5186  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.097        0.000                      0                 5186        0.060        0.000                      0                 5186  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk         10.529        0.000                      0                   74        0.450        0.000                      0                   74  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk         10.529        0.000                      0                   74        0.331        0.000                      0                   74  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk_1       10.529        0.000                      0                   74        0.331        0.000                      0                   74  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk_1       10.531        0.000                      0                   74        0.450        0.000                      0                   74  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[4]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.378    sigma/csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[5]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.378    sigma/csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[6]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.378    sigma/csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[7]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.378    sigma/csr_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 3.367ns (26.490%)  route 9.343ns (73.510%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.474    12.499    sigma/gpio_bo_reg_1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X68Y51         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 3.367ns (26.490%)  route 9.343ns (73.510%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.474    12.499    sigma/gpio_bo_reg_1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[14]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X68Y51         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 3.367ns (26.531%)  route 9.324ns (73.469%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.455    12.480    sigma/gpio_bo_reg_1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[31]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X69Y55         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 3.367ns (26.531%)  route 9.324ns (73.469%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.455    12.480    sigma/gpio_bo_reg_1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[8]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X69Y55         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[9]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 3.367ns (26.531%)  route 9.324ns (73.469%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.455    12.480    sigma/gpio_bo_reg_1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[9]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[9]_lopt_replica/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X69Y55         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.680ns  (logic 3.367ns (26.553%)  route 9.313ns (73.447%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.247    11.955    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X66Y55         LUT5 (Prop_lut5_I4_O)        0.097    12.052 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.417    12.469    sigma/sigma_tile_n_48
    SLICE_X68Y54         FDRE                                         r  sigma/csr_rdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X68Y54         FDRE                                         r  sigma/csr_rdata_reg[0]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X68Y54         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  0.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.237%)  route 0.151ns (44.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.630    -0.534    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y44         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause_reg[2]/Q
                         net (fo=2, routed)           0.151    -0.242    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause[2]
    SLICE_X56Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.197 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[2]_i_1_n_0
    SLICE_X56Y44         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.905    -0.768    sigma/sigma_tile/riscv/clk_out1
    SLICE_X56Y44         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X56Y44         FDRE (Hold_fdre_C_D)         0.121    -0.376    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/irq_adapter/irq_code_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_flags_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.420%)  route 0.132ns (41.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.629    -0.535    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X55Y41         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_code_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  sigma/sigma_tile/irq_adapter/irq_code_bo_reg[3]/Q
                         net (fo=14, routed)          0.132    -0.261    sigma/sigma_tile/irq_adapter/cpu_irq_code[3]
    SLICE_X54Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.216 r  sigma/sigma_tile/irq_adapter/irq_flags[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    sigma/sigma_tile/irq_adapter/p_0_in__0[15]
    SLICE_X54Y41         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.903    -0.770    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X54Y41         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[15]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.121    -0.401    sigma/sigma_tile/irq_adapter/irq_flags_reg[15]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y57         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/Q
                         net (fo=1, routed)           0.082    -0.351    sigma/sigma_tile/sfr/in47[21]
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.306 r  sigma/sigma_tile/sfr/RD_DATA_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[21]
    SLICE_X43Y57         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y57         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.092    -0.492    sigma/udm/udm_controller/RD_DATA_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y54         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/udm/udm_controller/RD_DATA_reg_reg[25]/Q
                         net (fo=1, routed)           0.081    -0.351    sigma/sigma_tile/sfr/in47[17]
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.306 r  sigma/sigma_tile/sfr/RD_DATA_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[17]
    SLICE_X43Y54         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y54         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.091    -0.492    sigma/udm/udm_controller/RD_DATA_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y55         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.138    -0.317    sigma/sigma_tile/sfr/in47[19]
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  sigma/sigma_tile/sfr/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[19]
    SLICE_X42Y55         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y55         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121    -0.462    sigma/udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.209ns (69.947%)  route 0.090ns (30.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.555    -0.609    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y75         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.090    -0.355    sigma/udm/uart_tx/tx_data[6]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.045    -0.310 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    sigma/udm/uart_tx/databuf[6]_i_1_n_0
    SLICE_X41Y76         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.825    -0.848    sigma/udm/uart_tx/clk_out1
    SLICE_X41Y76         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X41Y76         FDRE (Hold_fdre_C_D)         0.092    -0.503    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/sgi_code_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_flags_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.530%)  route 0.116ns (38.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.630    -0.534    sigma/sigma_tile/sfr/clk_out1
    SLICE_X55Y45         FDRE                                         r  sigma/sigma_tile/sfr/sgi_code_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.393 f  sigma/sigma_tile/sfr/sgi_code_bo_reg[1]/Q
                         net (fo=7, routed)           0.116    -0.276    sigma/sigma_tile/sfr/sgi_code[1]
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.045    -0.231 r  sigma/sigma_tile/sfr/irq_flags[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    sigma/sigma_tile/irq_adapter/D[2]
    SLICE_X52Y44         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.904    -0.769    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X52Y44         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[4]/C
                         clock pessimism              0.252    -0.518    
    SLICE_X52Y44         FDRE (Hold_fdre_C_D)         0.092    -0.426    sigma/sigma_tile/irq_adapter/irq_flags_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.210%)  route 0.145ns (43.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.567    -0.597    sigma/sigma_tile/riscv/clk_out1
    SLICE_X67Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.311    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr
    SLICE_X66Y57         LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1_n_0
    SLICE_X66Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.839    -0.834    sigma/sigma_tile/riscv/clk_out1
    SLICE_X66Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X66Y57         FDRE (Hold_fdre_C_D)         0.120    -0.464    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.809%)  route 0.160ns (53.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.566    -0.598    sigma/udm/uart_rx/clk_out1
    SLICE_X35Y84         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/uart_rx/clk_counter_reg[14]/Q
                         net (fo=4, routed)           0.160    -0.297    sigma/udm/uart_rx/p_0_in__0[11]
    SLICE_X34Y84         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.838    sigma/udm/uart_rx/clk_out1
    SLICE_X34Y84         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[11]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.087    -0.498    sigma/udm/uart_rx/bitperiod_o_reg[11]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_addr_bo_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.520%)  route 0.126ns (40.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y61         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/bus_addr_bo_reg[20]/Q
                         net (fo=9, routed)           0.126    -0.331    sigma/udm/udm_controller/bus_addr_bo_reg[31]_0[19]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.045    -0.286 r  sigma/udm/udm_controller/bus_addr_bo[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    sigma/udm/udm_controller/p_1_in[12]
    SLICE_X41Y59         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.839    -0.834    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y59         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[12]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X41Y59         FDCE (Hold_fdce_C_D)         0.092    -0.489    sigma/udm/udm_controller/bus_addr_bo_reg[12]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB36_X1Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB36_X1Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB36_X1Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB36_X1Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB36_X2Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB36_X2Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB36_X2Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB36_X2Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X68Y54     sigma/csr_rdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X44Y67     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y65     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X50Y70     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y65     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X50Y70     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X50Y70     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X63Y56     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X70Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y49     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X68Y54     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X44Y67     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y65     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X50Y70     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y65     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X62Y49     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X50Y70     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X50Y70     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X63Y56     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X70Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[4]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.116    12.753    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.380    sigma/csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[5]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.116    12.753    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.380    sigma/csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[6]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.116    12.753    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.380    sigma/csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[7]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.116    12.753    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.380    sigma/csr_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 3.367ns (26.490%)  route 9.343ns (73.510%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.474    12.499    sigma/gpio_bo_reg_1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.116    12.753    
    SLICE_X68Y51         FDRE (Setup_fdre_C_CE)      -0.150    12.603    sigma/gpio_bo_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 3.367ns (26.490%)  route 9.343ns (73.510%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.474    12.499    sigma/gpio_bo_reg_1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[14]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.116    12.753    
    SLICE_X68Y51         FDRE (Setup_fdre_C_CE)      -0.150    12.603    sigma/gpio_bo_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 3.367ns (26.531%)  route 9.324ns (73.469%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.455    12.480    sigma/gpio_bo_reg_1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[31]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.116    12.753    
    SLICE_X69Y55         FDRE (Setup_fdre_C_CE)      -0.150    12.603    sigma/gpio_bo_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 3.367ns (26.531%)  route 9.324ns (73.469%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.455    12.480    sigma/gpio_bo_reg_1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[8]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.116    12.753    
    SLICE_X69Y55         FDRE (Setup_fdre_C_CE)      -0.150    12.603    sigma/gpio_bo_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[9]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 3.367ns (26.531%)  route 9.324ns (73.469%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.455    12.480    sigma/gpio_bo_reg_1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[9]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[9]_lopt_replica/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.116    12.753    
    SLICE_X69Y55         FDRE (Setup_fdre_C_CE)      -0.150    12.603    sigma/gpio_bo_reg_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.680ns  (logic 3.367ns (26.553%)  route 9.313ns (73.447%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.247    11.955    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X66Y55         LUT5 (Prop_lut5_I4_O)        0.097    12.052 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.417    12.469    sigma/sigma_tile_n_48
    SLICE_X68Y54         FDRE                                         r  sigma/csr_rdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X68Y54         FDRE                                         r  sigma/csr_rdata_reg[0]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.116    12.753    
    SLICE_X68Y54         FDRE (Setup_fdre_C_CE)      -0.150    12.603    sigma/csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  0.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.237%)  route 0.151ns (44.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.630    -0.534    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y44         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause_reg[2]/Q
                         net (fo=2, routed)           0.151    -0.242    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause[2]
    SLICE_X56Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.197 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[2]_i_1_n_0
    SLICE_X56Y44         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.905    -0.768    sigma/sigma_tile/riscv/clk_out1
    SLICE_X56Y44         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X56Y44         FDRE (Hold_fdre_C_D)         0.121    -0.376    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/irq_adapter/irq_code_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_flags_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.420%)  route 0.132ns (41.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.629    -0.535    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X55Y41         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_code_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  sigma/sigma_tile/irq_adapter/irq_code_bo_reg[3]/Q
                         net (fo=14, routed)          0.132    -0.261    sigma/sigma_tile/irq_adapter/cpu_irq_code[3]
    SLICE_X54Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.216 r  sigma/sigma_tile/irq_adapter/irq_flags[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    sigma/sigma_tile/irq_adapter/p_0_in__0[15]
    SLICE_X54Y41         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.903    -0.770    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X54Y41         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[15]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.121    -0.401    sigma/sigma_tile/irq_adapter/irq_flags_reg[15]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y57         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/Q
                         net (fo=1, routed)           0.082    -0.351    sigma/sigma_tile/sfr/in47[21]
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.306 r  sigma/sigma_tile/sfr/RD_DATA_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[21]
    SLICE_X43Y57         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y57         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.092    -0.492    sigma/udm/udm_controller/RD_DATA_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y54         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/udm/udm_controller/RD_DATA_reg_reg[25]/Q
                         net (fo=1, routed)           0.081    -0.351    sigma/sigma_tile/sfr/in47[17]
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.306 r  sigma/sigma_tile/sfr/RD_DATA_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[17]
    SLICE_X43Y54         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y54         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.091    -0.492    sigma/udm/udm_controller/RD_DATA_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y55         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.138    -0.317    sigma/sigma_tile/sfr/in47[19]
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  sigma/sigma_tile/sfr/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[19]
    SLICE_X42Y55         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y55         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121    -0.462    sigma/udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.209ns (69.947%)  route 0.090ns (30.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.555    -0.609    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y75         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.090    -0.355    sigma/udm/uart_tx/tx_data[6]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.045    -0.310 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    sigma/udm/uart_tx/databuf[6]_i_1_n_0
    SLICE_X41Y76         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.825    -0.848    sigma/udm/uart_tx/clk_out1
    SLICE_X41Y76         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X41Y76         FDRE (Hold_fdre_C_D)         0.092    -0.503    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/sgi_code_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_flags_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.530%)  route 0.116ns (38.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.630    -0.534    sigma/sigma_tile/sfr/clk_out1
    SLICE_X55Y45         FDRE                                         r  sigma/sigma_tile/sfr/sgi_code_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.393 f  sigma/sigma_tile/sfr/sgi_code_bo_reg[1]/Q
                         net (fo=7, routed)           0.116    -0.276    sigma/sigma_tile/sfr/sgi_code[1]
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.045    -0.231 r  sigma/sigma_tile/sfr/irq_flags[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    sigma/sigma_tile/irq_adapter/D[2]
    SLICE_X52Y44         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.904    -0.769    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X52Y44         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[4]/C
                         clock pessimism              0.252    -0.518    
    SLICE_X52Y44         FDRE (Hold_fdre_C_D)         0.092    -0.426    sigma/sigma_tile/irq_adapter/irq_flags_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.210%)  route 0.145ns (43.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.567    -0.597    sigma/sigma_tile/riscv/clk_out1
    SLICE_X67Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.311    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr
    SLICE_X66Y57         LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1_n_0
    SLICE_X66Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.839    -0.834    sigma/sigma_tile/riscv/clk_out1
    SLICE_X66Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X66Y57         FDRE (Hold_fdre_C_D)         0.120    -0.464    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.809%)  route 0.160ns (53.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.566    -0.598    sigma/udm/uart_rx/clk_out1
    SLICE_X35Y84         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/uart_rx/clk_counter_reg[14]/Q
                         net (fo=4, routed)           0.160    -0.297    sigma/udm/uart_rx/p_0_in__0[11]
    SLICE_X34Y84         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.838    sigma/udm/uart_rx/clk_out1
    SLICE_X34Y84         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[11]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.087    -0.498    sigma/udm/uart_rx/bitperiod_o_reg[11]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_addr_bo_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.520%)  route 0.126ns (40.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y61         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/bus_addr_bo_reg[20]/Q
                         net (fo=9, routed)           0.126    -0.331    sigma/udm/udm_controller/bus_addr_bo_reg[31]_0[19]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.045    -0.286 r  sigma/udm/udm_controller/bus_addr_bo[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    sigma/udm/udm_controller/p_1_in[12]
    SLICE_X41Y59         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.839    -0.834    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y59         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[12]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X41Y59         FDCE (Hold_fdce_C_D)         0.092    -0.489    sigma/udm/udm_controller/bus_addr_bo_reg[12]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB36_X1Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB36_X1Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB36_X1Y11     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB36_X1Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB36_X1Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB36_X2Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB36_X2Y10     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB36_X2Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB36_X2Y12     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X68Y54     sigma/csr_rdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X44Y67     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y65     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X50Y70     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y65     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X50Y70     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X50Y70     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X63Y56     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X70Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y49     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X68Y54     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X44Y67     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y65     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X50Y70     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X46Y65     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X62Y49     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X50Y70     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X50Y70     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X63Y56     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X70Y51     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[4]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.378    sigma/csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[5]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.378    sigma/csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[6]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.378    sigma/csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[7]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.378    sigma/csr_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 3.367ns (26.490%)  route 9.343ns (73.510%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.474    12.499    sigma/gpio_bo_reg_1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X68Y51         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 3.367ns (26.490%)  route 9.343ns (73.510%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.474    12.499    sigma/gpio_bo_reg_1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[14]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X68Y51         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 3.367ns (26.531%)  route 9.324ns (73.469%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.455    12.480    sigma/gpio_bo_reg_1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[31]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X69Y55         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 3.367ns (26.531%)  route 9.324ns (73.469%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.455    12.480    sigma/gpio_bo_reg_1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[8]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X69Y55         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[9]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 3.367ns (26.531%)  route 9.324ns (73.469%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.455    12.480    sigma/gpio_bo_reg_1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[9]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[9]_lopt_replica/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X69Y55         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        12.680ns  (logic 3.367ns (26.553%)  route 9.313ns (73.447%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.247    11.955    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X66Y55         LUT5 (Prop_lut5_I4_O)        0.097    12.052 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.417    12.469    sigma/sigma_tile_n_48
    SLICE_X68Y54         FDRE                                         r  sigma/csr_rdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X68Y54         FDRE                                         r  sigma/csr_rdata_reg[0]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X68Y54         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  0.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.237%)  route 0.151ns (44.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.630    -0.534    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y44         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause_reg[2]/Q
                         net (fo=2, routed)           0.151    -0.242    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause[2]
    SLICE_X56Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.197 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[2]_i_1_n_0
    SLICE_X56Y44         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.905    -0.768    sigma/sigma_tile/riscv/clk_out1
    SLICE_X56Y44         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.119    -0.378    
    SLICE_X56Y44         FDRE (Hold_fdre_C_D)         0.121    -0.257    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/irq_adapter/irq_code_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_flags_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.420%)  route 0.132ns (41.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.629    -0.535    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X55Y41         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_code_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  sigma/sigma_tile/irq_adapter/irq_code_bo_reg[3]/Q
                         net (fo=14, routed)          0.132    -0.261    sigma/sigma_tile/irq_adapter/cpu_irq_code[3]
    SLICE_X54Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.216 r  sigma/sigma_tile/irq_adapter/irq_flags[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    sigma/sigma_tile/irq_adapter/p_0_in__0[15]
    SLICE_X54Y41         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.903    -0.770    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X54Y41         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[15]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.119    -0.403    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.121    -0.282    sigma/sigma_tile/irq_adapter/irq_flags_reg[15]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y57         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/Q
                         net (fo=1, routed)           0.082    -0.351    sigma/sigma_tile/sfr/in47[21]
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.306 r  sigma/sigma_tile/sfr/RD_DATA_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[21]
    SLICE_X43Y57         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y57         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.119    -0.466    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.092    -0.374    sigma/udm/udm_controller/RD_DATA_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y54         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/udm/udm_controller/RD_DATA_reg_reg[25]/Q
                         net (fo=1, routed)           0.081    -0.351    sigma/sigma_tile/sfr/in47[17]
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.306 r  sigma/sigma_tile/sfr/RD_DATA_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[17]
    SLICE_X43Y54         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y54         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.119    -0.465    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.091    -0.374    sigma/udm/udm_controller/RD_DATA_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y55         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.138    -0.317    sigma/sigma_tile/sfr/in47[19]
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  sigma/sigma_tile/sfr/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[19]
    SLICE_X42Y55         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y55         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.119    -0.465    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121    -0.344    sigma/udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.209ns (69.947%)  route 0.090ns (30.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.555    -0.609    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y75         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.090    -0.355    sigma/udm/uart_tx/tx_data[6]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.045    -0.310 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    sigma/udm/uart_tx/databuf[6]_i_1_n_0
    SLICE_X41Y76         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.825    -0.848    sigma/udm/uart_tx/clk_out1
    SLICE_X41Y76         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.119    -0.477    
    SLICE_X41Y76         FDRE (Hold_fdre_C_D)         0.092    -0.385    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/sgi_code_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_flags_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.530%)  route 0.116ns (38.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.630    -0.534    sigma/sigma_tile/sfr/clk_out1
    SLICE_X55Y45         FDRE                                         r  sigma/sigma_tile/sfr/sgi_code_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.393 f  sigma/sigma_tile/sfr/sgi_code_bo_reg[1]/Q
                         net (fo=7, routed)           0.116    -0.276    sigma/sigma_tile/sfr/sgi_code[1]
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.045    -0.231 r  sigma/sigma_tile/sfr/irq_flags[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    sigma/sigma_tile/irq_adapter/D[2]
    SLICE_X52Y44         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.904    -0.769    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X52Y44         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[4]/C
                         clock pessimism              0.252    -0.518    
                         clock uncertainty            0.119    -0.399    
    SLICE_X52Y44         FDRE (Hold_fdre_C_D)         0.092    -0.307    sigma/sigma_tile/irq_adapter/irq_flags_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.210%)  route 0.145ns (43.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.567    -0.597    sigma/sigma_tile/riscv/clk_out1
    SLICE_X67Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.311    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr
    SLICE_X66Y57         LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1_n_0
    SLICE_X66Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.839    -0.834    sigma/sigma_tile/riscv/clk_out1
    SLICE_X66Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.119    -0.466    
    SLICE_X66Y57         FDRE (Hold_fdre_C_D)         0.120    -0.346    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.809%)  route 0.160ns (53.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.566    -0.598    sigma/udm/uart_rx/clk_out1
    SLICE_X35Y84         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/uart_rx/clk_counter_reg[14]/Q
                         net (fo=4, routed)           0.160    -0.297    sigma/udm/uart_rx/p_0_in__0[11]
    SLICE_X34Y84         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.838    sigma/udm/uart_rx/clk_out1
    SLICE_X34Y84         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[11]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.119    -0.467    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.087    -0.380    sigma/udm/uart_rx/bitperiod_o_reg[11]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_addr_bo_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.520%)  route 0.126ns (40.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y61         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/bus_addr_bo_reg[20]/Q
                         net (fo=9, routed)           0.126    -0.331    sigma/udm/udm_controller/bus_addr_bo_reg[31]_0[19]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.045    -0.286 r  sigma/udm/udm_controller/bus_addr_bo[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    sigma/udm/udm_controller/p_1_in[12]
    SLICE_X41Y59         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.839    -0.834    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y59         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[12]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.119    -0.463    
    SLICE_X41Y59         FDCE (Hold_fdce_C_D)         0.092    -0.371    sigma/udm/udm_controller/bus_addr_bo_reg[12]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[4]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.378    sigma/csr_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[5]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.378    sigma/csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[6]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.378    sigma/csr_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.492ns  (logic 3.367ns (26.953%)  route 9.125ns (73.047%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.112    11.820    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I5_O)        0.097    11.917 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.364    12.281    sigma/sigma_tile_n_13
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X70Y54         FDRE                                         r  sigma/csr_rdata_reg[7]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X70Y54         FDRE (Setup_fdre_C_R)       -0.373    12.378    sigma/csr_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 3.367ns (26.490%)  route 9.343ns (73.510%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.474    12.499    sigma/gpio_bo_reg_1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[13]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X68Y51         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 3.367ns (26.490%)  route 9.343ns (73.510%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.474    12.499    sigma/gpio_bo_reg_1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X68Y51         FDRE                                         r  sigma/gpio_bo_reg_reg[14]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X68Y51         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 3.367ns (26.531%)  route 9.324ns (73.469%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.455    12.480    sigma/gpio_bo_reg_1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[31]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X69Y55         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 3.367ns (26.531%)  route 9.324ns (73.469%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.455    12.480    sigma/gpio_bo_reg_1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[8]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X69Y55         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/gpio_bo_reg_reg[9]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.691ns  (logic 3.367ns (26.531%)  route 9.324ns (73.469%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.220    11.928    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.097    12.025 r  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.455    12.480    sigma/gpio_bo_reg_1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[9]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X69Y55         FDRE                                         r  sigma/gpio_bo_reg_reg[9]_lopt_replica/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X69Y55         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/gpio_bo_reg_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/csr_rdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        12.680ns  (logic 3.367ns (26.553%)  route 9.313ns (73.447%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.211ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.406    -0.211    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.635 f  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOBDO[0]
                         net (fo=3, routed)           0.613     2.248    sigma/sigma_tile/riscv/dat0_o[24]
    SLICE_X63Y51         LUT5 (Prop_lut5_I4_O)        0.097     2.345 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21/O
                         net (fo=7, routed)           0.576     2.920    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_21_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.097     3.017 r  sigma/sigma_tile/riscv/ram_reg_0_i_84/O
                         net (fo=64, routed)          1.158     4.175    sigma/sigma_tile/riscv/ram_reg_0_i_84_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.097     4.272 f  sigma/sigma_tile/riscv/ram_reg_6_i_18/O
                         net (fo=1, routed)           0.730     5.002    sigma/sigma_tile/riscv/ram_reg_6_i_18_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.097     5.099 f  sigma/sigma_tile/riscv/ram_reg_6_i_10/O
                         net (fo=2, routed)           0.545     5.644    sigma/sigma_tile/riscv/ram_reg_6_i_10_n_0
    SLICE_X54Y59         LUT4 (Prop_lut4_I0_O)        0.097     5.741 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15/O
                         net (fo=5, routed)           0.851     6.592    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][26]_i_15_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.097     6.689 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31/O
                         net (fo=5, routed)           0.675     7.364    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][30]_i_31_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.097     7.461 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11/O
                         net (fo=8, routed)           0.662     8.123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][0]_i_11_n_0
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.104     8.227 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14/O
                         net (fo=1, routed)           0.624     8.851    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_14_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.253     9.104 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7/O
                         net (fo=2, routed)           0.348     9.452    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_7_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.097     9.549 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4/O
                         net (fo=3, routed)           0.581    10.130    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[17]_i_4_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I1_O)        0.097    10.227 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_20/O
                         net (fo=1, routed)           0.693    10.920    sigma/sigma_tile/riscv/xif\\.addr[17]
    SLICE_X64Y54         LUT6 (Prop_lut6_I4_O)        0.097    11.017 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10/O
                         net (fo=2, routed)           0.594    11.611    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_10_n_0
    SLICE_X67Y55         LUT6 (Prop_lut6_I0_O)        0.097    11.708 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.247    11.955    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_6_n_0
    SLICE_X66Y55         LUT5 (Prop_lut5_I4_O)        0.097    12.052 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.417    12.469    sigma/sigma_tile_n_48
    SLICE_X68Y54         FDRE                                         r  sigma/csr_rdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/clk_out1
    SLICE_X68Y54         FDRE                                         r  sigma/csr_rdata_reg[0]/C
                         clock pessimism              0.293    12.869    
                         clock uncertainty           -0.119    12.751    
    SLICE_X68Y54         FDRE (Setup_fdre_C_CE)      -0.150    12.601    sigma/csr_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  0.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.237%)  route 0.151ns (44.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.630    -0.534    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y44         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause_reg[2]/Q
                         net (fo=2, routed)           0.151    -0.242    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_irq_mcause[2]
    SLICE_X56Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.197 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[2]_i_1_n_0
    SLICE_X56Y44         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.905    -0.768    sigma/sigma_tile/riscv/clk_out1
    SLICE_X56Y44         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.119    -0.378    
    SLICE_X56Y44         FDRE (Hold_fdre_C_D)         0.121    -0.257    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/irq_adapter/irq_code_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_flags_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.420%)  route 0.132ns (41.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.629    -0.535    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X55Y41         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_code_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  sigma/sigma_tile/irq_adapter/irq_code_bo_reg[3]/Q
                         net (fo=14, routed)          0.132    -0.261    sigma/sigma_tile/irq_adapter/cpu_irq_code[3]
    SLICE_X54Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.216 r  sigma/sigma_tile/irq_adapter/irq_flags[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    sigma/sigma_tile/irq_adapter/p_0_in__0[15]
    SLICE_X54Y41         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.903    -0.770    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X54Y41         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[15]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.119    -0.403    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.121    -0.282    sigma/sigma_tile/irq_adapter/irq_flags_reg[15]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y57         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/Q
                         net (fo=1, routed)           0.082    -0.351    sigma/sigma_tile/sfr/in47[21]
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.306 r  sigma/sigma_tile/sfr/RD_DATA_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[21]
    SLICE_X43Y57         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y57         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.119    -0.466    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.092    -0.374    sigma/udm/udm_controller/RD_DATA_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y54         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/udm/udm_controller/RD_DATA_reg_reg[25]/Q
                         net (fo=1, routed)           0.081    -0.351    sigma/sigma_tile/sfr/in47[17]
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.306 r  sigma/sigma_tile/sfr/RD_DATA_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[17]
    SLICE_X43Y54         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y54         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[17]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.119    -0.465    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.091    -0.374    sigma/udm/udm_controller/RD_DATA_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y55         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.138    -0.317    sigma/sigma_tile/sfr/in47[19]
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  sigma/sigma_tile/sfr/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[19]
    SLICE_X42Y55         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y55         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.119    -0.465    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121    -0.344    sigma/udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.209ns (69.947%)  route 0.090ns (30.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.555    -0.609    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y75         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/Q
                         net (fo=1, routed)           0.090    -0.355    sigma/udm/uart_tx/tx_data[6]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.045    -0.310 r  sigma/udm/uart_tx/databuf[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    sigma/udm/uart_tx/databuf[6]_i_1_n_0
    SLICE_X41Y76         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.825    -0.848    sigma/udm/uart_tx/clk_out1
    SLICE_X41Y76         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[6]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.119    -0.477    
    SLICE_X41Y76         FDRE (Hold_fdre_C_D)         0.092    -0.385    sigma/udm/uart_tx/databuf_reg[6]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/sgi_code_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_flags_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.530%)  route 0.116ns (38.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.630    -0.534    sigma/sigma_tile/sfr/clk_out1
    SLICE_X55Y45         FDRE                                         r  sigma/sigma_tile/sfr/sgi_code_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.393 f  sigma/sigma_tile/sfr/sgi_code_bo_reg[1]/Q
                         net (fo=7, routed)           0.116    -0.276    sigma/sigma_tile/sfr/sgi_code[1]
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.045    -0.231 r  sigma/sigma_tile/sfr/irq_flags[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    sigma/sigma_tile/irq_adapter/D[2]
    SLICE_X52Y44         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.904    -0.769    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X52Y44         FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_flags_reg[4]/C
                         clock pessimism              0.252    -0.518    
                         clock uncertainty            0.119    -0.399    
    SLICE_X52Y44         FDRE (Hold_fdre_C_D)         0.092    -0.307    sigma/sigma_tile/irq_adapter/irq_flags_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.210%)  route 0.145ns (43.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.567    -0.597    sigma/sigma_tile/riscv/clk_out1
    SLICE_X67Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.311    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_rd_ptr
    SLICE_X66Y57         LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag[0]_i_1_n_0
    SLICE_X66Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.839    -0.834    sigma/sigma_tile/riscv/clk_out1
    SLICE_X66Y57         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.119    -0.466    
    SLICE_X66Y57         FDRE (Hold_fdre_C_D)         0.120    -0.346    sigma/sigma_tile/riscv/gensticky_genmcopipe_instr_mem_full_flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.809%)  route 0.160ns (53.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.566    -0.598    sigma/udm/uart_rx/clk_out1
    SLICE_X35Y84         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/uart_rx/clk_counter_reg[14]/Q
                         net (fo=4, routed)           0.160    -0.297    sigma/udm/uart_rx/p_0_in__0[11]
    SLICE_X34Y84         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.835    -0.838    sigma/udm/uart_rx/clk_out1
    SLICE_X34Y84         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[11]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.119    -0.467    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.087    -0.380    sigma/udm/uart_rx/bitperiod_o_reg[11]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/bus_addr_bo_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.520%)  route 0.126ns (40.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y61         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/bus_addr_bo_reg[20]/Q
                         net (fo=9, routed)           0.126    -0.331    sigma/udm/udm_controller/bus_addr_bo_reg[31]_0[19]
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.045    -0.286 r  sigma/udm/udm_controller/bus_addr_bo[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    sigma/udm/udm_controller/p_1_in[12]
    SLICE_X41Y59         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.839    -0.834    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y59         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[12]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.119    -0.463    
    SLICE_X41Y59         FDCE (Hold_fdce_C_D)         0.092    -0.371    sigma/udm/udm_controller/bus_addr_bo_reg[12]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[0]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[0]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[1]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[1]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[2]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[3]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.741ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.341ns (15.737%)  route 1.826ns (84.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.826     1.789    sigma/udm/udm_controller/Q[0]
    SLICE_X43Y52         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y52         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[0]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X43Y52         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_addr_bo_reg[0]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 10.741    

Slack (MET) :             10.743ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.341ns (15.749%)  route 1.824ns (84.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.824     1.788    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y51         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y51         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[6]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 10.743    

Slack (MET) :             10.743ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.341ns (15.749%)  route 1.824ns (84.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.824     1.788    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y51         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y51         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[7]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[7]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 10.743    

Slack (MET) :             10.743ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.341ns (15.749%)  route 1.824ns (84.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.824     1.788    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y51         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y51         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[8]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[8]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 10.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.882%)  route 0.252ns (64.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.252    -0.211    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y70         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y70         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.569    
    SLICE_X39Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.648%)  route 0.278ns (66.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.278    -0.185    sigma/udm/udm_controller/Q[0]
    SLICE_X36Y70         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.830    -0.843    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y70         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X36Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/rst_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.094%)  route 0.328ns (69.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.328    -0.136    sigma/udm/udm_controller/Q[0]
    SLICE_X37Y69         FDCE                                         f  sigma/udm/udm_controller/rst_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y69         FDCE                                         r  sigma/udm/udm_controller/rst_o_reg/C
                         clock pessimism              0.275    -0.567    
    SLICE_X37Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    sigma/udm/udm_controller/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[26]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.633    sigma/udm/udm_controller/bus_addr_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.633    sigma/udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[29]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.633    sigma/udm/udm_controller/bus_addr_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.633    sigma/udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.638%)  route 0.369ns (72.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.369    -0.094    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y71         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y71         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X35Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.821%)  route 0.405ns (74.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.405    -0.058    sigma/udm/udm_controller/Q[0]
    SLICE_X36Y71         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y71         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X36Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.141ns (25.211%)  route 0.418ns (74.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.418    -0.045    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.658    sigma/udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.613    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[0]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[0]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[1]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[1]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[2]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[3]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.741ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.341ns (15.737%)  route 1.826ns (84.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.826     1.789    sigma/udm/udm_controller/Q[0]
    SLICE_X43Y52         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y52         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[0]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X43Y52         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_addr_bo_reg[0]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 10.741    

Slack (MET) :             10.743ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.341ns (15.749%)  route 1.824ns (84.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.824     1.788    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y51         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y51         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[6]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 10.743    

Slack (MET) :             10.743ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.341ns (15.749%)  route 1.824ns (84.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.824     1.788    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y51         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y51         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[7]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[7]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 10.743    

Slack (MET) :             10.743ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.341ns (15.749%)  route 1.824ns (84.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.824     1.788    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y51         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y51         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[8]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[8]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 10.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.882%)  route 0.252ns (64.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.252    -0.211    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y70         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y70         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.119    -0.451    
    SLICE_X39Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.543    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.648%)  route 0.278ns (66.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.278    -0.185    sigma/udm/udm_controller/Q[0]
    SLICE_X36Y70         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.830    -0.843    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y70         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.119    -0.450    
    SLICE_X36Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.542    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/rst_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.094%)  route 0.328ns (69.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.328    -0.136    sigma/udm/udm_controller/Q[0]
    SLICE_X37Y69         FDCE                                         f  sigma/udm/udm_controller/rst_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y69         FDCE                                         r  sigma/udm/udm_controller/rst_o_reg/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.119    -0.449    
    SLICE_X37Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.541    sigma/udm/udm_controller/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[26]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.119    -0.448    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.515    sigma/udm/udm_controller/bus_addr_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.119    -0.448    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.515    sigma/udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[29]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.119    -0.448    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.515    sigma/udm/udm_controller/bus_addr_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.119    -0.448    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.515    sigma/udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.638%)  route 0.369ns (72.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.369    -0.094    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y71         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y71         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.119    -0.451    
    SLICE_X35Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.543    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.821%)  route 0.405ns (74.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.405    -0.058    sigma/udm/udm_controller/Q[0]
    SLICE_X36Y71         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y71         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.119    -0.451    
    SLICE_X36Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.543    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.141ns (25.211%)  route 0.418ns (74.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.418    -0.045    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.119    -0.448    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    sigma/udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.495    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack       10.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[0]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[0]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[1]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[1]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[2]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[3]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.741ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.341ns (15.737%)  route 1.826ns (84.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.826     1.789    sigma/udm/udm_controller/Q[0]
    SLICE_X43Y52         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y52         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[0]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X43Y52         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_addr_bo_reg[0]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 10.741    

Slack (MET) :             10.743ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.341ns (15.749%)  route 1.824ns (84.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.824     1.788    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y51         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y51         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[6]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 10.743    

Slack (MET) :             10.743ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.341ns (15.749%)  route 1.824ns (84.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.824     1.788    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y51         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y51         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[7]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[7]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 10.743    

Slack (MET) :             10.743ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.341ns (15.749%)  route 1.824ns (84.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.824     1.788    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y51         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y51         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[8]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.119    12.823    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.293    12.530    sigma/udm/udm_controller/bus_wdata_bo_reg[8]
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 10.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.882%)  route 0.252ns (64.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.252    -0.211    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y70         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y70         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.119    -0.451    
    SLICE_X39Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.543    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.648%)  route 0.278ns (66.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.278    -0.185    sigma/udm/udm_controller/Q[0]
    SLICE_X36Y70         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.830    -0.843    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y70         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.119    -0.450    
    SLICE_X36Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.542    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/rst_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.094%)  route 0.328ns (69.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.328    -0.136    sigma/udm/udm_controller/Q[0]
    SLICE_X37Y69         FDCE                                         f  sigma/udm/udm_controller/rst_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y69         FDCE                                         r  sigma/udm/udm_controller/rst_o_reg/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.119    -0.449    
    SLICE_X37Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.541    sigma/udm/udm_controller/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[26]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.119    -0.448    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.515    sigma/udm/udm_controller/bus_addr_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.119    -0.448    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.515    sigma/udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[29]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.119    -0.448    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.515    sigma/udm/udm_controller/bus_addr_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.119    -0.448    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.515    sigma/udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.638%)  route 0.369ns (72.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.369    -0.094    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y71         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y71         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.119    -0.451    
    SLICE_X35Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.543    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.821%)  route 0.405ns (74.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.405    -0.058    sigma/udm/udm_controller/Q[0]
    SLICE_X36Y71         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y71         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.119    -0.451    
    SLICE_X36Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.543    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.141ns (25.211%)  route 0.418ns (74.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.418    -0.045    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.119    -0.448    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    sigma/udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.495    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack       10.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.531ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[0]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.116    12.826    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.533    sigma/udm/udm_controller/bus_wdata_bo_reg[0]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.531    

Slack (MET) :             10.531ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[1]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.116    12.826    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.533    sigma/udm/udm_controller/bus_wdata_bo_reg[1]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.531    

Slack (MET) :             10.531ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[2]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.116    12.826    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.533    sigma/udm/udm_controller/bus_wdata_bo_reg[2]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.531    

Slack (MET) :             10.531ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.116    12.826    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.533    sigma/udm/udm_controller/bus_wdata_bo_reg[3]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.531    

Slack (MET) :             10.531ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.116    12.826    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.533    sigma/udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.531    

Slack (MET) :             10.531ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.341ns (14.336%)  route 2.038ns (85.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         2.038     2.001    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y50         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y50         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.116    12.826    
    SLICE_X45Y50         FDCE (Recov_fdce_C_CLR)     -0.293    12.533    sigma/udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 10.531    

Slack (MET) :             10.743ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.341ns (15.737%)  route 1.826ns (84.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.826     1.789    sigma/udm/udm_controller/Q[0]
    SLICE_X43Y52         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y52         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[0]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.116    12.826    
    SLICE_X43Y52         FDCE (Recov_fdce_C_CLR)     -0.293    12.533    sigma/udm/udm_controller/bus_addr_bo_reg[0]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                 10.743    

Slack (MET) :             10.745ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.341ns (15.749%)  route 1.824ns (84.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.824     1.788    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y51         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y51         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.116    12.826    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.293    12.533    sigma/udm/udm_controller/bus_wdata_bo_reg[6]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 10.745    

Slack (MET) :             10.745ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.341ns (15.749%)  route 1.824ns (84.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.824     1.788    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y51         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y51         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[7]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.116    12.826    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.293    12.533    sigma/udm/udm_controller/bus_wdata_bo_reg[7]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 10.745    

Slack (MET) :             10.745ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_sys_clk_1 rise@13.333ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.341ns (15.749%)  route 1.824ns (84.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 12.576 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.239    -0.377    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.341    -0.036 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         1.824     1.788    sigma/udm/udm_controller/Q[0]
    SLICE_X45Y51         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.513    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    10.123 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    11.357    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.429 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        1.147    12.576    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y51         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[8]/C
                         clock pessimism              0.366    12.942    
                         clock uncertainty           -0.116    12.826    
    SLICE_X45Y51         FDCE (Recov_fdce_C_CLR)     -0.293    12.533    sigma/udm/udm_controller/bus_wdata_bo_reg[8]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 10.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.882%)  route 0.252ns (64.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.252    -0.211    sigma/udm/udm_controller/Q[0]
    SLICE_X39Y70         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y70         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.569    
    SLICE_X39Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.648%)  route 0.278ns (66.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.278    -0.185    sigma/udm/udm_controller/Q[0]
    SLICE_X36Y70         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.830    -0.843    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y70         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X36Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/rst_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.094%)  route 0.328ns (69.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.328    -0.136    sigma/udm/udm_controller/Q[0]
    SLICE_X37Y69         FDCE                                         f  sigma/udm/udm_controller/rst_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y69         FDCE                                         r  sigma/udm/udm_controller/rst_o_reg/C
                         clock pessimism              0.275    -0.567    
    SLICE_X37Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    sigma/udm/udm_controller/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[26]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.633    sigma/udm/udm_controller/bus_addr_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.633    sigma/udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[29]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.633    sigma/udm/udm_controller/bus_addr_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.964%)  route 0.363ns (72.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.363    -0.100    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.633    sigma/udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.638%)  route 0.369ns (72.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.369    -0.094    sigma/udm/udm_controller/Q[0]
    SLICE_X35Y71         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y71         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X35Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.821%)  route 0.405ns (74.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.405    -0.058    sigma/udm/udm_controller/Q[0]
    SLICE_X36Y71         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y71         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X36Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.141ns (25.211%)  route 0.418ns (74.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.560    -0.604    sigma/reset_sync/clk_out1
    SLICE_X43Y69         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=247, routed)         0.418    -0.045    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y67         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1823, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y67         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X41Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.658    sigma/udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.613    





