{
    "PrevCompiledModules": {},
    "CurCompileUdps": {},
    "MlibObjs": {},
    "NameTable": {
        "_vcs_unit__864972048": [
            "_vcs_unit__864972048",
            "FKE9S",
            "module"
        ],
        "vramp": [
            "vramp",
            "fP8B5",
            "module"
        ],
        "cpu": [
            "cpu",
            "D7Gce",
            "module"
        ],
        "freqdivider": [
            "freqdivider",
            "SBirA",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "res": [
            "res",
            "Fz3wN",
            "module"
        ],
        "sindrv_0000": [
            "sindrv_0000",
            "mjxYt",
            "module"
        ],
        "umem": [
            "umem",
            "bibN3",
            "module"
        ],
        "axi_master_wrapper": [
            "axi_master_wrapper",
            "fd580",
            "module"
        ],
        "memslave": [
            "memslave",
            "xL5KA",
            "module"
        ],
        "freqmeasure": [
            "freqmeasure",
            "BJhE4",
            "module"
        ],
        "top_th": [
            "top_th",
            "xgLQZ",
            "module"
        ],
        "mos_level1": [
            "mos_level1",
            "rGLgM",
            "module"
        ],
        "mos_level1p": [
            "mos_level1p",
            "wcv8z",
            "module"
        ],
        "ind": [
            "ind",
            "NAtM8",
            "module"
        ],
        "cap": [
            "cap",
            "n9ajL",
            "module"
        ],
        "top": [
            "top",
            "Emx8S",
            "module"
        ],
        "varactor": [
            "varactor",
            "eIZWb",
            "module"
        ],
        "and_gate": [
            "and_gate",
            "qLGac",
            "module"
        ],
        "d_ff_r": [
            "d_ff_r",
            "IK3bE",
            "module"
        ],
        "svclk2a": [
            "svclk2a",
            "fa361",
            "module"
        ],
        "vsrc": [
            "vsrc",
            "dVM4n",
            "module"
        ],
        "vclkgen": [
            "vclkgen",
            "JfEMr",
            "module"
        ],
        "vpulse": [
            "vpulse",
            "eEj46",
            "module"
        ],
        "top_tb": [
            "top_tb",
            "W0eJz",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 122234
    },
    "CompileStrategy": "fullobj",
    "LVLData": [
        "SIM"
    ],
    "stat": {
        "Frontend(%)": 55.266416070850944,
        "quadSpeed": 23122.636412749867,
        "ru_self_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.445932,
            "ru_minflt": 28027,
            "ru_stime_sec": 0.108983,
            "ru_maxrss_kb": 107524,
            "ru_nvcsw": 41,
            "ru_nivcsw": 230
        },
        "ru_childs_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.118981,
            "ru_minflt": 22904,
            "ru_stime_sec": 0.082987000000000005,
            "ru_maxrss_kb": 55916,
            "ru_nvcsw": 30,
            "ru_nivcsw": 78
        },
        "totalObjSize": 641735,
        "mopSpeed": 58338.528030586385,
        "nMops": 21057,
        "nQuads": 8346,
        "ru_self_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.80687699999999996,
            "ru_minflt": 31357,
            "ru_stime_sec": 0.13297900000000001,
            "ru_maxrss_kb": 116324,
            "ru_nvcsw": 42,
            "ru_nivcsw": 331
        },
        "ru_childs_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.118981,
            "ru_minflt": 22904,
            "ru_stime_sec": 0.082987000000000005,
            "ru_maxrss_kb": 55916,
            "ru_nvcsw": 30,
            "ru_nivcsw": 78
        },
        "mop/quad": 2.5230050323508268,
        "CodeGen(%)": 44.733583929149049,
        "outputSizePerQuad": 76.0
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "_vcs_unit__864972048",
        "_vcs_unit__864972048",
        "std",
        "std",
        "umem",
        "umem",
        "axi_master_wrapper",
        "axi_master_wrapper",
        "memslave",
        "memslave",
        "cpu",
        "cpu",
        "sindrv_0000",
        "sindrv_0000",
        "freqdivider",
        "freqdivider",
        "freqmeasure",
        "freqmeasure",
        "res",
        "res",
        "mos_level1",
        "mos_level1",
        "mos_level1p",
        "mos_level1p",
        "cap",
        "cap",
        "ind",
        "ind",
        "varactor",
        "varactor",
        "and_gate",
        "and_gate",
        "d_ff_r",
        "d_ff_r",
        "svclk2a",
        "svclk2a",
        "top",
        "top",
        "vclkgen",
        "vclkgen",
        "vpulse",
        "vpulse",
        "vramp",
        "vramp",
        "vsrc",
        "vsrc",
        "top_th",
        "top_th",
        "top_tb",
        "top_tb"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.102215.json"
    ],
    "Misc": {
        "csrc": "csrc",
        "cwd": "/home/work/Desktop/simprisc",
        "archive_dir": "archive.0",
        "default_output_dir": "csrc",
        "csrc_abs": "/home/work/Desktop/simprisc/csrc",
        "daidir_abs": "/home/work/Desktop/simprisc/simv.daidir",
        "daidir": "simv.daidir"
    },
    "CompileStatus": "Successful"
}