# packages
rtl/core/riscv_pkg.sv

# ALU
# backend/execute/alu.sv
# tb/tb_alu.sv

# Regfile
# rtl/frontend/decode/regfile.sv
# tb/tb_regfile.sv

# imm gen
# rtl/frontend/decode/imm_gen.sv
# tb/tb_imm_gen.sv

# branch unit
# rtl/backend/execute/branch_unit.sv
# tb/tb_branch_unit.sv

# PC
#rtl/frontend/fetch/pc.sv
#tb/tb_pc.sv

# PC+4 function
# tb/tb_pc_plus4.sv

# imem
# rtl/frontend/fetch/imem.sv
# tb/tb_imem.sv

# decoder
# rtl/frontend/decode/decoder.sv
# tb/tb_decoder.sv

# dmem
rtl/backend/memory/dmem.sv
tb/tb_dmem.sv