0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab6/lab6.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab6/lab6.srcs/sim_1/new/tb_fifoQ.v,1522713440,verilog,,,,tb_fifoQ,,,,,,,,
C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab6/lab6.srcs/sim_1/new/tb_reg_file.v,1522714158,verilog,,,,tb_reg_file,,,,,,,,
C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab6/lab6.srcs/sources_1/new/fifoQ.v,1522706438,verilog,,C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab6/lab6.srcs/sim_1/new/tb_fifoQ.v,,fifoQ,,,,,,,,
C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab6/lab6.srcs/sources_1/new/reg_file.v,1522707545,verilog,,C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab6/lab6.srcs/sim_1/new/tb_reg_file.v,,reg_file,,,,,,,,
