// Seed: 47774294
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    input wor id_5,
    input wire id_6,
    input supply1 id_7
);
  assign id_2 = 1;
  assign id_1 = 1;
  tri0  id_9 = id_7;
  uwire id_10 = id_3 == ~id_3;
  module_0(
      id_10, id_10, id_10, id_10
  );
endmodule
