X86_64 W+RR+WW+WR+mfence+po+mfence
"Rfe MFencedRR Fre PodWW Coe MFencedWR Fre"
Cycle=Rfe MFencedRR Fre PodWW Coe MFencedWR Fre
Relax=
Safe=Rfe Fre Coe PodWW MFencedWR MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=1:x=F,1:y=T,2:y=F,2:z=W,3:z=F,3:x=T
Com=Rf Fr Co Fr
Orig=Rfe MFencedRR Fre PodWW Coe MFencedWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 3:rax; uint64_t 1:rbx; uint64_t 1:rax;

}
 P0          | P1            | P2          | P3            ;
 movq $1,(x) | movq (x),%rax | movq $1,(y) | movq $2,(z)   ;
             | mfence        | movq $1,(z) | mfence        ;
             | movq (y),%rbx |             | movq (x),%rax ;
exists (z=2 /\ 1:rax=1 /\ 1:rbx=0 /\ 3:rax=0)
