ClockGeneration_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/ClockGeneration/ip/ClockGeneration_clk_wiz_0_0/ClockGeneration_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../I2S_Audio.srcs/sources_1/bd/ClockGeneration/ipshared/85a3"incdir="../../../../I2S_Audio.srcs/sources_1/bd/ClockGeneration/ipshared/85a3"
ClockGeneration_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/ClockGeneration/ip/ClockGeneration_clk_wiz_0_0/ClockGeneration_clk_wiz_0_0.v,incdir="$ref_dir/../../../../I2S_Audio.srcs/sources_1/bd/ClockGeneration/ipshared/85a3"incdir="../../../../I2S_Audio.srcs/sources_1/bd/ClockGeneration/ipshared/85a3"
ClockGeneration.vhd,vhdl,xil_defaultlib,../../../bd/ClockGeneration/sim/ClockGeneration.vhd,incdir="$ref_dir/../../../../I2S_Audio.srcs/sources_1/bd/ClockGeneration/ipshared/85a3"incdir="../../../../I2S_Audio.srcs/sources_1/bd/ClockGeneration/ipshared/85a3"
glbl.v,Verilog,xil_defaultlib,glbl.v
