Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 28 00:16:13 2023
| Host         : DESKTOP-US2MUQE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file phaser_ip_v1_0_control_sets_placed.rpt
| Design       : phaser_ip_v1_0
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            7 |
| No           | No                    | Yes                    |              30 |           12 |
| No           | Yes                   | No                     |               7 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             150 |           51 |
| Yes          | Yes                   | No                     |              20 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------------------------+------------------------------------+------------------+----------------+
|       Clock Signal      |                   Enable Signal                   |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------+---------------------------------------------------+------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | phaser_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0   | phaser_ip_v1_0_S00_AXI_inst/p_0_in |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | phaser_ip_v1_0_S00_AXI_inst/axi_arready_i_1_n_0   | phaser_ip_v1_0_S00_AXI_inst/p_0_in |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG |                                                   | phaser_ip_v1_0_S00_AXI_inst/p_0_in |                3 |              7 |
|  s00_axi_aclk_IBUF_BUFG |                                                   | phaser/valid_reg_i_2_n_0           |                6 |             12 |
|  s00_axi_aclk_IBUF_BUFG |                                                   |                                    |                7 |             16 |
|  s00_axi_aclk_IBUF_BUFG | phaser/MidVal_next                                | phaser/valid_reg_i_2_n_0           |                4 |             16 |
|  s00_axi_aclk_IBUF_BUFG | phaser/output_next                                | phaser/valid_reg_i_2_n_0           |                4 |             16 |
|  s00_axi_aclk_IBUF_BUFG | phaser_ip_v1_0_S00_AXI_inst/input_wr_o            | memory/input_s[15]_i_1_n_0         |                6 |             16 |
|  s00_axi_aclk_IBUF_BUFG | phaser_ip_v1_0_S00_AXI_inst/axi_rdata[15]_i_1_n_0 | phaser_ip_v1_0_S00_AXI_inst/p_0_in |                6 |             16 |
|  s00_axi_aclk_IBUF_BUFG | phaser/up_reg_i_1_n_0                             | phaser/valid_reg_i_2_n_0           |                5 |             17 |
|  s00_axi_aclk_IBUF_BUFG |                                                   | memory/input_s[15]_i_1_n_0         |                6 |             18 |
|  s00_axi_aclk_IBUF_BUFG | phaser/a_next                                     | phaser/valid_reg_i_2_n_0           |               18 |             37 |
|  s00_axi_aclk_IBUF_BUFG | phaser/PrevInVal_next                             | phaser/valid_reg_i_2_n_0           |               14 |             48 |
+-------------------------+---------------------------------------------------+------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 7      |                     1 |
| 12     |                     1 |
| 16+    |                     9 |
+--------+-----------------------+


