// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3C120F484C8 Package FBGA484
// 

//
// This file contains Fast Corner delays for the design using part EP3C120F484C8,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "FPGA")
  (DATE "03/07/2017 17:07:53")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (152:152:152))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (202:202:202) (256:256:256))
        (PORT datad (376:376:376) (449:449:449))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (235:235:235))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (175:175:175) (202:202:202))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (462:462:462))
        (PORT datad (457:457:457) (532:532:532))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1981:1981:1981) (2198:2198:2198))
        (IOPATH i o (1372:1372:1372) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2206:2206:2206) (2451:2451:2451))
        (IOPATH i o (1327:1327:1327) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1526:1526:1526) (1758:1758:1758))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1142:1142:1142) (1286:1286:1286))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1718:1718:1718) (1938:1938:1938))
        (IOPATH i o (1372:1372:1372) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2059:2059:2059) (2257:2257:2257))
        (IOPATH i o (1372:1372:1372) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1674:1674:1674) (1896:1896:1896))
        (IOPATH i o (1372:1372:1372) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2274:2274:2274) (2554:2554:2554))
        (IOPATH i o (1307:1307:1307) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1453:1453:1453) (1617:1617:1617))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2141:2141:2141) (2382:2382:2382))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1896:1896:1896) (2092:2092:2092))
        (IOPATH i o (1352:1352:1352) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1298:1298:1298) (1472:1472:1472))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1389:1389:1389) (1518:1518:1518))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1886:1886:1886) (2094:2094:2094))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1957:1957:1957) (2172:2172:2172))
        (IOPATH i o (1372:1372:1372) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1231:1231:1231) (1379:1379:1379))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2093:2093:2093) (2391:2391:2391))
        (IOPATH i o (2791:2791:2791) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1380:1380:1380) (1509:1509:1509))
        (IOPATH i o (2791:2791:2791) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1525:1525:1525) (1675:1675:1675))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2271:2271:2271) (2529:2529:2529))
        (IOPATH i o (1307:1307:1307) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1419:1419:1419) (1544:1544:1544))
        (IOPATH i o (1327:1327:1327) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1236:1236:1236) (1383:1383:1383))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1391:1391:1391) (1532:1532:1532))
        (IOPATH i o (1327:1327:1327) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1612:1612:1612) (1787:1787:1787))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1451:1451:1451) (1665:1665:1665))
        (IOPATH i o (1284:1284:1284) (1239:1239:1239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1285:1285:1285) (1466:1466:1466))
        (IOPATH i o (1352:1352:1352) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1952:1952:1952) (2186:2186:2186))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1571:1571:1571) (1788:1788:1788))
        (IOPATH i o (2801:2801:2801) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2124:2124:2124) (2372:2372:2372))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1039:1039:1039) (1179:1179:1179))
        (IOPATH i o (1352:1352:1352) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1350:1350:1350) (1514:1514:1514))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE data_hnr\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (922:922:922) (1057:1057:1057))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_CTL2\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1672:1672:1672) (1455:1455:1455))
        (IOPATH i o (1264:1264:1264) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_CTL3\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1147:1147:1147) (976:976:976))
        (IOPATH i o (1264:1264:1264) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_CTL0\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (998:998:998) (847:847:847))
        (IOPATH i o (1264:1264:1264) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_PCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1015:1015:1015) (1052:1052:1052))
        (IOPATH i o (1307:1307:1307) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE SCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1062:1062:1062) (1064:1064:1064))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (742:742:742) (669:669:669))
        (IOPATH i o (1264:1264:1264) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (785:785:785) (903:903:903))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1370:1370:1370) (1552:1552:1552))
        (IOPATH i o (1327:1327:1327) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (696:696:696) (784:784:784))
        (IOPATH i o (1307:1307:1307) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1353:1353:1353) (1562:1562:1562))
        (IOPATH i o (1372:1372:1372) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1211:1211:1211) (1391:1391:1391))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (647:647:647) (712:712:712))
        (IOPATH i o (1307:1307:1307) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (890:890:890) (1018:1018:1018))
        (IOPATH i o (2826:2826:2826) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (834:834:834) (968:968:968))
        (IOPATH i o (1297:1297:1297) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1281:1281:1281) (1454:1454:1454))
        (IOPATH i o (1297:1297:1297) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (603:603:603) (680:680:680))
        (IOPATH i o (1307:1307:1307) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (584:584:584) (668:668:668))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (450:450:450) (509:509:509))
        (IOPATH i o (1307:1307:1307) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (441:441:441) (512:512:512))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (673:673:673) (756:756:756))
        (IOPATH i o (1307:1307:1307) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2063:2063:2063) (2297:2297:2297))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1225:1225:1225) (1395:1395:1395))
        (IOPATH i o (2846:2846:2846) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1071:1071:1071) (1230:1230:1230))
        (IOPATH i o (1297:1297:1297) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1322:1322:1322) (1498:1498:1498))
        (IOPATH i o (1327:1327:1327) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1012:1012:1012) (1174:1174:1174))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1217:1217:1217) (1423:1423:1423))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1403:1403:1403) (1595:1595:1595))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1027:1027:1027) (1202:1202:1202))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1141:1141:1141) (1326:1326:1326))
        (IOPATH i o (1307:1307:1307) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1963:1963:1963) (2226:2226:2226))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1370:1370:1370) (1538:1538:1538))
        (IOPATH i o (2826:2826:2826) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1334:1334:1334) (1498:1498:1498))
        (IOPATH i o (1307:1307:1307) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1542:1542:1542) (1744:1744:1744))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1996:1996:1996) (2231:2231:2231))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1058:1058:1058) (1241:1241:1241))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1930:1930:1930) (2152:2152:2152))
        (IOPATH i o (1362:1362:1362) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1684:1684:1684) (1887:1887:1887))
        (IOPATH i o (1317:1317:1317) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1288:1288:1288) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE CLK_IN\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (263:263:263) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_pll")
    (INSTANCE pll\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1178:1178:1178) (1178:1178:1178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1213:1213:1213) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (285:285:285))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datad (417:417:417) (493:493:493))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE cnt2\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (211:211:211))
        (PORT datab (147:147:147) (200:200:200))
        (PORT datad (138:138:138) (178:178:178))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE cnt2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (197:197:197))
        (PORT datab (153:153:153) (204:204:204))
        (PORT datad (131:131:131) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (517:517:517) (480:480:480))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE cnt2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (198:198:198))
        (PORT datab (146:146:146) (200:200:200))
        (PORT datad (129:129:129) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (517:517:517) (480:480:480))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE cnt2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (403:403:403))
        (PORT datab (145:145:145) (199:199:199))
        (PORT datad (131:131:131) (173:173:173))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (517:517:517) (480:480:480))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (151:151:151) (202:202:202))
        (PORT datac (130:130:130) (177:177:177))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (521:521:521))
        (PORT datad (339:339:339) (382:382:382))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (283:283:283))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~36)
    (DELAY
      (ABSOLUTE
        (PORT datac (158:158:158) (187:187:187))
        (PORT datad (418:418:418) (494:494:494))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (272:272:272))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~39)
    (DELAY
      (ABSOLUTE
        (PORT datac (163:163:163) (190:190:190))
        (PORT datad (422:422:422) (498:498:498))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (279:279:279))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (210:210:210))
        (PORT datad (422:422:422) (498:498:498))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (211:211:211) (267:267:267))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (224:224:224))
        (PORT datad (420:420:420) (496:496:496))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (202:202:202))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datac (468:468:468) (540:540:540))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (516:516:516) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (402:402:402))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (214:214:214))
        (PORT datad (417:417:417) (492:492:492))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (292:292:292))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~44)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (188:188:188))
        (PORT datad (415:415:415) (493:493:493))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (620:620:620))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~45)
    (DELAY
      (ABSOLUTE
        (PORT datac (320:320:320) (360:360:360))
        (PORT datad (363:363:363) (418:418:418))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (682:682:682) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (475:475:475))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (369:369:369))
        (PORT datad (366:366:366) (421:421:421))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (682:682:682) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (410:410:410))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (207:207:207))
        (PORT datad (423:423:423) (499:499:499))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (278:278:278))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (187:187:187) (224:224:224))
        (PORT datad (418:418:418) (493:493:493))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (289:289:289))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (417:417:417) (492:492:492))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (275:275:275))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (187:187:187) (223:223:223))
        (PORT datad (417:417:417) (493:493:493))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (486:486:486) (563:563:563))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (425:425:425) (482:482:482))
        (PORT datad (367:367:367) (423:423:423))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (682:682:682) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (467:467:467))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (262:262:262) (293:293:293))
        (PORT datad (419:419:419) (492:492:492))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (934:934:934) (1089:1089:1089))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (477:477:477))
        (PORT datad (421:421:421) (497:497:497))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (595:595:595))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (401:401:401) (439:439:439))
        (PORT datad (419:419:419) (495:495:495))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (418:418:418))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~33)
    (DELAY
      (ABSOLUTE
        (PORT datac (427:427:427) (493:493:493))
        (PORT datad (422:422:422) (498:498:498))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (451:451:451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (486:486:486))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[20\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (628:628:628))
        (PORT datab (386:386:386) (461:461:461))
        (PORT datad (359:359:359) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (459:459:459))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[21\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (583:583:583))
        (PORT datab (341:341:341) (399:399:399))
        (PORT datad (361:361:361) (421:421:421))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (468:468:468))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[22\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datab (386:386:386) (461:461:461))
        (PORT datad (359:359:359) (418:418:418))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (441:441:441))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[23\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (402:402:402))
        (PORT datab (386:386:386) (461:461:461))
        (PORT datad (359:359:359) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[30\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (135:135:135) (178:178:178))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (613:613:613))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[24\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (395:395:395))
        (PORT datab (386:386:386) (461:461:461))
        (PORT datad (359:359:359) (418:418:418))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (298:298:298))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[25\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (211:211:211))
        (PORT datab (172:172:172) (209:209:209))
        (PORT datad (127:127:127) (154:154:154))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (297:297:297))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[26\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (198:198:198))
        (PORT datab (188:188:188) (226:226:226))
        (PORT datad (132:132:132) (160:160:160))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (279:279:279))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[27\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (198:198:198))
        (PORT datab (170:170:170) (207:207:207))
        (PORT datad (131:131:131) (156:156:156))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[30\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (194:194:194))
        (PORT datab (141:141:141) (190:190:190))
        (PORT datac (141:141:141) (182:182:182))
        (PORT datad (364:364:364) (437:437:437))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (426:426:426))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[28\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (201:201:201))
        (PORT datab (185:185:185) (222:222:222))
        (PORT datad (131:131:131) (156:156:156))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (275:275:275))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[29\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (198:198:198) (239:239:239))
        (PORT datad (127:127:127) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (278:278:278))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[30\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (208:208:208))
        (PORT datab (186:186:186) (223:223:223))
        (PORT datad (127:127:127) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT datad (322:322:322) (388:388:388))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[31\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (212:212:212))
        (PORT datab (276:276:276) (318:318:318))
        (PORT datad (126:126:126) (152:152:152))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[30\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (196:196:196))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (128:128:128) (168:168:168))
        (PORT datad (200:200:200) (252:252:252))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (422:422:422))
        (PORT datab (358:358:358) (430:430:430))
        (PORT datac (352:352:352) (420:420:420))
        (PORT datad (369:369:369) (443:443:443))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[30\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (384:384:384))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (459:459:459))
        (PORT datad (343:343:343) (392:392:392))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1213:1213:1213) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (163:163:163) (219:219:219))
        (PORT datac (387:387:387) (464:464:464))
        (PORT datad (222:222:222) (277:277:277))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (148:148:148) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (674:674:674) (740:740:740))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (440:440:440))
        (PORT datab (149:149:149) (203:203:203))
        (PORT datad (132:132:132) (172:172:172))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (442:442:442))
        (PORT datab (149:149:149) (204:204:204))
        (PORT datac (130:130:130) (177:177:177))
        (PORT datad (129:129:129) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (443:443:443))
        (PORT datab (153:153:153) (206:206:206))
        (PORT datac (134:134:134) (179:179:179))
        (PORT datad (129:129:129) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (161:161:161))
        (PORT datad (141:141:141) (186:186:186))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datab (149:149:149) (205:205:205))
        (PORT datac (130:130:130) (176:176:176))
        (PORT datad (138:138:138) (185:185:185))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (675:675:675) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (216:216:216))
        (PORT datab (152:152:152) (208:208:208))
        (PORT datad (104:104:104) (130:130:130))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (158:158:158))
        (PORT datab (153:153:153) (210:210:210))
        (PORT datac (135:135:135) (185:185:185))
        (PORT datad (137:137:137) (179:179:179))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (167:167:167) (195:195:195))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|cntr_cout\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (161:161:161))
        (PORT datab (154:154:154) (210:210:210))
        (PORT datac (134:134:134) (183:183:183))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (216:216:216))
        (PORT datad (173:173:173) (206:206:206))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (224:224:224))
        (PORT datab (155:155:155) (211:211:211))
        (PORT datad (178:178:178) (211:211:211))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (218:218:218))
        (PORT datab (148:148:148) (205:205:205))
        (PORT datac (263:263:263) (297:297:297))
        (PORT datad (133:133:133) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (222:222:222))
        (PORT datab (153:153:153) (210:210:210))
        (PORT datac (265:265:265) (299:299:299))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (143:143:143))
        (PORT datad (131:131:131) (174:174:174))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (204:204:204))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (124:124:124) (168:168:168))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (772:772:772) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (282:282:282))
        (PORT datab (154:154:154) (211:211:211))
        (PORT datac (145:145:145) (199:199:199))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (772:772:772) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (218:218:218) (277:277:277))
        (PORT datad (191:191:191) (238:238:238))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (675:675:675) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (133:133:133) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (675:675:675) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (136:136:136) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (675:675:675) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (382:382:382) (461:461:461))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1144:1144:1144))
        (PORT asdata (318:318:318) (367:367:367))
        (PORT ena (675:675:675) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (382:382:382) (465:465:465))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (451:451:451))
        (PORT datab (358:358:358) (431:431:431))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1135:1135:1135))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT ena (674:674:674) (740:740:740))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1144:1144:1144))
        (PORT asdata (312:312:312) (358:358:358))
        (PORT ena (675:675:675) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (379:379:379) (454:454:454))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (303:303:303))
        (PORT datab (163:163:163) (218:218:218))
        (PORT datac (356:356:356) (420:420:420))
        (PORT datad (134:134:134) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datab (195:195:195) (238:238:238))
        (PORT datad (376:376:376) (449:449:449))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (476:476:476))
        (PORT datab (195:195:195) (237:237:237))
        (PORT datac (141:141:141) (187:187:187))
        (PORT datad (152:152:152) (194:194:194))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT asdata (555:555:555) (621:621:621))
        (PORT ena (658:658:658) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT asdata (318:318:318) (368:368:368))
        (PORT ena (772:772:772) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1148:1148:1148))
        (PORT asdata (872:872:872) (981:981:981))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1148:1148:1148))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (139:139:139) (183:183:183))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (675:675:675) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1148:1148:1148))
        (PORT asdata (635:635:635) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1148:1148:1148))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (702:702:702) (803:803:803))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (658:658:658) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (278:278:278))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datad (198:198:198) (237:237:237))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (475:475:475))
        (PORT datab (193:193:193) (235:235:235))
        (PORT datac (138:138:138) (185:185:185))
        (PORT datad (155:155:155) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (212:212:212))
        (PORT datad (104:104:104) (126:126:126))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (300:300:300))
        (PORT datab (157:157:157) (209:209:209))
        (PORT datad (104:104:104) (130:130:130))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT asdata (321:321:321) (371:371:371))
        (PORT ena (821:821:821) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (202:202:202))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (821:821:821) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (137:137:137) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (675:675:675) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (451:451:451) (531:531:531))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1149:1149:1149))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (772:772:772) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (610:610:610) (706:706:706))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (440:440:440))
        (PORT datab (361:361:361) (432:432:432))
        (PORT datad (117:117:117) (152:152:152))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (152:152:152))
        (PORT datab (157:157:157) (212:212:212))
        (PORT datac (147:147:147) (193:193:193))
        (PORT datad (211:211:211) (266:266:266))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (108:108:108))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (223:223:223) (283:283:283))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (829:829:829) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (151:151:151))
        (PORT datab (156:156:156) (212:212:212))
        (PORT datac (147:147:147) (193:193:193))
        (PORT datad (211:211:211) (267:267:267))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a10\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (195:195:195) (235:235:235))
        (PORT datad (218:218:218) (278:278:278))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (829:829:829) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (174:174:174))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (772:772:772) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1148:1148:1148))
        (PORT asdata (1063:1063:1063) (1184:1184:1184))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1148:1148:1148))
        (PORT asdata (297:297:297) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1148:1148:1148))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (772:772:772) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (426:426:426))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1148:1148:1148))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (425:425:425))
        (PORT datab (364:364:364) (438:438:438))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (194:194:194) (234:234:234))
        (PORT datad (222:222:222) (280:280:280))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (829:829:829) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (215:215:215) (271:271:271))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (821:821:821) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (177:177:177))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (772:772:772) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (326:326:326) (390:390:390))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1149:1149:1149))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT ena (772:772:772) (836:836:836))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1149:1149:1149))
        (PORT asdata (532:532:532) (595:595:595))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1149:1149:1149))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (449:449:449))
        (PORT datab (390:390:390) (465:465:465))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (195:195:195) (234:234:234))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (168:168:168) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (385:385:385) (459:459:459))
        (PORT datad (314:314:314) (364:364:364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (674:674:674) (740:740:740))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datad (222:222:222) (281:281:281))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (829:829:829) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (213:213:213))
        (PORT datab (172:172:172) (226:226:226))
        (PORT datac (332:332:332) (391:391:391))
        (PORT datad (217:217:217) (273:273:273))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (821:821:821) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (336:336:336) (396:396:396))
        (PORT datad (351:351:351) (416:416:416))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (674:674:674) (740:740:740))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (674:674:674) (740:740:740))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (268:268:268))
        (PORT datab (371:371:371) (442:442:442))
        (PORT datad (133:133:133) (173:173:173))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (305:305:305))
        (PORT datab (162:162:162) (218:218:218))
        (PORT datac (355:355:355) (420:420:420))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (476:476:476))
        (PORT datad (176:176:176) (207:207:207))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1135:1135:1135))
        (PORT asdata (560:560:560) (634:634:634))
        (PORT ena (674:674:674) (740:740:740))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (344:344:344) (407:407:407))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT asdata (528:528:528) (599:599:599))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (399:399:399) (483:483:483))
        (PORT datad (380:380:380) (463:463:463))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_state\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (466:466:466))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE RESET_N\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (290:290:290) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE RESET_N\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_state\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (466:466:466))
        (PORT datad (157:157:157) (200:200:200))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_CTL4\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (263:263:263) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_state\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (367:367:367) (439:439:439))
        (PORT datad (160:160:160) (201:201:201))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_cnt\[12\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (418:418:418))
        (PORT datab (226:226:226) (286:286:286))
        (PORT datac (2074:2074:2074) (2364:2364:2364))
        (PORT datad (317:317:317) (372:372:372))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_cnt\[12\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (465:465:465) (561:561:561))
        (PORT datad (531:531:531) (629:629:629))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (259:259:259))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (552:552:552) (661:661:661))
        (PORT datac (474:474:474) (573:573:573))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1138:1138:1138))
        (PORT ena (820:820:820) (765:765:765))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (277:277:277))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (660:660:660))
        (PORT datac (477:477:477) (575:575:575))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1138:1138:1138))
        (PORT ena (820:820:820) (765:765:765))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (274:274:274))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (545:545:545) (653:653:653))
        (PORT datac (460:460:460) (553:553:553))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1138:1138:1138))
        (PORT ena (820:820:820) (765:765:765))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (262:262:262))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (596:596:596))
        (PORT datab (190:190:190) (229:229:229))
        (PORT datad (534:534:534) (631:631:631))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1138:1138:1138))
        (PORT ena (820:820:820) (765:765:765))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (287:287:287))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (586:586:586))
        (PORT datab (176:176:176) (215:215:215))
        (PORT datad (531:531:531) (628:628:628))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1138:1138:1138))
        (PORT ena (820:820:820) (765:765:765))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (277:277:277))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (597:597:597))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datad (537:537:537) (629:629:629))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1138:1138:1138))
        (PORT ena (820:820:820) (765:765:765))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (258:258:258))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (600:600:600))
        (PORT datab (188:188:188) (226:226:226))
        (PORT datad (538:538:538) (635:635:635))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1138:1138:1138))
        (PORT ena (820:820:820) (765:765:765))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (204:204:204) (259:259:259))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (552:552:552) (661:661:661))
        (PORT datac (475:475:475) (573:573:573))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1138:1138:1138))
        (PORT ena (820:820:820) (765:765:765))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (278:278:278))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (661:661:661))
        (PORT datac (477:477:477) (575:575:575))
        (PORT datad (173:173:173) (203:203:203))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1138:1138:1138))
        (PORT ena (820:820:820) (765:765:765))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (278:278:278))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (579:579:579))
        (PORT datac (160:160:160) (191:191:191))
        (PORT datad (530:530:530) (627:627:627))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1138:1138:1138))
        (PORT ena (820:820:820) (765:765:765))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_cnt\[10\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (539:539:539))
        (PORT datab (200:200:200) (241:241:241))
        (PORT datad (162:162:162) (187:187:187))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_cnt\[11\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (535:535:535))
        (PORT datab (197:197:197) (238:238:238))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1158:1158:1158) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (471:471:471))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_cnt\[12\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (544:544:544))
        (PORT datab (338:338:338) (395:395:395))
        (PORT datad (335:335:335) (391:391:391))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Add1\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (454:454:454))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|usb_rd_cnt\[13\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (542:542:542))
        (PORT datab (352:352:352) (415:415:415))
        (PORT datad (306:306:306) (351:351:351))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1153:1153:1153) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (202:202:202))
        (PORT datab (224:224:224) (282:282:282))
        (PORT datac (352:352:352) (418:418:418))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (414:414:414))
        (PORT datab (231:231:231) (292:292:292))
        (PORT datad (161:161:161) (205:205:205))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|usb_rd_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|SLRD\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (289:289:289))
        (PORT datab (230:230:230) (291:291:291))
        (PORT datac (2075:2075:2075) (2366:2366:2366))
        (PORT datad (161:161:161) (202:202:202))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|wrreq)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT asdata (524:524:524) (583:583:583))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (408:408:408))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (591:591:591))
        (PORT datab (129:129:129) (176:176:176))
        (PORT datad (370:370:370) (448:448:448))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1148:1148:1148))
        (PORT asdata (531:531:531) (597:597:597))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (248:248:248))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (338:338:338) (401:401:401))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (370:370:370) (451:451:451))
        (PORT datad (888:888:888) (1023:1023:1023))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT asdata (307:307:307) (346:346:346))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (609:609:609))
        (PORT datab (704:704:704) (826:826:826))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (418:418:418))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (375:375:375) (442:442:442))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1149:1149:1149))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (443:443:443))
        (PORT datab (294:294:294) (350:350:350))
        (PORT datad (324:324:324) (388:388:388))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (137:137:137))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (303:303:303) (351:351:351))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (365:365:365) (431:431:431))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1149:1149:1149))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|data_wire\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (375:375:375) (448:448:448))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|valid_wrreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (220:220:220))
        (PORT datab (1320:1320:1320) (1511:1511:1511))
        (PORT datac (183:183:183) (218:218:218))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ram_address_a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (146:146:146) (196:196:196))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (283:283:283) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (263:263:263) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (270:270:270) (823:823:823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (263:263:263) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (253:253:253) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (253:253:253) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2576:2576:2576))
        (PORT d[1] (2417:2417:2417) (2777:2777:2777))
        (PORT d[2] (2573:2573:2573) (2929:2929:2929))
        (PORT d[3] (2276:2276:2276) (2598:2598:2598))
        (PORT d[4] (2792:2792:2792) (3189:3189:3189))
        (PORT d[5] (2716:2716:2716) (3101:3101:3101))
        (PORT d[6] (2414:2414:2414) (2752:2752:2752))
        (PORT d[7] (2382:2382:2382) (2715:2715:2715))
        (PORT d[8] (2639:2639:2639) (3005:3005:3005))
        (PORT clk (1326:1326:1326) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (727:727:727) (847:847:847))
        (PORT d[1] (582:582:582) (695:695:695))
        (PORT d[2] (543:543:543) (642:642:642))
        (PORT d[3] (596:596:596) (698:698:698))
        (PORT d[4] (407:407:407) (485:485:485))
        (PORT d[5] (745:745:745) (874:874:874))
        (PORT d[6] (687:687:687) (794:794:794))
        (PORT d[7] (682:682:682) (799:799:799))
        (PORT d[8] (717:717:717) (836:836:836))
        (PORT d[9] (651:651:651) (740:740:740))
        (PORT clk (1324:1324:1324) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (872:872:872) (949:949:949))
        (PORT clk (1324:1324:1324) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1345:1345:1345))
        (PORT d[0] (1156:1156:1156) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (225:225:225) (266:266:266))
        (PORT d[1] (420:420:420) (493:493:493))
        (PORT d[2] (750:750:750) (858:858:858))
        (PORT d[3] (569:569:569) (671:671:671))
        (PORT d[4] (568:568:568) (660:660:660))
        (PORT d[5] (579:579:579) (680:680:680))
        (PORT d[6] (541:541:541) (637:637:637))
        (PORT d[7] (747:747:747) (858:858:858))
        (PORT d[8] (569:569:569) (653:653:653))
        (PORT d[9] (706:706:706) (802:802:802))
        (PORT clk (1283:1283:1283) (1304:1304:1304))
        (PORT stall (417:417:417) (415:415:415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1303:1303:1303))
        (PORT ena (1041:1041:1041) (1122:1122:1122))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (253:253:253) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (263:263:263) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (263:263:263) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (263:263:263) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (260:260:260) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (253:253:253) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2919:2919:2919))
        (PORT d[1] (2372:2372:2372) (2691:2691:2691))
        (PORT d[2] (2290:2290:2290) (2618:2618:2618))
        (PORT d[3] (2267:2267:2267) (2601:2601:2601))
        (PORT d[4] (2272:2272:2272) (2581:2581:2581))
        (PORT d[5] (2271:2271:2271) (2596:2596:2596))
        (PORT d[6] (2799:2799:2799) (3199:3199:3199))
        (PORT d[7] (2370:2370:2370) (2680:2680:2680))
        (PORT d[8] (2139:2139:2139) (2414:2414:2414))
        (PORT clk (1323:1323:1323) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (537:537:537) (634:634:634))
        (PORT d[1] (564:564:564) (666:666:666))
        (PORT d[2] (400:400:400) (473:473:473))
        (PORT d[3] (400:400:400) (481:481:481))
        (PORT d[4] (394:394:394) (472:472:472))
        (PORT d[5] (738:738:738) (866:866:866))
        (PORT d[6] (708:708:708) (828:828:828))
        (PORT d[7] (536:536:536) (629:629:629))
        (PORT d[8] (913:913:913) (1056:1056:1056))
        (PORT d[9] (676:676:676) (772:772:772))
        (PORT clk (1321:1321:1321) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (875:875:875) (945:945:945))
        (PORT clk (1321:1321:1321) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (PORT d[0] (1159:1159:1159) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (395:395:395) (457:457:457))
        (PORT d[1] (595:595:595) (699:699:699))
        (PORT d[2] (737:737:737) (840:840:840))
        (PORT d[3] (433:433:433) (513:513:513))
        (PORT d[4] (435:435:435) (515:515:515))
        (PORT d[5] (409:409:409) (480:480:480))
        (PORT d[6] (702:702:702) (808:808:808))
        (PORT d[7] (735:735:735) (836:836:836))
        (PORT d[8] (397:397:397) (469:469:469))
        (PORT d[9] (375:375:375) (431:431:431))
        (PORT clk (1280:1280:1280) (1302:1302:1302))
        (PORT stall (595:595:595) (576:576:576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1301:1301:1301))
        (PORT ena (865:865:865) (933:933:933))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (283:283:283) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (263:263:263) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (253:253:253) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (263:263:263) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2573:2573:2573))
        (PORT d[1] (2600:2600:2600) (2977:2977:2977))
        (PORT d[2] (2223:2223:2223) (2519:2519:2519))
        (PORT d[3] (2623:2623:2623) (3029:3029:3029))
        (PORT d[4] (2043:2043:2043) (2308:2308:2308))
        (PORT d[5] (2086:2086:2086) (2358:2358:2358))
        (PORT d[6] (2397:2397:2397) (2736:2736:2736))
        (PORT d[7] (2347:2347:2347) (2659:2659:2659))
        (PORT d[8] (2499:2499:2499) (2824:2824:2824))
        (PORT clk (1320:1320:1320) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (741:741:741) (873:873:873))
        (PORT d[1] (395:395:395) (478:478:478))
        (PORT d[2] (397:397:397) (462:462:462))
        (PORT d[3] (613:613:613) (716:716:716))
        (PORT d[4] (658:658:658) (763:763:763))
        (PORT d[5] (902:902:902) (1038:1038:1038))
        (PORT d[6] (395:395:395) (468:468:468))
        (PORT d[7] (802:802:802) (915:915:915))
        (PORT d[8] (408:408:408) (487:487:487))
        (PORT d[9] (672:672:672) (760:760:760))
        (PORT clk (1318:1318:1318) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (696:696:696) (745:745:745))
        (PORT clk (1318:1318:1318) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1341:1341:1341))
        (PORT d[0] (980:980:980) (1038:1038:1038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (394:394:394) (456:456:456))
        (PORT d[1] (431:431:431) (514:514:514))
        (PORT d[2] (570:570:570) (661:661:661))
        (PORT d[3] (744:744:744) (854:854:854))
        (PORT d[4] (580:580:580) (664:664:664))
        (PORT d[5] (562:562:562) (650:650:650))
        (PORT d[6] (727:727:727) (835:835:835))
        (PORT d[7] (739:739:739) (842:842:842))
        (PORT d[8] (556:556:556) (650:650:650))
        (PORT d[9] (721:721:721) (816:816:816))
        (PORT clk (1277:1277:1277) (1300:1300:1300))
        (PORT stall (606:606:606) (587:587:587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1299:1299:1299))
        (PORT ena (974:974:974) (1038:1038:1038))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (260:260:260) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (260:260:260) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (260:260:260) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2880:2880:2880))
        (PORT d[1] (2527:2527:2527) (2880:2880:2880))
        (PORT d[2] (2484:2484:2484) (2825:2825:2825))
        (PORT d[3] (2438:2438:2438) (2766:2766:2766))
        (PORT d[4] (2326:2326:2326) (2652:2652:2652))
        (PORT clk (1328:1328:1328) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (571:571:571) (682:682:682))
        (PORT d[1] (566:566:566) (665:665:665))
        (PORT d[2] (426:426:426) (509:509:509))
        (PORT d[3] (424:424:424) (503:503:503))
        (PORT d[4] (415:415:415) (492:492:492))
        (PORT d[5] (750:750:750) (873:873:873))
        (PORT d[6] (554:554:554) (647:647:647))
        (PORT d[7] (551:551:551) (647:647:647))
        (PORT d[8] (736:736:736) (851:851:851))
        (PORT d[9] (533:533:533) (611:611:611))
        (PORT clk (1326:1326:1326) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (890:890:890) (964:964:964))
        (PORT clk (1326:1326:1326) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1349:1349:1349))
        (PORT d[0] (1174:1174:1174) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (360:360:360) (417:417:417))
        (PORT d[1] (424:424:424) (505:505:505))
        (PORT d[2] (755:755:755) (862:862:862))
        (PORT d[3] (740:740:740) (858:858:858))
        (PORT d[4] (574:574:574) (657:657:657))
        (PORT d[5] (579:579:579) (672:672:672))
        (PORT d[6] (557:557:557) (654:654:654))
        (PORT d[7] (560:560:560) (649:649:649))
        (PORT d[8] (573:573:573) (677:677:677))
        (PORT d[9] (552:552:552) (628:628:628))
        (PORT clk (1285:1285:1285) (1308:1308:1308))
        (PORT stall (956:956:956) (886:886:886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1307:1307:1307))
        (PORT ena (859:859:859) (917:917:917))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (467:467:467))
        (PORT datac (133:133:133) (175:175:175))
        (PORT datad (157:157:157) (199:199:199))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|SLOE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1133:1133:1133) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|SLRD)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT asdata (363:363:363) (397:397:397))
        (PORT clrn (1133:1133:1133) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|SLCS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT asdata (312:312:312) (352:352:352))
        (PORT clrn (1133:1133:1133) (1113:1113:1113))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ena_reg")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl_e_SCLK.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (145:145:145) (118:118:118))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (107:107:107) (107:107:107))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (57:57:57))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ena_reg")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl_e_SCLK.extena1_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (175:175:175) (159:159:159))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (57:57:57))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (260:260:260) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (260:260:260) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (260:260:260) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (822:822:822) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (168:168:168) (225:225:225))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (249:249:249))
        (PORT datab (183:183:183) (248:248:248))
        (PORT datac (165:165:165) (229:229:229))
        (PORT datad (146:146:146) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datac (1772:1772:1772) (1531:1531:1531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (1774:1774:1774) (1533:1533:1533))
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1994:1994:1994) (1798:1798:1798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (1771:1771:1771) (1530:1530:1530))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (193:193:193))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1994:1994:1994) (1798:1798:1798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (190:190:190))
        (PORT datac (1769:1769:1769) (1528:1528:1528))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (1775:1775:1775) (1531:1531:1531))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (1760:1760:1760) (1513:1513:1513))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1740:1740:1740) (2023:2023:2023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (183:183:183))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1740:1740:1740) (2023:2023:2023))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (1547:1547:1547))
        (PORT datab (135:135:135) (183:183:183))
        (PORT datad (197:197:197) (247:247:247))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (PORT datab (144:144:144) (192:192:192))
        (PORT datad (386:386:386) (468:468:468))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1994:1994:1994) (1798:1798:1798))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (204:204:204))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datac (1773:1773:1773) (1532:1532:1532))
        (PORT datad (390:390:390) (471:471:471))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1784:1784:1784) (1526:1526:1526))
        (PORT datac (218:218:218) (270:270:270))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (494:494:494) (592:592:592))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1835:1835:1835) (1646:1646:1646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (176:176:176) (230:230:230))
        (PORT datac (1613:1613:1613) (1379:1379:1379))
        (PORT datad (482:482:482) (568:568:568))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (168:168:168))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1835:1835:1835) (1646:1646:1646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datac (1607:1607:1607) (1374:1374:1374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (197:197:197))
        (PORT datac (1611:1611:1611) (1377:1377:1377))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1116:1116:1116))
        (PORT asdata (2270:2270:2270) (1969:1969:1969))
        (PORT clrn (768:768:768) (684:684:684))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (768:768:768) (684:684:684))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (238:238:238))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (768:768:768) (684:684:684))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1116:1116:1116))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT clrn (768:768:768) (684:684:684))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (190:190:190))
        (PORT datab (136:136:136) (189:189:189))
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1116:1116:1116))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (768:768:768) (684:684:684))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1116:1116:1116))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (768:768:768) (684:684:684))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (768:768:768) (684:684:684))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (768:768:768) (684:684:684))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (191:191:191))
        (PORT datab (136:136:136) (184:184:184))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (768:768:768) (684:684:684))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (768:768:768) (684:684:684))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (220:220:220))
        (PORT datab (182:182:182) (220:220:220))
        (PORT datac (292:292:292) (348:348:348))
        (PORT datad (127:127:127) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (768:768:768) (684:684:684))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (339:339:339))
        (PORT datab (157:157:157) (211:211:211))
        (PORT datac (625:625:625) (721:721:721))
        (PORT datad (306:306:306) (360:360:360))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (223:223:223))
        (PORT datab (183:183:183) (222:222:222))
        (PORT datac (292:292:292) (350:350:350))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (768:768:768) (684:684:684))
        (PORT ena (648:648:648) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (756:756:756))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datac (490:490:490) (582:582:582))
        (PORT datad (364:364:364) (440:440:440))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (578:578:578) (631:631:631))
        (PORT ena (588:588:588) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (243:243:243))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (578:578:578) (631:631:631))
        (PORT ena (588:588:588) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (179:179:179) (242:242:242))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (578:578:578) (631:631:631))
        (PORT ena (588:588:588) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (248:248:248))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (578:578:578) (631:631:631))
        (PORT ena (588:588:588) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datad (144:144:144) (185:185:185))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (578:578:578) (631:631:631))
        (PORT ena (588:588:588) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (250:250:250))
        (PORT datac (170:170:170) (233:233:233))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (397:397:397))
        (PORT datab (186:186:186) (252:252:252))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (158:158:158) (206:206:206))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2338:2338:2338) (2000:2000:2000))
        (PORT datab (527:527:527) (634:634:634))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (752:752:752))
        (PORT datab (1405:1405:1405) (1198:1198:1198))
        (PORT datac (130:130:130) (174:174:174))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (626:626:626))
        (PORT datad (321:321:321) (371:371:371))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT asdata (315:315:315) (358:358:358))
        (PORT clrn (678:678:678) (754:754:754))
        (PORT ena (419:419:419) (439:439:439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (668:668:668) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (611:611:611) (737:737:737))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (287:287:287))
        (PORT datab (515:515:515) (612:612:612))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (378:378:378) (451:451:451))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (665:665:665) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (668:668:668) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (613:613:613) (740:740:740))
        (PORT datac (203:203:203) (254:254:254))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (665:665:665) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (509:509:509))
        (PORT datac (396:396:396) (467:467:467))
        (PORT datad (407:407:407) (488:488:488))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (630:630:630))
        (PORT datab (174:174:174) (212:212:212))
        (PORT datad (323:323:323) (374:374:374))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (678:678:678) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (630:630:630))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (141:141:141) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (299:299:299) (339:339:339))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (668:668:668) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (668:668:668) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (301:301:301) (341:341:341))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (668:668:668) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (192:192:192))
        (PORT datac (479:479:479) (567:567:567))
        (PORT datad (590:590:590) (713:713:713))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (665:665:665) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (668:668:668) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (738:738:738))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (665:665:665) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (615:615:615) (741:741:741))
        (PORT datac (199:199:199) (244:244:244))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (665:665:665) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (613:613:613) (740:740:740))
        (PORT datac (129:129:129) (169:169:169))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (665:665:665) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (300:300:300) (343:343:343))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (668:668:668) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (613:613:613) (738:738:738))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (665:665:665) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (360:360:360) (430:430:430))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (678:678:678) (754:754:754))
        (PORT ena (419:419:419) (439:439:439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (612:612:612) (737:737:737))
        (PORT datac (380:380:380) (460:460:460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (665:665:665) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (521:521:521) (618:618:618))
        (PORT datac (98:98:98) (122:122:122))
        (PORT datad (365:365:365) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (477:477:477))
        (PORT datab (520:520:520) (617:617:617))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (622:622:622))
        (PORT datab (519:519:519) (614:614:614))
        (PORT datac (137:137:137) (181:181:181))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (288:288:288))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (678:678:678) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT asdata (558:558:558) (624:624:624))
        (PORT clrn (678:678:678) (754:754:754))
        (PORT ena (419:419:419) (439:439:439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (451:451:451))
        (PORT datab (616:616:616) (743:743:743))
        (PORT datad (357:357:357) (425:425:425))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (837:837:837) (935:935:935))
        (PORT ena (665:665:665) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (551:551:551))
        (PORT datab (429:429:429) (510:510:510))
        (PORT datac (395:395:395) (468:468:468))
        (PORT datad (404:404:404) (482:482:482))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (631:631:631))
        (PORT datab (341:341:341) (397:397:397))
        (PORT datad (324:324:324) (374:374:374))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (678:678:678) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (554:554:554))
        (PORT datab (434:434:434) (516:516:516))
        (PORT datac (399:399:399) (472:472:472))
        (PORT datad (401:401:401) (480:480:480))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (529:529:529))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (172:172:172) (202:202:202))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1034:1034:1034) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (124:124:124) (166:166:166))
        (PORT datad (343:343:343) (411:411:411))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1113:1113:1113) (1235:1235:1235))
        (PORT clrn (623:623:623) (684:684:684))
        (PORT sload (641:641:641) (715:715:715))
        (PORT ena (785:785:785) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (437:437:437))
        (PORT datab (430:430:430) (511:511:511))
        (PORT datac (395:395:395) (468:468:468))
        (PORT datad (404:404:404) (482:482:482))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (566:566:566))
        (PORT datac (346:346:346) (414:414:414))
        (PORT datad (286:286:286) (331:331:331))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT asdata (2493:2493:2493) (2163:2163:2163))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (565:565:565))
        (PORT datab (357:357:357) (433:433:433))
        (PORT datac (345:345:345) (413:413:413))
        (PORT datad (285:285:285) (330:330:330))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (405:405:405) (421:421:421))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (250:250:250))
        (PORT datab (182:182:182) (250:250:250))
        (PORT datac (166:166:166) (230:230:230))
        (PORT datad (153:153:153) (203:203:203))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (185:185:185) (250:250:250))
        (PORT datac (167:167:167) (232:232:232))
        (PORT datad (150:150:150) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (241:241:241))
        (PORT datab (319:319:319) (385:385:385))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (248:248:248))
        (PORT datab (183:183:183) (247:247:247))
        (PORT datac (164:164:164) (227:227:227))
        (PORT datad (153:153:153) (199:199:199))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (247:247:247))
        (PORT datab (180:180:180) (245:245:245))
        (PORT datac (162:162:162) (225:225:225))
        (PORT datad (155:155:155) (200:200:200))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (356:356:356))
        (PORT datab (301:301:301) (346:346:346))
        (PORT datad (307:307:307) (356:356:356))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (405:405:405) (421:421:421))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (364:364:364))
        (PORT datab (440:440:440) (531:531:531))
        (PORT datad (184:184:184) (219:219:219))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (405:405:405) (421:421:421))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (244:244:244))
        (PORT datab (177:177:177) (241:241:241))
        (PORT datac (156:156:156) (220:220:220))
        (PORT datad (154:154:154) (198:198:198))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (138:138:138))
        (PORT datab (213:213:213) (267:267:267))
        (PORT datac (167:167:167) (231:231:231))
        (PORT datad (150:150:150) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (401:401:401))
        (PORT datab (191:191:191) (230:230:230))
        (PORT datad (181:181:181) (215:215:215))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (405:405:405) (421:421:421))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (247:247:247))
        (PORT datab (179:179:179) (246:246:246))
        (PORT datac (160:160:160) (225:225:225))
        (PORT datad (154:154:154) (203:203:203))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (271:271:271))
        (PORT datab (105:105:105) (133:133:133))
        (PORT datac (168:168:168) (232:232:232))
        (PORT datad (150:150:150) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (245:245:245))
        (PORT datab (333:333:333) (400:400:400))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (348:348:348) (413:413:413))
        (PORT datad (387:387:387) (470:470:470))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (320:320:320))
        (PORT datac (351:351:351) (416:416:416))
        (PORT datad (390:390:390) (472:472:472))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2369:2369:2369) (2055:2055:2055))
        (PORT sload (402:402:402) (440:440:440))
        (PORT ena (407:407:407) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT sload (402:402:402) (440:440:440))
        (PORT ena (407:407:407) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT sload (402:402:402) (440:440:440))
        (PORT ena (407:407:407) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT sload (402:402:402) (440:440:440))
        (PORT ena (407:407:407) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1608:1608:1608) (1376:1376:1376))
        (PORT datad (162:162:162) (204:204:204))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (448:448:448))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (630:630:630) (727:727:727))
        (PORT datad (362:362:362) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (531:531:531))
        (PORT datab (1784:1784:1784) (1526:1526:1526))
        (PORT datac (2211:2211:2211) (1883:1883:1883))
        (PORT datad (421:421:421) (491:491:491))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (1784:1784:1784) (1526:1526:1526))
        (PORT datac (218:218:218) (270:270:270))
        (PORT datad (369:369:369) (439:439:439))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (381:381:381))
        (PORT datab (186:186:186) (223:223:223))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (509:509:509) (559:559:559))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|cdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (772:772:772))
        (PORT datac (532:532:532) (636:636:636))
        (PORT datad (673:673:673) (786:786:786))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (655:655:655))
        (PORT datab (680:680:680) (803:803:803))
        (PORT datac (338:338:338) (411:411:411))
        (PORT datad (642:642:642) (748:748:748))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (122:122:122) (164:164:164))
        (PORT datad (453:453:453) (515:515:515))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (199:199:199))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (771:771:771))
        (PORT datab (686:686:686) (810:810:810))
        (PORT datac (531:531:531) (635:635:635))
        (PORT datad (328:328:328) (393:393:393))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (660:660:660))
        (PORT datab (534:534:534) (639:639:639))
        (PORT datac (653:653:653) (767:767:767))
        (PORT datad (329:329:329) (393:393:393))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (773:773:773))
        (PORT datab (530:530:530) (635:635:635))
        (PORT datac (526:526:526) (629:629:629))
        (PORT datad (665:665:665) (777:777:777))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sdr)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (632:632:632))
        (PORT datac (525:525:525) (627:627:627))
        (PORT datad (662:662:662) (776:776:776))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (365:365:365))
        (PORT datab (210:210:210) (265:265:265))
        (PORT datac (199:199:199) (245:245:245))
        (PORT datad (206:206:206) (251:251:251))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (286:286:286))
        (PORT datab (209:209:209) (261:261:261))
        (PORT datac (193:193:193) (239:239:239))
        (PORT datad (202:202:202) (247:247:247))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (263:263:263))
        (PORT datab (325:325:325) (384:384:384))
        (PORT datac (309:309:309) (361:361:361))
        (PORT datad (197:197:197) (246:246:246))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (358:358:358))
        (PORT datab (208:208:208) (262:262:262))
        (PORT datac (210:210:210) (260:260:260))
        (PORT datad (206:206:206) (251:251:251))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (133:133:133))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (161:161:161) (189:189:189))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (516:516:516))
        (PORT datac (453:453:453) (514:514:514))
        (PORT datad (433:433:433) (496:496:496))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (422:422:422))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datad (272:272:272) (307:307:307))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (425:425:425))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (271:271:271))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (350:350:350))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (195:195:195))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (425:425:425))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (270:270:270))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (350:350:350))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (195:195:195))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (373:373:373) (421:421:421))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[5\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (268:268:268))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (371:371:371) (423:423:423))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (268:268:268))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (380:380:380) (427:427:427))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (272:272:272))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (372:372:372) (424:424:424))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[9\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (271:271:271))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (426:426:426))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (274:274:274))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (311:311:311) (352:352:352))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (198:198:198))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (482:482:482) (547:547:547))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[12\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (394:394:394))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (311:311:311) (351:351:351))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[13\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (427:427:427))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[14\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[15\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (482:482:482) (534:534:534))
        (PORT sclr (711:711:711) (813:813:813))
        (PORT sload (795:795:795) (883:883:883))
        (PORT ena (915:915:915) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (425:425:425))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[17\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (272:272:272))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (350:350:350))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (425:425:425))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[19\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (271:271:271))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (350:350:350))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (196:196:196))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (426:426:426))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[21\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (274:274:274))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (430:430:430))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[22\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (275:275:275))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[23\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (380:380:380) (427:427:427))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[24\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (372:372:372) (424:424:424))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[25\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (272:272:272))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (373:373:373) (421:421:421))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[26\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (270:270:270))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[27\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (199:199:199))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[28\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (275:275:275))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[29\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[30\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (272:272:272))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[31\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2337:2337:2337) (2007:2007:2007))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (374:374:374) (422:422:422))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (311:311:311) (351:351:351))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (427:427:427))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (311:311:311) (352:352:352))
        (PORT sclr (563:563:563) (654:654:654))
        (PORT sload (794:794:794) (888:888:888))
        (PORT ena (703:703:703) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (381:381:381))
        (PORT datab (200:200:200) (258:258:258))
        (PORT datac (197:197:197) (243:243:243))
        (PORT datad (196:196:196) (238:238:238))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (282:282:282))
        (PORT datab (207:207:207) (260:260:260))
        (PORT datac (196:196:196) (240:240:240))
        (PORT datad (202:202:202) (247:247:247))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (375:375:375))
        (PORT datab (205:205:205) (258:258:258))
        (PORT datac (206:206:206) (255:255:255))
        (PORT datad (204:204:204) (250:250:250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (278:278:278))
        (PORT datab (334:334:334) (395:395:395))
        (PORT datac (304:304:304) (352:352:352))
        (PORT datad (194:194:194) (236:236:236))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (135:135:135))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (544:544:544))
        (PORT datab (452:452:452) (522:522:522))
        (PORT datac (458:458:458) (519:519:519))
        (PORT datad (430:430:430) (492:492:492))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (457:457:457) (439:439:439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (544:544:544))
        (PORT datab (452:452:452) (523:523:523))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (457:457:457) (439:439:439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datac (437:437:437) (501:501:501))
        (PORT datad (454:454:454) (518:518:518))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (457:457:457) (439:439:439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (271:271:271))
        (PORT datac (469:469:469) (547:547:547))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datac (470:470:470) (547:547:547))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (193:193:193))
        (PORT datac (474:474:474) (553:553:553))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (574:574:574))
        (PORT datac (120:120:120) (164:164:164))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (568:568:568))
        (PORT datac (121:121:121) (164:164:164))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (490:490:490) (568:568:568))
        (PORT datac (124:124:124) (168:168:168))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (498:498:498))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (199:199:199))
        (PORT datab (307:307:307) (365:365:365))
        (PORT datac (440:440:440) (505:505:505))
        (PORT datad (458:458:458) (523:523:523))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (457:457:457) (439:439:439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (124:124:124) (167:167:167))
        (PORT datad (455:455:455) (519:519:519))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (457:457:457) (439:439:439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (121:121:121) (165:165:165))
        (PORT datad (457:457:457) (522:522:522))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (457:457:457) (439:439:439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (183:183:183))
        (PORT datad (455:455:455) (517:517:517))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (457:457:457) (439:439:439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2294:2294:2294) (1960:1960:1960))
        (PORT datab (403:403:403) (488:488:488))
        (PORT datac (550:550:550) (653:653:653))
        (PORT datad (568:568:568) (674:674:674))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (456:456:456) (524:524:524))
        (PORT datad (358:358:358) (426:426:426))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (678:678:678))
        (PORT datab (405:405:405) (490:490:490))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (566:566:566) (672:672:672))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (675:675:675))
        (PORT datab (403:403:403) (488:488:488))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (569:569:569) (675:675:675))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (272:272:272))
        (PORT datab (331:331:331) (398:398:398))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (191:191:191))
        (PORT datab (335:335:335) (403:403:403))
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (190:190:190))
        (PORT datab (336:336:336) (404:404:404))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (398:398:398))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (399:399:399))
        (PORT datac (124:124:124) (166:166:166))
        (PORT datad (120:120:120) (156:156:156))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (332:332:332) (398:398:398))
        (PORT datac (117:117:117) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (277:277:277))
        (PORT datab (349:349:349) (412:412:412))
        (PORT datad (195:195:195) (242:242:242))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (490:490:490) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (414:414:414))
        (PORT datac (125:125:125) (169:169:169))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (490:490:490) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (407:407:407))
        (PORT datac (122:122:122) (167:167:167))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (490:490:490) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (345:345:345) (407:407:407))
        (PORT datac (291:291:291) (338:338:338))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (490:490:490) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (345:345:345) (408:408:408))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (490:490:490) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (361:361:361))
        (PORT datab (349:349:349) (412:412:412))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (490:490:490) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (411:411:411))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (490:490:490) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (422:422:422))
        (PORT datab (475:475:475) (561:561:561))
        (PORT datac (336:336:336) (409:409:409))
        (PORT datad (540:540:540) (627:627:627))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1213:1213:1213) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (570:570:570) (682:682:682))
        (PORT datad (212:212:212) (261:261:261))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|reset_all)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1374:1374:1374) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT asdata (539:539:539) (612:612:612))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1076:1076:1076) (1225:1225:1225))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_setup_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (651:651:651))
        (PORT datab (528:528:528) (632:632:632))
        (PORT datac (482:482:482) (572:572:572))
        (PORT datad (661:661:661) (776:776:776))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[392\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (2171:2171:2171) (1883:1883:1883))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1932:1932:1932) (2199:2199:2199))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[391\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (302:302:302) (344:344:344))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1932:1932:1932) (2199:2199:2199))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[390\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[390\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1932:1932:1932) (2199:2199:2199))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[389\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (715:715:715) (806:806:806))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1462:1462:1462) (1657:1657:1657))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[388\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[388\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1462:1462:1462) (1657:1657:1657))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[387\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[387\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1462:1462:1462) (1657:1657:1657))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[386\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (298:298:298) (338:338:338))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1462:1462:1462) (1657:1657:1657))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[385\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[385\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1462:1462:1462) (1657:1657:1657))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[384\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (299:299:299) (341:341:341))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1462:1462:1462) (1657:1657:1657))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[383\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT asdata (553:553:553) (622:622:622))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1279:1279:1279) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[382\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[382\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1279:1279:1279) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[381\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[381\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1279:1279:1279) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[380\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT asdata (300:300:300) (341:341:341))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1279:1279:1279) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[379\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[379\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1279:1279:1279) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[378\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[378\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1279:1279:1279) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[377\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT asdata (479:479:479) (525:525:525))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1279:1279:1279) (1451:1451:1451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[376\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[376\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1279:1279:1279) (1451:1451:1451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[375\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[375\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1279:1279:1279) (1451:1451:1451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[374\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1279:1279:1279) (1451:1451:1451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[373\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[373\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1279:1279:1279) (1451:1451:1451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[372\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[372\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1279:1279:1279) (1451:1451:1451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[371\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT asdata (544:544:544) (611:611:611))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1443:1443:1443) (1623:1623:1623))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[370\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[370\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1443:1443:1443) (1623:1623:1623))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[369\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[369\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1443:1443:1443) (1623:1623:1623))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[368\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (493:493:493) (541:541:541))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1448:1448:1448) (1647:1647:1647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[367\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (298:298:298) (340:340:340))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1448:1448:1448) (1647:1647:1647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[366\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[366\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1448:1448:1448) (1647:1647:1647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[365\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT asdata (530:530:530) (603:603:603))
        (PORT clrn (1124:1124:1124) (1131:1131:1131))
        (PORT ena (1662:1662:1662) (1892:1892:1892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[364\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[364\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1131:1131:1131))
        (PORT ena (1662:1662:1662) (1892:1892:1892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[363\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[363\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1131:1131:1131))
        (PORT ena (1662:1662:1662) (1892:1892:1892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[362\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT clrn (1124:1124:1124) (1131:1131:1131))
        (PORT ena (1662:1662:1662) (1892:1892:1892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[361\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (298:298:298) (356:356:356))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[361\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1131:1131:1131))
        (PORT ena (1662:1662:1662) (1892:1892:1892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[360\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[360\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1131:1131:1131))
        (PORT ena (1662:1662:1662) (1892:1892:1892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[359\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT asdata (298:298:298) (340:340:340))
        (PORT clrn (1124:1124:1124) (1131:1131:1131))
        (PORT ena (1662:1662:1662) (1892:1892:1892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[358\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[358\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1131:1131:1131))
        (PORT ena (1662:1662:1662) (1892:1892:1892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[357\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[357\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1131:1131:1131))
        (PORT ena (1662:1662:1662) (1892:1892:1892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[356\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT asdata (706:706:706) (786:786:786))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1283:1283:1283) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[355\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT asdata (384:384:384) (439:439:439))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1283:1283:1283) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[354\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (419:419:419) (486:486:486))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[354\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1283:1283:1283) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[353\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT asdata (618:618:618) (689:689:689))
        (PORT clrn (1130:1130:1130) (1138:1138:1138))
        (PORT ena (1265:1265:1265) (1429:1429:1429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[352\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[352\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1138:1138:1138))
        (PORT ena (1265:1265:1265) (1429:1429:1429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[351\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT asdata (302:302:302) (345:345:345))
        (PORT clrn (1130:1130:1130) (1138:1138:1138))
        (PORT ena (1265:1265:1265) (1429:1429:1429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[350\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (485:485:485) (532:532:532))
        (PORT clrn (1128:1128:1128) (1135:1135:1135))
        (PORT ena (1266:1266:1266) (1435:1435:1435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[349\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[349\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1135:1135:1135))
        (PORT ena (1266:1266:1266) (1435:1435:1435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[348\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (240:240:240))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[348\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1135:1135:1135))
        (PORT ena (1266:1266:1266) (1435:1435:1435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[347\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (308:308:308) (348:348:348))
        (PORT clrn (1128:1128:1128) (1135:1135:1135))
        (PORT ena (1266:1266:1266) (1435:1435:1435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[346\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (387:387:387) (441:441:441))
        (PORT clrn (1128:1128:1128) (1135:1135:1135))
        (PORT ena (1266:1266:1266) (1435:1435:1435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[345\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (812:812:812) (894:894:894))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1475:1475:1475) (1664:1664:1664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[344\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (798:798:798) (893:893:893))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1625:1625:1625) (1841:1841:1841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[343\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (439:439:439) (507:507:507))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[343\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1625:1625:1625) (1841:1841:1841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[342\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[342\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1625:1625:1625) (1841:1841:1841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[341\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (493:493:493) (548:548:548))
        (PORT clrn (1130:1130:1130) (1137:1137:1137))
        (PORT ena (1526:1526:1526) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[340\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[340\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1137:1137:1137))
        (PORT ena (1526:1526:1526) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[339\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[339\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1137:1137:1137))
        (PORT ena (1526:1526:1526) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[338\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT asdata (375:375:375) (417:417:417))
        (PORT clrn (1130:1130:1130) (1138:1138:1138))
        (PORT ena (1265:1265:1265) (1429:1429:1429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[337\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[337\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1138:1138:1138))
        (PORT ena (1265:1265:1265) (1429:1429:1429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[336\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[336\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1138:1138:1138))
        (PORT ena (1265:1265:1265) (1429:1429:1429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[335\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (503:503:503) (556:556:556))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (PORT ena (1371:1371:1371) (1575:1575:1575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[334\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[334\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (PORT ena (1371:1371:1371) (1575:1575:1575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[333\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[333\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (PORT ena (1371:1371:1371) (1575:1575:1575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[332\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (PORT ena (1371:1371:1371) (1575:1575:1575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[331\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[331\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (PORT ena (1371:1371:1371) (1575:1575:1575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[330\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[330\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (PORT ena (1371:1371:1371) (1575:1575:1575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[329\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT asdata (648:648:648) (732:732:732))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1521:1521:1521) (1720:1720:1720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[328\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT asdata (371:371:371) (418:418:418))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1521:1521:1521) (1720:1720:1720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[327\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[327\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1521:1521:1521) (1720:1720:1720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[326\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT asdata (489:489:489) (536:536:536))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (1530:1530:1530) (1717:1717:1717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[325\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[325\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (1530:1530:1530) (1717:1717:1717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[324\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[324\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (1530:1530:1530) (1717:1717:1717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[323\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT asdata (299:299:299) (342:342:342))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (1530:1530:1530) (1717:1717:1717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[322\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (1530:1530:1530) (1717:1717:1717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[321\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[321\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (1530:1530:1530) (1717:1717:1717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[320\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT asdata (533:533:533) (604:604:604))
        (PORT clrn (1125:1125:1125) (1133:1133:1133))
        (PORT ena (1514:1514:1514) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[319\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[319\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1133:1133:1133))
        (PORT ena (1514:1514:1514) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[318\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[318\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1133:1133:1133))
        (PORT ena (1514:1514:1514) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[317\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT asdata (301:301:301) (341:341:341))
        (PORT clrn (1125:1125:1125) (1133:1133:1133))
        (PORT ena (1514:1514:1514) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[316\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT asdata (368:368:368) (417:417:417))
        (PORT clrn (1125:1125:1125) (1133:1133:1133))
        (PORT ena (1514:1514:1514) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[315\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[315\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1133:1133:1133))
        (PORT ena (1514:1514:1514) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[314\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT asdata (377:377:377) (420:420:420))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (1528:1528:1528) (1749:1749:1749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[313\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[313\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (1528:1528:1528) (1749:1749:1749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[312\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[312\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (1528:1528:1528) (1749:1749:1749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[311\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (1528:1528:1528) (1749:1749:1749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[310\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (240:240:240))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[310\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (1528:1528:1528) (1749:1749:1749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[309\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[309\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (1528:1528:1528) (1749:1749:1749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[308\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (552:552:552) (627:627:627))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1700:1700:1700) (1927:1927:1927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[307\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (368:368:368) (414:414:414))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1700:1700:1700) (1927:1927:1927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[306\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[306\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1700:1700:1700) (1927:1927:1927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[305\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1158:1158:1158))
        (PORT asdata (381:381:381) (435:435:435))
        (PORT clrn (1109:1109:1109) (1116:1116:1116))
        (PORT ena (1448:1448:1448) (1639:1639:1639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[304\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (238:238:238))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[304\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1116:1116:1116))
        (PORT ena (1448:1448:1448) (1639:1639:1639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[303\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[303\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1116:1116:1116))
        (PORT ena (1448:1448:1448) (1639:1639:1639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[302\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT asdata (536:536:536) (591:591:591))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (1530:1530:1530) (1717:1717:1717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[301\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[301\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (1530:1530:1530) (1717:1717:1717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[300\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[300\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1121:1121:1121) (1128:1128:1128))
        (PORT ena (1530:1530:1530) (1717:1717:1717))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[299\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT asdata (379:379:379) (426:426:426))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (PORT ena (1299:1299:1299) (1473:1473:1473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[298\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[298\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (PORT ena (1299:1299:1299) (1473:1473:1473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[297\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[297\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (PORT ena (1299:1299:1299) (1473:1473:1473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[296\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (390:390:390) (441:441:441))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1291:1291:1291) (1454:1454:1454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[295\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (371:371:371) (418:418:418))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1291:1291:1291) (1454:1454:1454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[294\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (482:482:482) (541:541:541))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1291:1291:1291) (1454:1454:1454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:98\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (1096:1096:1096))
        (PORT datab (214:214:214) (266:266:266))
        (PORT datad (605:605:605) (696:696:696))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_364\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT asdata (1110:1110:1110) (1248:1248:1248))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:98\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (937:937:937) (1072:1072:1072))
        (PORT datad (283:283:283) (335:335:335))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:98\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (390:390:390) (467:467:467))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_292\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1114:1114:1114))
        (PORT asdata (669:669:669) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[293\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT asdata (652:652:652) (726:726:726))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (1686:1686:1686) (1920:1920:1920))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[292\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[292\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (1686:1686:1686) (1920:1920:1920))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[291\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[291\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (1686:1686:1686) (1920:1920:1920))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[290\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (1686:1686:1686) (1920:1920:1920))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[289\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT asdata (301:301:301) (344:344:344))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (1686:1686:1686) (1920:1920:1920))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[288\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[288\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (1686:1686:1686) (1920:1920:1920))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[287\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT asdata (302:302:302) (344:344:344))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (1686:1686:1686) (1920:1920:1920))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[286\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[286\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (1686:1686:1686) (1920:1920:1920))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[285\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (1686:1686:1686) (1920:1920:1920))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:95\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (197:197:197))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:95\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (556:556:556))
        (PORT datab (177:177:177) (215:215:215))
        (PORT datac (207:207:207) (254:254:254))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:95\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT asdata (1233:1233:1233) (1380:1380:1380))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_397\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT asdata (1315:1315:1315) (1477:1477:1477))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:96\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1466:1466:1466))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:96\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (190:190:190))
        (PORT datab (359:359:359) (426:426:426))
        (PORT datac (1250:1250:1250) (1442:1442:1442))
        (PORT datad (160:160:160) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:96\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (474:474:474) (543:543:543))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:97\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (147:147:147) (196:196:196))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_367\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT asdata (652:652:652) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:97\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (215:215:215))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (456:456:456) (526:526:526))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:97\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (562:562:562))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1142:1142:1142))
        (PORT asdata (497:497:497) (562:562:562))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_259\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT asdata (657:657:657) (746:746:746))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[284\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT asdata (642:642:642) (714:714:714))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1567:1567:1567) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[283\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (359:359:359))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[283\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1567:1567:1567) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[282\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[282\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1567:1567:1567) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[281\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1187:1187:1187))
        (PORT asdata (698:698:698) (786:786:786))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1525:1525:1525) (1741:1741:1741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[280\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1187:1187:1187))
        (PORT asdata (372:372:372) (419:419:419))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1525:1525:1525) (1741:1741:1741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[279\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[279\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1525:1525:1525) (1741:1741:1741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[278\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (708:708:708) (791:791:791))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1732:1732:1732) (1969:1969:1969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[277\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[277\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1732:1732:1732) (1969:1969:1969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[276\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[276\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1732:1732:1732) (1969:1969:1969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:92\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (597:597:597))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:92\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (370:370:370))
        (PORT datab (172:172:172) (210:210:210))
        (PORT datac (483:483:483) (574:574:574))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:92\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (314:314:314) (369:369:369))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1115:1115:1115))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_295\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1115:1115:1115))
        (PORT asdata (902:902:902) (1015:1015:1015))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:94\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (750:750:750))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datad (438:438:438) (511:511:511))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:94\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (262:262:262))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (726:726:726) (841:841:841))
        (PORT datad (300:300:300) (359:359:359))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:94\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1115:1115:1115))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[275\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1153:1153:1153))
        (PORT asdata (377:377:377) (420:420:420))
        (PORT clrn (1105:1105:1105) (1111:1111:1111))
        (PORT ena (1725:1725:1725) (1959:1959:1959))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (359:359:359) (427:427:427))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_262\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT asdata (407:407:407) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[274\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[274\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1111:1111:1111))
        (PORT ena (1725:1725:1725) (1959:1959:1959))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[273\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[273\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1111:1111:1111))
        (PORT ena (1725:1725:1725) (1959:1959:1959))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:91\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datad (132:132:132) (168:168:168))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:91\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datab (212:212:212) (267:267:267))
        (PORT datac (257:257:257) (292:292:292))
        (PORT datad (136:136:136) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:91\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (698:698:698) (799:799:799))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_298\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT asdata (323:323:323) (370:370:370))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:93\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (PORT datab (162:162:162) (223:223:223))
        (PORT datad (198:198:198) (241:241:241))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:93\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (367:367:367))
        (PORT datab (161:161:161) (220:220:220))
        (PORT datac (192:192:192) (241:241:241))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:93\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (271:271:271))
        (PORT datab (378:378:378) (453:453:453))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (627:627:627) (732:732:732))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (455:455:455) (524:524:524))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:100\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_358\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT asdata (684:684:684) (773:773:773))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:100\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (147:147:147) (196:196:196))
        (PORT datac (507:507:507) (595:595:595))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:100\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT asdata (832:832:832) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_361\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT asdata (645:645:645) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:99\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (270:270:270))
        (PORT datab (228:228:228) (283:283:283))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:99\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (PORT datab (176:176:176) (213:213:213))
        (PORT datac (466:466:466) (549:549:549))
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:99\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (642:642:642) (740:740:740))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:102\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (285:285:285))
        (PORT datab (156:156:156) (211:211:211))
        (PORT datad (194:194:194) (241:241:241))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_352\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT asdata (380:380:380) (425:425:425))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:102\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (157:157:157) (209:209:209))
        (PORT datac (118:118:118) (158:158:158))
        (PORT datad (410:410:410) (475:475:475))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:102\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[101\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (642:642:642) (749:749:749))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_355\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT asdata (912:912:912) (1005:1005:1005))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:101\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (600:600:600))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:101\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (599:599:599))
        (PORT datab (320:320:320) (384:384:384))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (191:191:191) (238:238:238))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:101\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (553:553:553))
        (PORT datab (362:362:362) (438:438:438))
        (PORT datac (455:455:455) (528:528:528))
        (PORT datad (353:353:353) (426:426:426))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (335:335:335) (393:393:393))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[272\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (480:480:480) (527:527:527))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1475:1475:1475) (1663:1663:1663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[271\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1475:1475:1475) (1663:1663:1663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[270\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[270\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1475:1475:1475) (1663:1663:1663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[269\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (377:377:377) (420:420:420))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1468:1468:1468) (1658:1658:1658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[268\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[268\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1468:1468:1468) (1658:1658:1658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[267\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[267\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1468:1468:1468) (1658:1658:1658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[266\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1163:1163:1163))
        (PORT asdata (538:538:538) (606:606:606))
        (PORT clrn (1115:1115:1115) (1121:1121:1121))
        (PORT ena (1292:1292:1292) (1455:1455:1455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[265\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[265\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1115:1115:1115) (1121:1121:1121))
        (PORT ena (1292:1292:1292) (1455:1455:1455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[264\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[264\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1115:1115:1115) (1121:1121:1121))
        (PORT ena (1292:1292:1292) (1455:1455:1455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:88\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (603:603:603))
        (PORT datab (304:304:304) (366:366:366))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_271\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1128:1128:1128))
        (PORT asdata (812:812:812) (932:932:932))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:88\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (607:607:607))
        (PORT datab (290:290:290) (332:332:332))
        (PORT datac (353:353:353) (423:423:423))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:88\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[263\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1163:1163:1163))
        (PORT asdata (478:478:478) (528:528:528))
        (PORT clrn (1115:1115:1115) (1121:1121:1121))
        (PORT ena (1292:1292:1292) (1455:1455:1455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[262\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[262\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1115:1115:1115) (1121:1121:1121))
        (PORT ena (1292:1292:1292) (1455:1455:1455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[261\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1163:1163:1163))
        (PORT asdata (300:300:300) (340:340:340))
        (PORT clrn (1115:1115:1115) (1121:1121:1121))
        (PORT ena (1292:1292:1292) (1455:1455:1455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:87\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (268:268:268))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datad (335:335:335) (394:394:394))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_274\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1128:1128:1128))
        (PORT asdata (652:652:652) (732:732:732))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:87\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (471:471:471))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (354:354:354) (416:416:416))
        (PORT datad (336:336:336) (396:396:396))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:87\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1142:1142:1142))
        (PORT asdata (486:486:486) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_265\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT asdata (668:668:668) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:90\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (269:269:269))
        (PORT datab (512:512:512) (606:606:606))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:90\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (509:509:509) (601:601:601))
        (PORT datac (122:122:122) (167:167:167))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:90\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (527:527:527))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1128:1128:1128))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:89\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (290:290:290))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (326:326:326) (389:389:389))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_268\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1128:1128:1128))
        (PORT asdata (506:506:506) (565:565:565))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:89\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (216:216:216))
        (PORT datab (334:334:334) (399:399:399))
        (PORT datac (329:329:329) (388:388:388))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:89\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1128:1128:1128))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datac (349:349:349) (410:410:410))
        (PORT datad (354:354:354) (421:421:421))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (603:603:603))
        (PORT datab (439:439:439) (502:502:502))
        (PORT datac (164:164:164) (192:192:192))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[260\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (540:540:540) (604:604:604))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1639:1639:1639) (1862:1862:1862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[259\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (359:359:359))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[259\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1639:1639:1639) (1862:1862:1862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[258\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (240:240:240))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[258\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1639:1639:1639) (1862:1862:1862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[257\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT asdata (500:500:500) (561:561:561))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1623:1623:1623) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[256\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (238:238:238))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[256\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1623:1623:1623) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[255\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[255\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1623:1623:1623) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[254\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1153:1153:1153))
        (PORT asdata (374:374:374) (417:417:417))
        (PORT clrn (1104:1104:1104) (1111:1111:1111))
        (PORT ena (1620:1620:1620) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[253\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[253\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1111:1111:1111))
        (PORT ena (1620:1620:1620) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[252\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[252\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1111:1111:1111))
        (PORT ena (1620:1620:1620) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[251\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT asdata (534:534:534) (604:604:604))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (1639:1639:1639) (1832:1832:1832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[250\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT asdata (370:370:370) (417:417:417))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (1639:1639:1639) (1832:1832:1832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[249\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[249\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (1639:1639:1639) (1832:1832:1832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[248\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1153:1153:1153))
        (PORT asdata (518:518:518) (583:583:583))
        (PORT clrn (1104:1104:1104) (1111:1111:1111))
        (PORT ena (1620:1620:1620) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[247\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1153:1153:1153))
        (PORT asdata (298:298:298) (338:338:338))
        (PORT clrn (1104:1104:1104) (1111:1111:1111))
        (PORT ena (1620:1620:1620) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[246\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[246\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1111:1111:1111))
        (PORT ena (1620:1620:1620) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[245\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (702:702:702) (780:780:780))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1725:1725:1725) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[244\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (298:298:298) (340:340:340))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1725:1725:1725) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[243\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[243\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1725:1725:1725) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[242\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (302:302:302) (344:344:344))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1725:1725:1725) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[241\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[241\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1725:1725:1725) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[240\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[240\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1725:1725:1725) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[239\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (629:629:629) (692:692:692))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1905:1905:1905) (2167:2167:2167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[238\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (369:369:369) (415:415:415))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1905:1905:1905) (2167:2167:2167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[237\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[237\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1905:1905:1905) (2167:2167:2167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[236\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (807:807:807) (889:889:889))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1630:1630:1630) (1858:1858:1858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[235\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[235\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1630:1630:1630) (1858:1858:1858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[234\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (369:369:369) (415:415:415))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1630:1630:1630) (1858:1858:1858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[233\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT asdata (367:367:367) (413:413:413))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1623:1623:1623) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[232\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[232\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1623:1623:1623) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[231\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[231\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1623:1623:1623) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[230\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (552:552:552) (626:626:626))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1929:1929:1929) (2191:2191:2191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[229\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT asdata (535:535:535) (610:610:610))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1647:1647:1647) (1844:1844:1844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[228\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[228\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1647:1647:1647) (1844:1844:1844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[227\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (515:515:515) (585:585:585))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1929:1929:1929) (2191:2191:2191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[226\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[226\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1929:1929:1929) (2191:2191:2191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[225\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[225\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1929:1929:1929) (2191:2191:2191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[224\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT asdata (506:506:506) (565:565:565))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1809:1809:1809) (2045:2045:2045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[223\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[223\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1809:1809:1809) (2045:2045:2045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[222\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT asdata (373:373:373) (421:421:421))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1809:1809:1809) (2045:2045:2045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[221\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT asdata (496:496:496) (548:548:548))
        (PORT clrn (1076:1076:1076) (1082:1082:1082))
        (PORT ena (1848:1848:1848) (2102:2102:2102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[220\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT asdata (369:369:369) (419:419:419))
        (PORT clrn (1076:1076:1076) (1082:1082:1082))
        (PORT ena (1848:1848:1848) (2102:2102:2102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[219\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[219\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1076:1076:1076) (1082:1082:1082))
        (PORT ena (1848:1848:1848) (2102:2102:2102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[218\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (380:380:380) (433:433:433))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1836:1836:1836) (2077:2077:2077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[217\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[217\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1836:1836:1836) (2077:2077:2077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[216\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[216\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1836:1836:1836) (2077:2077:2077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[215\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT asdata (527:527:527) (582:582:582))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1664:1664:1664) (1879:1879:1879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[214\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[214\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1664:1664:1664) (1879:1879:1879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[213\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1664:1664:1664) (1879:1879:1879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[212\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1129:1129:1129))
        (PORT asdata (378:378:378) (426:426:426))
        (PORT clrn (1081:1081:1081) (1087:1087:1087))
        (PORT ena (1665:1665:1665) (1884:1884:1884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[211\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1129:1129:1129))
        (PORT asdata (383:383:383) (435:435:435))
        (PORT clrn (1081:1081:1081) (1087:1087:1087))
        (PORT ena (1665:1665:1665) (1884:1884:1884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[210\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[210\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1081:1081:1081) (1087:1087:1087))
        (PORT ena (1665:1665:1665) (1884:1884:1884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[209\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1129:1129:1129))
        (PORT asdata (302:302:302) (342:342:342))
        (PORT clrn (1081:1081:1081) (1087:1087:1087))
        (PORT ena (1665:1665:1665) (1884:1884:1884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[208\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1129:1129:1129))
        (PORT asdata (370:370:370) (418:418:418))
        (PORT clrn (1081:1081:1081) (1087:1087:1087))
        (PORT ena (1665:1665:1665) (1884:1884:1884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[207\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[207\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1081:1081:1081) (1087:1087:1087))
        (PORT ena (1665:1665:1665) (1884:1884:1884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[206\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1129:1129:1129))
        (PORT asdata (677:677:677) (762:762:762))
        (PORT clrn (1081:1081:1081) (1087:1087:1087))
        (PORT ena (1665:1665:1665) (1884:1884:1884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[205\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1129:1129:1129))
        (PORT asdata (468:468:468) (518:518:518))
        (PORT clrn (1081:1081:1081) (1087:1087:1087))
        (PORT ena (1665:1665:1665) (1884:1884:1884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[204\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (244:244:244))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[204\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1081:1081:1081) (1087:1087:1087))
        (PORT ena (1665:1665:1665) (1884:1884:1884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[203\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (535:535:535) (604:604:604))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1666:1666:1666) (1885:1885:1885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[202\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (301:301:301) (342:342:342))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1666:1666:1666) (1885:1885:1885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[201\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[201\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1666:1666:1666) (1885:1885:1885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[200\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1666:1666:1666) (1885:1885:1885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[199\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (194:194:194) (243:243:243))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[199\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1666:1666:1666) (1885:1885:1885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[198\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (386:386:386) (440:440:440))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1666:1666:1666) (1885:1885:1885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[197\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (470:470:470) (520:520:520))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1666:1666:1666) (1885:1885:1885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[196\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[196\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1666:1666:1666) (1885:1885:1885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[195\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[195\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1666:1666:1666) (1885:1885:1885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[194\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT asdata (538:538:538) (606:606:606))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1800:1800:1800) (2022:2022:2022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[193\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT asdata (467:467:467) (522:522:522))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1800:1800:1800) (2022:2022:2022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[192\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[192\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1800:1800:1800) (2022:2022:2022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[191\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT asdata (302:302:302) (345:345:345))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1800:1800:1800) (2022:2022:2022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[190\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[190\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1800:1800:1800) (2022:2022:2022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[189\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[189\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1800:1800:1800) (2022:2022:2022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[188\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT asdata (640:640:640) (717:717:717))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1647:1647:1647) (1844:1844:1844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[187\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[187\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1647:1647:1647) (1844:1844:1844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[186\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[186\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1647:1647:1647) (1844:1844:1844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[185\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT asdata (539:539:539) (594:594:594))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1468:1468:1468) (1659:1659:1659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[184\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (243:243:243))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[184\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1468:1468:1468) (1659:1659:1659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[183\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[183\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1468:1468:1468) (1659:1659:1659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[182\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (651:651:651) (723:723:723))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1469:1469:1469) (1641:1641:1641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[181\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[181\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1469:1469:1469) (1641:1641:1641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[180\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[180\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1469:1469:1469) (1641:1641:1641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[179\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (298:298:298) (341:341:341))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1469:1469:1469) (1641:1641:1641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[178\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[178\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1469:1469:1469) (1641:1641:1641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[177\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[177\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1469:1469:1469) (1641:1641:1641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[176\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1469:1469:1469) (1641:1641:1641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[175\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1469:1469:1469) (1641:1641:1641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[174\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[174\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1469:1469:1469) (1641:1641:1641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[173\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (389:389:389) (438:438:438))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1475:1475:1475) (1664:1664:1664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[172\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (369:369:369) (417:417:417))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1475:1475:1475) (1664:1664:1664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[171\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[171\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1475:1475:1475) (1664:1664:1664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[170\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (725:725:725) (826:826:826))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1854:1854:1854) (2108:2108:2108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[169\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (370:370:370) (421:421:421))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1854:1854:1854) (2108:2108:2108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[168\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[168\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1854:1854:1854) (2108:2108:2108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[167\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (369:369:369) (416:416:416))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1854:1854:1854) (2108:2108:2108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[166\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (371:371:371) (418:418:418))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1854:1854:1854) (2108:2108:2108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[165\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT asdata (523:523:523) (586:586:586))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (2023:2023:2023) (2304:2304:2304))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[164\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (2023:2023:2023) (2304:2304:2304))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[163\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[163\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (2023:2023:2023) (2304:2304:2304))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[162\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[162\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (2023:2023:2023) (2304:2304:2304))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[161\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT asdata (298:298:298) (338:338:338))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (2023:2023:2023) (2304:2304:2304))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[160\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[160\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (2023:2023:2023) (2304:2304:2304))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[159\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[159\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (2023:2023:2023) (2304:2304:2304))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[158\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (374:374:374) (416:416:416))
        (PORT clrn (1099:1099:1099) (1105:1105:1105))
        (PORT ena (2029:2029:2029) (2314:2314:2314))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[157\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[157\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1099:1099:1099) (1105:1105:1105))
        (PORT ena (2029:2029:2029) (2314:2314:2314))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[156\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[156\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1099:1099:1099) (1105:1105:1105))
        (PORT ena (2029:2029:2029) (2314:2314:2314))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[155\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (518:518:518) (578:578:578))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (2080:2080:2080) (2366:2366:2366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[154\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (236:236:236))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[154\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (2080:2080:2080) (2366:2366:2366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[153\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (416:416:416) (485:485:485))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[153\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (2080:2080:2080) (2366:2366:2366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[152\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT asdata (551:551:551) (627:627:627))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1659:1659:1659) (1871:1871:1871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[151\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[151\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1659:1659:1659) (1871:1871:1871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[150\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (194:194:194) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[150\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1659:1659:1659) (1871:1871:1871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[149\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT asdata (377:377:377) (422:422:422))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1659:1659:1659) (1871:1871:1871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[148\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[148\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1659:1659:1659) (1871:1871:1871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[147\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[147\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1659:1659:1659) (1871:1871:1871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[146\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT asdata (298:298:298) (340:340:340))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1659:1659:1659) (1871:1871:1871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[145\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[145\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1659:1659:1659) (1871:1871:1871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[144\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[144\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1659:1659:1659) (1871:1871:1871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[143\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (388:388:388) (436:436:436))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1921:1921:1921) (2174:2174:2174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[142\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (371:371:371) (419:419:419))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1921:1921:1921) (2174:2174:2174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[141\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (627:627:627) (729:729:729))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[141\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1921:1921:1921) (2174:2174:2174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[140\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT asdata (543:543:543) (615:615:615))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1909:1909:1909) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[139\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (427:427:427) (496:496:496))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[139\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1909:1909:1909) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[138\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[138\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1909:1909:1909) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[137\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (370:370:370) (417:417:417))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1896:1896:1896) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[136\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (387:387:387) (443:443:443))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1896:1896:1896) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[135\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[135\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1896:1896:1896) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[134\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (379:379:379) (431:431:431))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1903:1903:1903) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[133\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[133\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1903:1903:1903) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[132\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[132\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1903:1903:1903) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[131\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1903:1903:1903) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (299:299:299) (341:341:341))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1903:1903:1903) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[129\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (424:424:424))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1892:1892:1892) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (307:307:307) (347:347:347))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1892:1892:1892) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (370:370:370) (420:420:420))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1892:1892:1892) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1892:1892:1892) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (369:369:369) (416:416:416))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1892:1892:1892) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (373:373:373) (421:421:421))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1892:1892:1892) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[123\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1892:1892:1892) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT asdata (473:473:473) (524:524:524))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1887:1887:1887) (2132:2132:2132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[121\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1887:1887:1887) (2132:2132:2132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[120\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1887:1887:1887) (2132:2132:2132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (381:381:381) (435:435:435))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1908:1908:1908) (2160:2160:2160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[118\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1908:1908:1908) (2160:2160:2160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[117\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1908:1908:1908) (2160:2160:2160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1908:1908:1908) (2160:2160:2160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1908:1908:1908) (2160:2160:2160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[114\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1908:1908:1908) (2160:2160:2160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT asdata (540:540:540) (598:598:598))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1928:1928:1928) (2192:2192:2192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[112\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1928:1928:1928) (2192:2192:2192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1928:1928:1928) (2192:2192:2192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (538:538:538) (611:611:611))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1896:1896:1896) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[109\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1896:1896:1896) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1896:1896:1896) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (305:305:305) (346:346:346))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1896:1896:1896) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1896:1896:1896) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1896:1896:1896) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1153:1153:1153))
        (PORT asdata (548:548:548) (606:606:606))
        (PORT clrn (1105:1105:1105) (1111:1111:1111))
        (PORT ena (2035:2035:2035) (2308:2308:2308))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1111:1111:1111))
        (PORT ena (2035:2035:2035) (2308:2308:2308))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1111:1111:1111))
        (PORT ena (2035:2035:2035) (2308:2308:2308))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (936:936:936) (1053:1053:1053))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1923:1923:1923) (2181:2181:2181))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (194:194:194) (238:238:238))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1923:1923:1923) (2181:2181:2181))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1923:1923:1923) (2181:2181:2181))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (655:655:655) (732:732:732))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1940:1940:1940) (2198:2198:2198))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (367:367:367) (416:416:416))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1940:1940:1940) (2198:2198:2198))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1940:1940:1940) (2198:2198:2198))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (300:300:300) (341:341:341))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1940:1940:1940) (2198:2198:2198))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (301:301:301) (342:342:342))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1940:1940:1940) (2198:2198:2198))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (320:320:320) (378:378:378))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1940:1940:1940) (2198:2198:2198))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT asdata (729:729:729) (819:819:819))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (PORT ena (1442:1442:1442) (1616:1616:1616))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (PORT ena (1442:1442:1442) (1616:1616:1616))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (418:418:418) (489:489:489))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (PORT ena (1442:1442:1442) (1616:1616:1616))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1162:1162:1162))
        (PORT asdata (389:389:389) (439:439:439))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (PORT ena (1463:1463:1463) (1652:1652:1652))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (PORT ena (1463:1463:1463) (1652:1652:1652))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (PORT ena (1463:1463:1463) (1652:1652:1652))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1162:1162:1162))
        (PORT asdata (625:625:625) (685:685:685))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (PORT ena (1463:1463:1463) (1652:1652:1652))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (PORT ena (1463:1463:1463) (1652:1652:1652))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (PORT ena (1463:1463:1463) (1652:1652:1652))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1138:1138:1138))
        (PORT asdata (549:549:549) (623:623:623))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (1769:1769:1769) (2000:2000:2000))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (362:362:362))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (1769:1769:1769) (2000:2000:2000))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (1769:1769:1769) (2000:2000:2000))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (539:539:539) (611:611:611))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1758:1758:1758) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1758:1758:1758) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1758:1758:1758) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT asdata (379:379:379) (431:431:431))
        (PORT clrn (1096:1096:1096) (1102:1102:1102))
        (PORT ena (1755:1755:1755) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT asdata (308:308:308) (346:346:346))
        (PORT clrn (1096:1096:1096) (1102:1102:1102))
        (PORT ena (1755:1755:1755) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT asdata (307:307:307) (346:346:346))
        (PORT clrn (1096:1096:1096) (1102:1102:1102))
        (PORT ena (1755:1755:1755) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (370:370:370) (416:416:416))
        (PORT clrn (1097:1097:1097) (1103:1103:1103))
        (PORT ena (1664:1664:1664) (1876:1876:1876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT clrn (1097:1097:1097) (1103:1103:1103))
        (PORT ena (1664:1664:1664) (1876:1876:1876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1103:1103:1103))
        (PORT ena (1664:1664:1664) (1876:1876:1876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (299:299:299) (339:339:339))
        (PORT clrn (1097:1097:1097) (1103:1103:1103))
        (PORT ena (1664:1664:1664) (1876:1876:1876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1103:1103:1103))
        (PORT ena (1664:1664:1664) (1876:1876:1876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1103:1103:1103))
        (PORT ena (1664:1664:1664) (1876:1876:1876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1138:1138:1138))
        (PORT asdata (549:549:549) (624:624:624))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (1769:1769:1769) (2000:2000:2000))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (1769:1769:1769) (2000:2000:2000))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (1769:1769:1769) (2000:2000:2000))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (380:380:380) (433:433:433))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (1673:1673:1673) (1890:1890:1890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (482:482:482) (534:534:534))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (1673:1673:1673) (1890:1890:1890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (484:484:484) (537:537:537))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (1673:1673:1673) (1890:1890:1890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (716:716:716) (805:805:805))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (2189:2189:2189) (2482:2482:2482))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (2189:2189:2189) (2482:2482:2482))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (2189:2189:2189) (2482:2482:2482))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (371:371:371) (419:419:419))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (2189:2189:2189) (2482:2482:2482))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (300:300:300) (341:341:341))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (2189:2189:2189) (2482:2482:2482))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (238:238:238))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (2189:2189:2189) (2482:2482:2482))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1123:1123:1123))
        (PORT asdata (542:542:542) (610:610:610))
        (PORT clrn (1075:1075:1075) (1082:1082:1082))
        (PORT ena (1862:1862:1862) (2123:2123:2123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1075:1075:1075) (1082:1082:1082))
        (PORT ena (1862:1862:1862) (2123:2123:2123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1075:1075:1075) (1082:1082:1082))
        (PORT ena (1862:1862:1862) (2123:2123:2123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (546:546:546) (613:613:613))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (2138:2138:2138) (2424:2424:2424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (2138:2138:2138) (2424:2424:2424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (2138:2138:2138) (2424:2424:2424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (473:473:473) (524:524:524))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1918:1918:1918) (2170:2170:2170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1918:1918:1918) (2170:2170:2170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1918:1918:1918) (2170:2170:2170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (535:535:535) (592:592:592))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (2022:2022:2022) (2305:2305:2305))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (360:360:360))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (2022:2022:2022) (2305:2305:2305))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (375:375:375) (417:417:417))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (2022:2022:2022) (2305:2305:2305))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (372:372:372) (419:419:419))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (2022:2022:2022) (2305:2305:2305))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (299:299:299) (339:339:339))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (2022:2022:2022) (2305:2305:2305))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (389:389:389) (438:438:438))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (2022:2022:2022) (2305:2305:2305))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (528:528:528) (595:595:595))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (2051:2051:2051) (2337:2337:2337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (300:300:300) (341:341:341))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (2051:2051:2051) (2337:2337:2337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (2051:2051:2051) (2337:2337:2337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (2051:2051:2051) (2337:2337:2337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (240:240:240))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (2051:2051:2051) (2337:2337:2337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (245:245:245))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (2138:2138:2138) (2424:2424:2424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (2138:2138:2138) (2424:2424:2424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (2138:2138:2138) (2424:2424:2424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (2138:2138:2138) (2424:2424:2424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (546:546:546) (611:611:611))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1859:1859:1859) (2109:2109:2109))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (300:300:300) (341:341:341))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1859:1859:1859) (2109:2109:2109))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1859:1859:1859) (2109:2109:2109))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (298:298:298) (340:340:340))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1859:1859:1859) (2109:2109:2109))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (369:369:369) (417:417:417))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1859:1859:1859) (2109:2109:2109))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1859:1859:1859) (2109:2109:2109))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1153:1153:1153))
        (PORT asdata (588:588:588) (656:656:656))
        (PORT clrn (1105:1105:1105) (1111:1111:1111))
        (PORT ena (2035:2035:2035) (2308:2308:2308))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1153:1153:1153))
        (PORT asdata (369:369:369) (419:419:419))
        (PORT clrn (1105:1105:1105) (1111:1111:1111))
        (PORT ena (2035:2035:2035) (2308:2308:2308))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1111:1111:1111))
        (PORT ena (2035:2035:2035) (2308:2308:2308))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT asdata (384:384:384) (432:432:432))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (2046:2046:2046) (2310:2310:2310))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (2046:2046:2046) (2310:2310:2310))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (2046:2046:2046) (2310:2310:2310))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (700:700:700) (784:784:784))
        (PORT clrn (1098:1098:1098) (1105:1105:1105))
        (PORT ena (1687:1687:1687) (1921:1921:1921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (484:484:484) (548:548:548))
        (PORT clrn (1098:1098:1098) (1105:1105:1105))
        (PORT ena (1687:1687:1687) (1921:1921:1921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1105:1105:1105))
        (PORT ena (1687:1687:1687) (1921:1921:1921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (384:384:384) (439:439:439))
        (PORT clrn (1098:1098:1098) (1105:1105:1105))
        (PORT ena (1687:1687:1687) (1921:1921:1921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (476:476:476) (556:556:556))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1647:1647:1647) (1844:1844:1844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1647:1647:1647) (1844:1844:1844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (619:619:619) (692:692:692))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1725:1725:1725) (1950:1950:1950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1725:1725:1725) (1950:1950:1950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1725:1725:1725) (1950:1950:1950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (298:298:298) (338:338:338))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1725:1725:1725) (1950:1950:1950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (430:430:430))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1647:1647:1647) (1844:1844:1844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (298:298:298) (357:357:357))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1647:1647:1647) (1844:1844:1844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (626:626:626) (689:689:689))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1712:1712:1712) (1937:1937:1937))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1712:1712:1712) (1937:1937:1937))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1712:1712:1712) (1937:1937:1937))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT asdata (376:376:376) (418:418:418))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1715:1715:1715) (1941:1941:1941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1715:1715:1715) (1941:1941:1941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1715:1715:1715) (1941:1941:1941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1715:1715:1715) (1941:1941:1941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1715:1715:1715) (1941:1941:1941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1715:1715:1715) (1941:1941:1941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_2\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1715:1715:1715) (1941:1941:1941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_2\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT asdata (365:365:365) (409:409:409))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1715:1715:1715) (1941:1941:1941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_2\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_2\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1715:1715:1715) (1941:1941:1941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_3\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT asdata (303:303:303) (347:347:347))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1715:1715:1715) (1941:1941:1941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT asdata (366:366:366) (415:415:415))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1715:1715:1715) (1941:1941:1941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1715:1715:1715) (1941:1941:1941))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (247:247:247))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1712:1712:1712) (1937:1937:1937))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_6\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (307:307:307) (345:345:345))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1712:1712:1712) (1937:1937:1937))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_8\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (364:364:364) (409:409:409))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1712:1712:1712) (1937:1937:1937))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_8\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (626:626:626) (701:701:701))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1712:1712:1712) (1937:1937:1937))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_8\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_8\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1712:1712:1712) (1937:1937:1937))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_9\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1712:1712:1712) (1937:1937:1937))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (364:364:364) (413:413:413))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1725:1725:1725) (1950:1950:1950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (236:236:236))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1725:1725:1725) (1950:1950:1950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1725:1725:1725) (1950:1950:1950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_12\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (308:308:308) (347:347:347))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1725:1725:1725) (1950:1950:1950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1725:1725:1725) (1950:1950:1950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (314:314:314) (377:377:377))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1725:1725:1725) (1950:1950:1950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1725:1725:1725) (1950:1950:1950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_15\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1725:1725:1725) (1950:1950:1950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_17\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (467:467:467) (521:521:521))
        (PORT clrn (1098:1098:1098) (1105:1105:1105))
        (PORT ena (1687:1687:1687) (1921:1921:1921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_17\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1098:1098:1098) (1105:1105:1105))
        (PORT ena (1687:1687:1687) (1921:1921:1921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_17\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_17\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1105:1105:1105))
        (PORT ena (1687:1687:1687) (1921:1921:1921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_18\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (308:308:308) (347:347:347))
        (PORT clrn (1098:1098:1098) (1105:1105:1105))
        (PORT ena (1687:1687:1687) (1921:1921:1921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_20\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1098:1098:1098) (1105:1105:1105))
        (PORT ena (1687:1687:1687) (1921:1921:1921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_20\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (472:472:472) (527:527:527))
        (PORT clrn (1098:1098:1098) (1105:1105:1105))
        (PORT ena (1687:1687:1687) (1921:1921:1921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_20\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_20\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1105:1105:1105))
        (PORT ena (1687:1687:1687) (1921:1921:1921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_21\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (313:313:313) (355:355:355))
        (PORT clrn (1098:1098:1098) (1105:1105:1105))
        (PORT ena (1687:1687:1687) (1921:1921:1921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT asdata (950:950:950) (1096:1096:1096))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (2046:2046:2046) (2310:2310:2310))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (2046:2046:2046) (2310:2310:2310))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (2046:2046:2046) (2310:2310:2310))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_24\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1154:1154:1154))
        (PORT asdata (303:303:303) (345:345:345))
        (PORT clrn (1105:1105:1105) (1112:1112:1112))
        (PORT ena (2046:2046:2046) (2310:2310:2310))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_26\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1153:1153:1153))
        (PORT asdata (380:380:380) (432:432:432))
        (PORT clrn (1105:1105:1105) (1111:1111:1111))
        (PORT ena (2035:2035:2035) (2308:2308:2308))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_26\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1153:1153:1153))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1105:1105:1105) (1111:1111:1111))
        (PORT ena (2035:2035:2035) (2308:2308:2308))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_26\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1153:1153:1153))
        (PORT asdata (368:368:368) (414:414:414))
        (PORT clrn (1105:1105:1105) (1111:1111:1111))
        (PORT ena (2035:2035:2035) (2308:2308:2308))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_27\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1153:1153:1153))
        (PORT asdata (311:311:311) (352:352:352))
        (PORT clrn (1105:1105:1105) (1111:1111:1111))
        (PORT ena (2035:2035:2035) (2308:2308:2308))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (521:521:521) (587:587:587))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1892:1892:1892) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (233:233:233))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1892:1892:1892) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1892:1892:1892) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_30\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1892:1892:1892) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT asdata (806:806:806) (887:887:887))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1809:1809:1809) (2045:2045:2045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1809:1809:1809) (2045:2045:2045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1809:1809:1809) (2045:2045:2045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_33\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT asdata (306:306:306) (351:351:351))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1809:1809:1809) (2045:2045:2045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (626:626:626) (697:697:697))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1929:1929:1929) (2191:2191:2191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1929:1929:1929) (2191:2191:2191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (250:250:250))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1929:1929:1929) (2191:2191:2191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_36\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (307:307:307) (346:346:346))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1929:1929:1929) (2191:2191:2191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1929:1929:1929) (2191:2191:2191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1929:1929:1929) (2191:2191:2191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1929:1929:1929) (2191:2191:2191))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_39\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (652:652:652) (738:738:738))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1630:1630:1630) (1858:1858:1858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_41\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1630:1630:1630) (1858:1858:1858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_41\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (473:473:473) (531:531:531))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1630:1630:1630) (1858:1858:1858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_41\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_41\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1630:1630:1630) (1858:1858:1858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_42\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (306:306:306) (348:348:348))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1630:1630:1630) (1858:1858:1858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_44\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1630:1630:1630) (1858:1858:1858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_44\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (364:364:364) (410:410:410))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1630:1630:1630) (1858:1858:1858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_44\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (466:466:466) (521:521:521))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1630:1630:1630) (1858:1858:1858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_45\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (306:306:306) (350:350:350))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1630:1630:1630) (1858:1858:1858))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (631:631:631) (702:702:702))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (1650:1650:1650) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (374:374:374) (421:421:421))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (1650:1650:1650) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (366:366:366) (411:411:411))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (1650:1650:1650) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (300:300:300) (340:340:340))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (1650:1650:1650) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (1650:1650:1650) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (1650:1650:1650) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (364:364:364) (409:409:409))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (1650:1650:1650) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (302:302:302) (344:344:344))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (1650:1650:1650) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (1650:1650:1650) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (298:298:298) (338:338:338))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (1650:1650:1650) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (1650:1650:1650) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (1650:1650:1650) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (599:599:599) (690:690:690))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (1650:1650:1650) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT asdata (696:696:696) (785:785:785))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (351:351:351))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT asdata (298:298:298) (338:338:338))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT asdata (689:689:689) (764:764:764))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT asdata (366:366:366) (416:416:416))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (613:613:613) (705:705:705))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1920:1920:1920) (2173:2173:2173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (374:374:374) (422:422:422))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1920:1920:1920) (2173:2173:2173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (930:930:930) (1058:1058:1058))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1920:1920:1920) (2173:2173:2173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (497:497:497) (565:565:565))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1920:1920:1920) (2173:2173:2173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (475:475:475) (533:533:533))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1920:1920:1920) (2173:2173:2173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (494:494:494) (554:554:554))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1920:1920:1920) (2173:2173:2173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (379:379:379) (430:430:430))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1920:1920:1920) (2173:2173:2173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (297:297:297) (339:339:339))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1920:1920:1920) (2173:2173:2173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_48\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (185:185:185) (230:230:230))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_48\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1920:1920:1920) (2173:2173:2173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (800:800:800) (890:890:890))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1923:1923:1923) (2181:2181:2181))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (356:356:356))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1923:1923:1923) (2181:2181:2181))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1923:1923:1923) (2181:2181:2181))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_51\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (307:307:307) (350:350:350))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1923:1923:1923) (2181:2181:2181))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1923:1923:1923) (2181:2181:2181))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (358:358:358))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1923:1923:1923) (2181:2181:2181))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (133:133:133) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1923:1923:1923) (2181:2181:2181))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1923:1923:1923) (2181:2181:2181))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_56\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT asdata (797:797:797) (898:898:898))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (PORT ena (1442:1442:1442) (1616:1616:1616))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_56\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (412:412:412) (476:476:476))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_56\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (PORT ena (1442:1442:1442) (1616:1616:1616))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_56\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT asdata (370:370:370) (417:417:417))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (PORT ena (1442:1442:1442) (1616:1616:1616))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT asdata (305:305:305) (346:346:346))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (PORT ena (1442:1442:1442) (1616:1616:1616))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (PORT ena (1442:1442:1442) (1616:1616:1616))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (PORT ena (1442:1442:1442) (1616:1616:1616))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (363:363:363))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1114:1114:1114) (1121:1121:1121))
        (PORT ena (1442:1442:1442) (1616:1616:1616))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_60\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1162:1162:1162))
        (PORT asdata (370:370:370) (421:421:421))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (PORT ena (1463:1463:1463) (1652:1652:1652))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1162:1162:1162))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (PORT ena (1463:1463:1463) (1652:1652:1652))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1162:1162:1162))
        (PORT asdata (295:295:295) (333:333:333))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (PORT ena (1463:1463:1463) (1652:1652:1652))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1162:1162:1162))
        (PORT asdata (308:308:308) (346:346:346))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (PORT ena (1463:1463:1463) (1652:1652:1652))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_63\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1162:1162:1162))
        (PORT asdata (302:302:302) (344:344:344))
        (PORT clrn (1113:1113:1113) (1120:1120:1120))
        (PORT ena (1463:1463:1463) (1652:1652:1652))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1138:1138:1138))
        (PORT asdata (695:695:695) (776:776:776))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (1769:1769:1769) (2000:2000:2000))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1138:1138:1138))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (1769:1769:1769) (2000:2000:2000))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (1769:1769:1769) (2000:2000:2000))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_66\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_66\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (1769:1769:1769) (2000:2000:2000))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (546:546:546) (620:620:620))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1758:1758:1758) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1758:1758:1758) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (243:243:243))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1758:1758:1758) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_69\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (369:369:369) (415:415:415))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1758:1758:1758) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT asdata (365:365:365) (410:410:410))
        (PORT clrn (1096:1096:1096) (1102:1102:1102))
        (PORT ena (1755:1755:1755) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT asdata (369:369:369) (414:414:414))
        (PORT clrn (1096:1096:1096) (1102:1102:1102))
        (PORT ena (1755:1755:1755) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1102:1102:1102))
        (PORT ena (1755:1755:1755) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_72\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT clrn (1096:1096:1096) (1102:1102:1102))
        (PORT ena (1755:1755:1755) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT asdata (293:293:293) (333:333:333))
        (PORT clrn (1096:1096:1096) (1102:1102:1102))
        (PORT ena (1755:1755:1755) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT asdata (364:364:364) (413:413:413))
        (PORT clrn (1096:1096:1096) (1102:1102:1102))
        (PORT ena (1755:1755:1755) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1102:1102:1102))
        (PORT ena (1755:1755:1755) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_75\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT asdata (303:303:303) (345:345:345))
        (PORT clrn (1096:1096:1096) (1102:1102:1102))
        (PORT ena (1755:1755:1755) (1970:1970:1970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (493:493:493) (551:551:551))
        (PORT clrn (1097:1097:1097) (1103:1103:1103))
        (PORT ena (1664:1664:1664) (1876:1876:1876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (235:235:235))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1103:1103:1103))
        (PORT ena (1664:1664:1664) (1876:1876:1876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1103:1103:1103))
        (PORT ena (1664:1664:1664) (1876:1876:1876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_78\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT clrn (1097:1097:1097) (1103:1103:1103))
        (PORT ena (1664:1664:1664) (1876:1876:1876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (522:522:522) (593:593:593))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (1673:1673:1673) (1890:1890:1890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (366:366:366) (411:411:411))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (1673:1673:1673) (1890:1890:1890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (138:138:138) (177:177:177))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (1673:1673:1673) (1890:1890:1890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_81\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (304:304:304) (344:344:344))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (1673:1673:1673) (1890:1890:1890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (1673:1673:1673) (1890:1890:1890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (368:368:368) (413:413:413))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (1673:1673:1673) (1890:1890:1890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (1673:1673:1673) (1890:1890:1890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_84\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (1673:1673:1673) (1890:1890:1890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1123:1123:1123))
        (PORT asdata (529:529:529) (598:598:598))
        (PORT clrn (1075:1075:1075) (1082:1082:1082))
        (PORT ena (1862:1862:1862) (2123:2123:2123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1123:1123:1123))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (1075:1075:1075) (1082:1082:1082))
        (PORT ena (1862:1862:1862) (2123:2123:2123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (252:252:252))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1075:1075:1075) (1082:1082:1082))
        (PORT ena (1862:1862:1862) (2123:2123:2123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_87\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1123:1123:1123))
        (PORT asdata (367:367:367) (416:416:416))
        (PORT clrn (1075:1075:1075) (1082:1082:1082))
        (PORT ena (1862:1862:1862) (2123:2123:2123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1123:1123:1123))
        (PORT asdata (364:364:364) (408:408:408))
        (PORT clrn (1075:1075:1075) (1082:1082:1082))
        (PORT ena (1862:1862:1862) (2123:2123:2123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (235:235:235))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1075:1075:1075) (1082:1082:1082))
        (PORT ena (1862:1862:1862) (2123:2123:2123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1075:1075:1075) (1082:1082:1082))
        (PORT ena (1862:1862:1862) (2123:2123:2123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_90\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1123:1123:1123))
        (PORT asdata (314:314:314) (354:354:354))
        (PORT clrn (1075:1075:1075) (1082:1082:1082))
        (PORT ena (1862:1862:1862) (2123:2123:2123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (520:520:520) (590:590:590))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1918:1918:1918) (2170:2170:2170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (367:367:367) (412:412:412))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1918:1918:1918) (2170:2170:2170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1918:1918:1918) (2170:2170:2170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_93\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1918:1918:1918) (2170:2170:2170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1918:1918:1918) (2170:2170:2170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1918:1918:1918) (2170:2170:2170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1918:1918:1918) (2170:2170:2170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_96\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (303:303:303) (346:346:346))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1918:1918:1918) (2170:2170:2170))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (537:537:537) (597:597:597))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (2022:2022:2022) (2305:2305:2305))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (244:244:244))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (2023:2023:2023) (2304:2304:2304))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (2023:2023:2023) (2304:2304:2304))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_99\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (388:388:388) (445:445:445))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (2022:2022:2022) (2305:2305:2305))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (296:296:296) (334:334:334))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (2022:2022:2022) (2305:2305:2305))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (2022:2022:2022) (2305:2305:2305))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (2022:2022:2022) (2305:2305:2305))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_102\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (2022:2022:2022) (2305:2305:2305))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (375:375:375) (425:425:425))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (2051:2051:2051) (2337:2337:2337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (367:367:367) (413:413:413))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (2051:2051:2051) (2337:2337:2337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (2051:2051:2051) (2337:2337:2337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_105\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (311:311:311) (351:351:351))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (2051:2051:2051) (2337:2337:2337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (2051:2051:2051) (2337:2337:2337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (2051:2051:2051) (2337:2337:2337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1097:1097:1097))
        (PORT ena (2051:2051:2051) (2337:2337:2337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_108\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (381:381:381) (430:430:430))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (2138:2138:2138) (2424:2424:2424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (2138:2138:2138) (2424:2424:2424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (2138:2138:2138) (2424:2424:2424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (240:240:240))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (2138:2138:2138) (2424:2424:2424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_111\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (2138:2138:2138) (2424:2424:2424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (645:645:645) (722:722:722))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1859:1859:1859) (2109:2109:2109))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (367:367:367) (413:413:413))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1859:1859:1859) (2109:2109:2109))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1859:1859:1859) (2109:2109:2109))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_114\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (306:306:306) (350:350:350))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1859:1859:1859) (2109:2109:2109))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT asdata (733:733:733) (814:814:814))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1887:1887:1887) (2132:2132:2132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT asdata (363:363:363) (412:412:412))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1887:1887:1887) (2132:2132:2132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1887:1887:1887) (2132:2132:2132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_117\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT asdata (382:382:382) (427:427:427))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1887:1887:1887) (2132:2132:2132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1887:1887:1887) (2132:2132:2132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1887:1887:1887) (2132:2132:2132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1887:1887:1887) (2132:2132:2132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_120\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1147:1147:1147))
        (PORT asdata (304:304:304) (351:351:351))
        (PORT clrn (1097:1097:1097) (1105:1105:1105))
        (PORT ena (1887:1887:1887) (2132:2132:2132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_122\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (365:365:365) (413:413:413))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1908:1908:1908) (2160:2160:2160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_122\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_122\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1908:1908:1908) (2160:2160:2160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_122\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_122\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1908:1908:1908) (2160:2160:2160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_123\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1146:1146:1146))
        (PORT asdata (306:306:306) (350:350:350))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (PORT ena (1908:1908:1908) (2160:2160:2160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_125\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT asdata (376:376:376) (427:427:427))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1928:1928:1928) (2192:2192:2192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_125\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1928:1928:1928) (2192:2192:2192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_125\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_125\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1928:1928:1928) (2192:2192:2192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_126\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_126\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1928:1928:1928) (2192:2192:2192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_128\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT asdata (372:372:372) (422:422:422))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1928:1928:1928) (2192:2192:2192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_128\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT asdata (480:480:480) (547:547:547))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1928:1928:1928) (2192:2192:2192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_128\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_128\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1928:1928:1928) (2192:2192:2192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_129\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT asdata (308:308:308) (352:352:352))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1928:1928:1928) (2192:2192:2192))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (548:548:548) (621:621:621))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (2095:2095:2095) (2379:2379:2379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (2095:2095:2095) (2379:2379:2379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (2095:2095:2095) (2379:2379:2379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_132\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (306:306:306) (347:347:347))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (2095:2095:2095) (2379:2379:2379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (466:466:466) (521:521:521))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (2095:2095:2095) (2379:2379:2379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (2095:2095:2095) (2379:2379:2379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (2095:2095:2095) (2379:2379:2379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_135\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (312:312:312) (354:354:354))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (2095:2095:2095) (2379:2379:2379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (299:299:299) (339:339:339))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (2095:2095:2095) (2379:2379:2379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (367:367:367) (413:413:413))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (2095:2095:2095) (2379:2379:2379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (2095:2095:2095) (2379:2379:2379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_138\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (303:303:303) (345:345:345))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (2095:2095:2095) (2379:2379:2379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_140\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (644:644:644) (721:721:721))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (2189:2189:2189) (2482:2482:2482))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_140\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (236:236:236))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_140\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (2189:2189:2189) (2482:2482:2482))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_140\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_140\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (2189:2189:2189) (2482:2482:2482))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_141\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (303:303:303) (349:349:349))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (2189:2189:2189) (2482:2482:2482))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_143\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (527:527:527) (584:584:584))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1841:1841:1841) (2076:2076:2076))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_143\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1841:1841:1841) (2076:2076:2076))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_143\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_143\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1841:1841:1841) (2076:2076:2076))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_144\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (369:369:369) (419:419:419))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1841:1841:1841) (2076:2076:2076))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (368:368:368) (435:435:435))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (366:366:366) (416:416:416))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (364:364:364) (408:408:408))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (302:302:302) (344:344:344))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (233:233:233))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (653:653:653) (744:744:744))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1631:1631:1631) (1822:1822:1822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (342:342:342))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1631:1631:1631) (1822:1822:1822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (491:491:491) (553:553:553))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1631:1631:1631) (1822:1822:1822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (315:315:315) (375:375:375))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1631:1631:1631) (1822:1822:1822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (975:975:975) (1107:1107:1107))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1631:1631:1631) (1822:1822:1822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (364:364:364) (409:409:409))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1631:1631:1631) (1822:1822:1822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1631:1631:1631) (1822:1822:1822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1631:1631:1631) (1822:1822:1822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1631:1631:1631) (1822:1822:1822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1631:1631:1631) (1822:1822:1822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (305:305:305) (346:346:346))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1631:1631:1631) (1822:1822:1822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1631:1631:1631) (1822:1822:1822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (298:298:298) (338:338:338))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1631:1631:1631) (1822:1822:1822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT asdata (651:651:651) (727:727:727))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1664:1664:1664) (1879:1879:1879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1664:1664:1664) (1879:1879:1879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1664:1664:1664) (1879:1879:1879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT asdata (487:487:487) (536:536:536))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1664:1664:1664) (1879:1879:1879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1664:1664:1664) (1879:1879:1879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1664:1664:1664) (1879:1879:1879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (231:231:231))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1664:1664:1664) (1879:1879:1879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT asdata (298:298:298) (340:340:340))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1664:1664:1664) (1879:1879:1879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_147\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (513:513:513) (571:571:571))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1920:1920:1920) (2173:2173:2173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_149\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (679:679:679) (763:763:763))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1841:1841:1841) (2076:2076:2076))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_149\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (369:369:369) (414:414:414))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1841:1841:1841) (2076:2076:2076))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_149\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (511:511:511) (606:606:606))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_149\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1841:1841:1841) (2076:2076:2076))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_150\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (307:307:307) (352:352:352))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1841:1841:1841) (2076:2076:2076))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_152\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (383:383:383) (439:439:439))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1841:1841:1841) (2076:2076:2076))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_152\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_152\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1841:1841:1841) (2076:2076:2076))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_152\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_152\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1841:1841:1841) (2076:2076:2076))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_153\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (303:303:303) (349:349:349))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1841:1841:1841) (2076:2076:2076))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_155\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT asdata (702:702:702) (781:781:781))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1800:1800:1800) (2022:2022:2022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_155\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_155\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1800:1800:1800) (2022:2022:2022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_155\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT asdata (308:308:308) (346:346:346))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1800:1800:1800) (2022:2022:2022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_156\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT asdata (789:789:789) (883:883:883))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1800:1800:1800) (2022:2022:2022))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_158\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT asdata (530:530:530) (598:598:598))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1647:1647:1647) (1844:1844:1844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_158\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (232:232:232))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_158\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1647:1647:1647) (1844:1844:1844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_158\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_158\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1647:1647:1647) (1844:1844:1844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_159\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT asdata (312:312:312) (352:352:352))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1647:1647:1647) (1844:1844:1844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_161\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT asdata (536:536:536) (604:604:604))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1468:1468:1468) (1659:1659:1659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_161\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1468:1468:1468) (1659:1659:1659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_161\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_161\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1468:1468:1468) (1659:1659:1659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_162\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_162\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1468:1468:1468) (1659:1659:1659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (475:475:475) (521:521:521))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1464:1464:1464) (1638:1638:1638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (321:321:321) (383:383:383))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1464:1464:1464) (1638:1638:1638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (324:324:324) (383:383:383))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1464:1464:1464) (1638:1638:1638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_165\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (304:304:304) (346:346:346))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1464:1464:1464) (1638:1638:1638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_167\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (297:297:297) (339:339:339))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1464:1464:1464) (1638:1638:1638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_167\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (364:364:364) (413:413:413))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1464:1464:1464) (1638:1638:1638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_167\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (246:246:246))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_167\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1464:1464:1464) (1638:1638:1638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_168\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (303:303:303) (347:347:347))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1464:1464:1464) (1638:1638:1638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_170\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (371:371:371) (422:422:422))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1464:1464:1464) (1638:1638:1638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_170\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1464:1464:1464) (1638:1638:1638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_170\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_170\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1464:1464:1464) (1638:1638:1638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_171\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (485:485:485) (545:545:545))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1464:1464:1464) (1638:1638:1638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_173\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (532:532:532) (607:607:607))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1475:1475:1475) (1664:1664:1664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_173\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1475:1475:1475) (1664:1664:1664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_173\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_173\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1475:1475:1475) (1664:1664:1664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_174\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (306:306:306) (350:350:350))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1475:1475:1475) (1664:1664:1664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_176\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (703:703:703) (776:776:776))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1854:1854:1854) (2108:2108:2108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_176\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (477:477:477) (532:532:532))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1854:1854:1854) (2108:2108:2108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_176\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (312:312:312) (353:353:353))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1854:1854:1854) (2108:2108:2108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_177\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (303:303:303) (345:345:345))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1854:1854:1854) (2108:2108:2108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_179\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (489:489:489) (542:542:542))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1854:1854:1854) (2108:2108:2108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_179\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_179\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1854:1854:1854) (2108:2108:2108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_179\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_179\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1854:1854:1854) (2108:2108:2108))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_180\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (527:527:527) (584:584:584))
        (PORT clrn (1099:1099:1099) (1105:1105:1105))
        (PORT ena (2029:2029:2029) (2314:2314:2314))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_182\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (377:377:377) (420:420:420))
        (PORT clrn (1099:1099:1099) (1105:1105:1105))
        (PORT ena (2029:2029:2029) (2314:2314:2314))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_182\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_182\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1099:1099:1099) (1105:1105:1105))
        (PORT ena (2029:2029:2029) (2314:2314:2314))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_182\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_182\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1099:1099:1099) (1105:1105:1105))
        (PORT ena (2029:2029:2029) (2314:2314:2314))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_183\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT clrn (1099:1099:1099) (1105:1105:1105))
        (PORT ena (2029:2029:2029) (2314:2314:2314))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_185\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT clrn (1099:1099:1099) (1105:1105:1105))
        (PORT ena (2029:2029:2029) (2314:2314:2314))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_185\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (229:229:229))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_185\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1099:1099:1099) (1105:1105:1105))
        (PORT ena (2029:2029:2029) (2314:2314:2314))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_185\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (302:302:302) (345:345:345))
        (PORT clrn (1099:1099:1099) (1105:1105:1105))
        (PORT ena (2029:2029:2029) (2314:2314:2314))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_186\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1147:1147:1147))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT clrn (1099:1099:1099) (1105:1105:1105))
        (PORT ena (2029:2029:2029) (2314:2314:2314))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_188\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (922:922:922) (1025:1025:1025))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (2080:2080:2080) (2366:2366:2366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_188\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (297:297:297) (337:337:337))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (2080:2080:2080) (2366:2366:2366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_188\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (374:374:374) (422:422:422))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (2080:2080:2080) (2366:2366:2366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_189\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_189\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (2080:2080:2080) (2366:2366:2366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_191\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (366:366:366) (417:417:417))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (2080:2080:2080) (2366:2366:2366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_191\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (366:366:366) (411:411:411))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (2080:2080:2080) (2366:2366:2366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_191\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (368:368:368) (417:417:417))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (2080:2080:2080) (2366:2366:2366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_192\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (306:306:306) (350:350:350))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (2080:2080:2080) (2366:2366:2366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_194\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT asdata (639:639:639) (724:724:724))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1659:1659:1659) (1871:1871:1871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_194\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT asdata (295:295:295) (333:333:333))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1659:1659:1659) (1871:1871:1871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_194\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1137:1137:1137))
        (PORT asdata (665:665:665) (743:743:743))
        (PORT clrn (1088:1088:1088) (1095:1095:1095))
        (PORT ena (685:685:685) (747:747:747))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_195\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (740:740:740) (822:822:822))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1921:1921:1921) (2174:2174:2174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (384:384:384) (439:439:439))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1921:1921:1921) (2174:2174:2174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (236:236:236))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1921:1921:1921) (2174:2174:2174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1921:1921:1921) (2174:2174:2174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_198\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (376:376:376) (425:425:425))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1921:1921:1921) (2174:2174:2174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1921:1921:1921) (2174:2174:2174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (335:335:335))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1921:1921:1921) (2174:2174:2174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1921:1921:1921) (2174:2174:2174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_201\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (490:490:490) (552:552:552))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1921:1921:1921) (2174:2174:2174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT asdata (551:551:551) (627:627:627))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1909:1909:1909) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1909:1909:1909) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1909:1909:1909) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_204\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT asdata (303:303:303) (346:346:346))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1909:1909:1909) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_206\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (470:470:470) (518:518:518))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1896:1896:1896) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_206\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (233:233:233))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_206\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1896:1896:1896) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_206\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_206\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1896:1896:1896) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_207\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1131:1131:1131))
        (PORT asdata (373:373:373) (423:423:423))
        (PORT clrn (1083:1083:1083) (1089:1089:1089))
        (PORT ena (1896:1896:1896) (2149:2149:2149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_209\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (486:486:486) (540:540:540))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1903:1903:1903) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_209\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (366:366:366) (414:414:414))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1903:1903:1903) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_209\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_209\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1903:1903:1903) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_210\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (387:387:387) (444:444:444))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1903:1903:1903) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1903:1903:1903) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1903:1903:1903) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1903:1903:1903) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_213\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT asdata (674:674:674) (753:753:753))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT ena (1577:1577:1577) (1783:1783:1783))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_215\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT asdata (812:812:812) (912:912:912))
        (PORT clrn (1076:1076:1076) (1082:1082:1082))
        (PORT ena (1848:1848:1848) (2102:2102:2102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_215\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (235:235:235))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_215\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1076:1076:1076) (1082:1082:1082))
        (PORT ena (1848:1848:1848) (2102:2102:2102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_215\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT asdata (368:368:368) (414:414:414))
        (PORT clrn (1076:1076:1076) (1082:1082:1082))
        (PORT ena (1848:1848:1848) (2102:2102:2102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_216\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (1076:1076:1076) (1082:1082:1082))
        (PORT ena (1848:1848:1848) (2102:2102:2102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (803:803:803) (886:886:886))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1836:1836:1836) (2077:2077:2077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (236:236:236))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1836:1836:1836) (2077:2077:2077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1836:1836:1836) (2077:2077:2077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_219\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (302:302:302) (343:343:343))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1836:1836:1836) (2077:2077:2077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_221\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT asdata (527:527:527) (595:595:595))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1664:1664:1664) (1879:1879:1879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_221\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_221\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1664:1664:1664) (1879:1879:1879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_221\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (247:247:247))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_221\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1909:1909:1909) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_222\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT asdata (308:308:308) (346:346:346))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1909:1909:1909) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_224\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (622:622:622) (690:690:690))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1829:1829:1829) (2074:2074:2074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_224\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (364:364:364) (409:409:409))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1829:1829:1829) (2074:2074:2074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_224\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_224\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1829:1829:1829) (2074:2074:2074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_225\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (378:378:378) (430:430:430))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1829:1829:1829) (2074:2074:2074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_227\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1829:1829:1829) (2074:2074:2074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_227\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1829:1829:1829) (2074:2074:2074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_227\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_227\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1829:1829:1829) (2074:2074:2074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_228\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (310:310:310) (350:350:350))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1829:1829:1829) (2074:2074:2074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_230\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (784:784:784) (863:863:863))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1829:1829:1829) (2074:2074:2074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_230\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (364:364:364) (412:412:412))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1829:1829:1829) (2074:2074:2074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_230\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_230\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1829:1829:1829) (2074:2074:2074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_231\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (304:304:304) (346:346:346))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1829:1829:1829) (2074:2074:2074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_233\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT asdata (527:527:527) (596:596:596))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (1639:1639:1639) (1832:1832:1832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_233\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (1639:1639:1639) (1832:1832:1832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_233\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT asdata (308:308:308) (347:347:347))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (1639:1639:1639) (1832:1832:1832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_234\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_234\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (1639:1639:1639) (1832:1832:1832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_236\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (540:540:540) (605:605:605))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1912:1912:1912) (2157:2157:2157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_236\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_236\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1912:1912:1912) (2157:2157:2157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_236\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (377:377:377) (425:425:425))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1912:1912:1912) (2157:2157:2157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_237\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (307:307:307) (349:349:349))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1912:1912:1912) (2157:2157:2157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (301:301:301) (341:341:341))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1912:1912:1912) (2157:2157:2157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1912:1912:1912) (2157:2157:2157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1912:1912:1912) (2157:2157:2157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_240\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (306:306:306) (348:348:348))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1912:1912:1912) (2157:2157:2157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_242\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (301:301:301) (342:342:342))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1912:1912:1912) (2157:2157:2157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_242\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (233:233:233))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_242\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1912:1912:1912) (2157:2157:2157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_242\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (368:368:368) (415:415:415))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1912:1912:1912) (2157:2157:2157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_243\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (302:302:302) (350:350:350))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1912:1912:1912) (2157:2157:2157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1912:1912:1912) (2157:2157:2157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (672:672:672) (754:754:754))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1475:1475:1475) (1663:1663:1663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1475:1475:1475) (1663:1663:1663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (300:300:300) (340:340:340))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1475:1475:1475) (1663:1663:1663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (859:859:859) (962:962:962))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (2189:2189:2189) (2482:2482:2482))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (856:856:856) (964:964:964))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1475:1475:1475) (1663:1663:1663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (321:321:321) (379:379:379))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1475:1475:1475) (1663:1663:1663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1475:1475:1475) (1663:1663:1663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1138:1138:1138))
        (PORT asdata (633:633:633) (711:711:711))
        (PORT clrn (1089:1089:1089) (1097:1097:1097))
        (PORT ena (1673:1673:1673) (1890:1890:1890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (668:668:668) (742:742:742))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1639:1639:1639) (1862:1862:1862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (350:350:350))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1639:1639:1639) (1862:1862:1862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (375:375:375) (419:419:419))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1639:1639:1639) (1862:1862:1862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (367:367:367) (412:412:412))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1639:1639:1639) (1862:1862:1862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (369:369:369) (415:415:415))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1639:1639:1639) (1862:1862:1862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_246\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (497:497:497) (557:557:557))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1639:1639:1639) (1862:1862:1862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT asdata (891:891:891) (995:995:995))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (1639:1639:1639) (1832:1832:1832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (1639:1639:1639) (1832:1832:1832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (1639:1639:1639) (1832:1832:1832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_249\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT asdata (314:314:314) (354:354:354))
        (PORT clrn (1098:1098:1098) (1104:1104:1104))
        (PORT ena (1639:1639:1639) (1832:1832:1832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (535:535:535) (603:603:603))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1836:1836:1836) (2077:2077:2077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (235:235:235))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1836:1836:1836) (2077:2077:2077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1836:1836:1836) (2077:2077:2077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_252\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (305:305:305) (350:350:350))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (PORT ena (1836:1836:1836) (2077:2077:2077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_254\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (971:971:971) (1088:1088:1088))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1725:1725:1725) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_254\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (368:368:368) (413:413:413))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1725:1725:1725) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_254\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_254\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1725:1725:1725) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_255\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (311:311:311) (352:352:352))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1725:1725:1725) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_257\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (364:364:364) (409:409:409))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1732:1732:1732) (1969:1969:1969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_257\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (574:574:574))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_257\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1920:1920:1920) (2173:2173:2173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_257\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (360:360:360) (443:443:443))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_257\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1732:1732:1732) (1969:1969:1969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_258\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1732:1732:1732) (1969:1969:1969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_260\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1732:1732:1732) (1969:1969:1969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_260\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_260\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1732:1732:1732) (1969:1969:1969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_260\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_260\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1732:1732:1732) (1969:1969:1969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_261\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (301:301:301) (344:344:344))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1732:1732:1732) (1969:1969:1969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_263\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1732:1732:1732) (1969:1969:1969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_263\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (634:634:634) (713:713:713))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_263\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_264\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1152:1152:1152))
        (PORT asdata (633:633:633) (694:694:694))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1732:1732:1732) (1969:1969:1969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_266\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (491:491:491) (538:538:538))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1475:1475:1475) (1663:1663:1663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_266\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1475:1475:1475) (1663:1663:1663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_266\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT asdata (369:369:369) (416:416:416))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1475:1475:1475) (1663:1663:1663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_267\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (248:248:248))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_267\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1109:1109:1109))
        (PORT ena (1475:1475:1475) (1663:1663:1663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (375:375:375) (417:417:417))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1468:1468:1468) (1658:1658:1658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (343:343:343))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1468:1468:1468) (1658:1658:1658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1468:1468:1468) (1658:1658:1658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_270\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (308:308:308) (347:347:347))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1468:1468:1468) (1658:1658:1658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_272\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1468:1468:1468) (1658:1658:1658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_272\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT asdata (543:543:543) (606:606:606))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_272\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_272\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1089:1089:1089) (1095:1095:1095))
        (PORT ena (1644:1644:1644) (1848:1848:1848))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_273\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (539:539:539) (632:632:632))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1468:1468:1468) (1658:1658:1658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_275\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (300:300:300) (340:340:340))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1468:1468:1468) (1658:1658:1658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_275\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1129:1129:1129))
        (PORT asdata (536:536:536) (605:605:605))
        (PORT clrn (1081:1081:1081) (1087:1087:1087))
        (PORT ena (1665:1665:1665) (1884:1884:1884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_275\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (240:240:240))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_275\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1081:1081:1081) (1087:1087:1087))
        (PORT ena (1665:1665:1665) (1884:1884:1884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_276\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1151:1151:1151))
        (PORT asdata (542:542:542) (606:606:606))
        (PORT clrn (1103:1103:1103) (1109:1109:1109))
        (PORT ena (1468:1468:1468) (1658:1658:1658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_278\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (715:715:715) (816:816:816))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1639:1639:1639) (1862:1862:1862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_278\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (368:368:368) (418:418:418))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1639:1639:1639) (1862:1862:1862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_278\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (246:246:246))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_278\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1639:1639:1639) (1862:1862:1862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_279\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (490:490:490) (552:552:552))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1639:1639:1639) (1862:1862:1862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_281\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT asdata (526:526:526) (598:598:598))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1623:1623:1623) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_281\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_281\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1623:1623:1623) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_281\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_281\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1623:1623:1623) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_282\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT asdata (303:303:303) (345:345:345))
        (PORT clrn (1104:1104:1104) (1110:1110:1110))
        (PORT ena (1623:1623:1623) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_284\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1153:1153:1153))
        (PORT asdata (494:494:494) (553:553:553))
        (PORT clrn (1104:1104:1104) (1111:1111:1111))
        (PORT ena (1620:1620:1620) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_284\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (328:328:328) (388:388:388))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_284\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1111:1111:1111))
        (PORT ena (1620:1620:1620) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_284\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_284\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1111:1111:1111))
        (PORT ena (1620:1620:1620) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_285\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1153:1153:1153))
        (PORT asdata (308:308:308) (353:353:353))
        (PORT clrn (1104:1104:1104) (1111:1111:1111))
        (PORT ena (1620:1620:1620) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_287\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (798:798:798) (899:899:899))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1905:1905:1905) (2167:2167:2167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_287\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (367:367:367) (413:413:413))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1905:1905:1905) (2167:2167:2167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_287\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_287\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1905:1905:1905) (2167:2167:2167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_288\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (307:307:307) (348:348:348))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1905:1905:1905) (2167:2167:2167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_290\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1905:1905:1905) (2167:2167:2167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_290\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT asdata (378:378:378) (430:430:430))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1567:1567:1567) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_290\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT asdata (596:596:596) (656:656:656))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1567:1567:1567) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_291\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT asdata (367:367:367) (412:412:412))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1567:1567:1567) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_293\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (390:390:390) (441:441:441))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1905:1905:1905) (2167:2167:2167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_293\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_293\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1905:1905:1905) (2167:2167:2167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_293\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_293\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1905:1905:1905) (2167:2167:2167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_294\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (302:302:302) (344:344:344))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1905:1905:1905) (2167:2167:2167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_296\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT asdata (376:376:376) (418:418:418))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1567:1567:1567) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_296\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_296\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1567:1567:1567) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_296\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_296\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1567:1567:1567) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_297\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT asdata (381:381:381) (434:434:434))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1905:1905:1905) (2167:2167:2167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_299\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1187:1187:1187))
        (PORT asdata (731:731:731) (812:812:812))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1525:1525:1525) (1741:1741:1741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_299\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1187:1187:1187))
        (PORT asdata (369:369:369) (415:415:415))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1525:1525:1525) (1741:1741:1741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_299\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_299\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1525:1525:1525) (1741:1741:1741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_300\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1187:1187:1187))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1525:1525:1525) (1741:1741:1741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1525:1525:1525) (1741:1741:1741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1187:1187:1187))
        (PORT asdata (301:301:301) (344:344:344))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1525:1525:1525) (1741:1741:1741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1187:1187:1187))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1525:1525:1525) (1741:1741:1741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1187:1187:1187))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1525:1525:1525) (1741:1741:1741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1525:1525:1525) (1741:1741:1741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (385:385:385) (439:439:439))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1625:1625:1625) (1841:1841:1841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (309:309:309) (371:371:371))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1625:1625:1625) (1841:1841:1841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (301:301:301) (341:341:341))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1625:1625:1625) (1841:1841:1841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (349:349:349))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (PORT ena (1371:1371:1371) (1575:1575:1575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (PORT ena (1371:1371:1371) (1575:1575:1575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (788:788:788) (920:920:920))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1468:1468:1468) (1659:1659:1659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT asdata (301:301:301) (341:341:341))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1468:1468:1468) (1659:1659:1659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1468:1468:1468) (1659:1659:1659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1145:1145:1145))
        (PORT asdata (468:468:468) (517:517:517))
        (PORT clrn (1096:1096:1096) (1103:1103:1103))
        (PORT ena (1468:1468:1468) (1659:1659:1659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT asdata (800:800:800) (898:898:898))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (1528:1528:1528) (1749:1749:1749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT asdata (300:300:300) (340:340:340))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (1528:1528:1528) (1749:1749:1749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1153:1153:1153))
        (PORT asdata (793:793:793) (894:894:894))
        (PORT clrn (1104:1104:1104) (1111:1111:1111))
        (PORT ena (1620:1620:1620) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1153:1153:1153))
        (PORT asdata (299:299:299) (339:339:339))
        (PORT clrn (1104:1104:1104) (1111:1111:1111))
        (PORT ena (1620:1620:1620) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1104:1104:1104) (1111:1111:1111))
        (PORT ena (1620:1620:1620) (1852:1852:1852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT asdata (709:709:709) (802:802:802))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (PORT ena (1299:1299:1299) (1473:1473:1473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT asdata (368:368:368) (413:413:413))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (PORT ena (1299:1299:1299) (1473:1473:1473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT asdata (302:302:302) (342:342:342))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (PORT ena (1299:1299:1299) (1473:1473:1473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT asdata (367:367:367) (413:413:413))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (PORT ena (1299:1299:1299) (1473:1473:1473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT asdata (498:498:498) (555:555:555))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (PORT ena (1299:1299:1299) (1473:1473:1473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (320:320:320) (383:383:383))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1279:1279:1279) (1451:1451:1451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT asdata (301:301:301) (341:341:341))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1279:1279:1279) (1451:1451:1451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1279:1279:1279) (1451:1451:1451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT asdata (382:382:382) (435:435:435))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1283:1283:1283) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (232:232:232))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1283:1283:1283) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT asdata (298:298:298) (342:342:342))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1283:1283:1283) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1283:1283:1283) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1283:1283:1283) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_303\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (843:843:843) (950:950:950))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1932:1932:1932) (2199:2199:2199))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_305\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (696:696:696) (775:775:775))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1678:1678:1678) (1917:1917:1917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_305\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (364:364:364) (410:410:410))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1678:1678:1678) (1917:1917:1917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_305\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_305\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1678:1678:1678) (1917:1917:1917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_306\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (308:308:308) (350:350:350))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1678:1678:1678) (1917:1917:1917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_308\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1678:1678:1678) (1917:1917:1917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_308\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_308\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1678:1678:1678) (1917:1917:1917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_308\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_308\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1678:1678:1678) (1917:1917:1917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_309\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (305:305:305) (346:346:346))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1678:1678:1678) (1917:1917:1917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_311\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1678:1678:1678) (1917:1917:1917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_311\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (364:364:364) (408:408:408))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1678:1678:1678) (1917:1917:1917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_311\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_311\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1678:1678:1678) (1917:1917:1917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_312\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (311:311:311) (352:352:352))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1678:1678:1678) (1917:1917:1917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_314\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (530:530:530) (588:588:588))
        (PORT clrn (1128:1128:1128) (1135:1135:1135))
        (PORT ena (1266:1266:1266) (1435:1435:1435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_314\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (233:233:233))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_314\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1135:1135:1135))
        (PORT ena (1266:1266:1266) (1435:1435:1435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_314\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_314\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1135:1135:1135))
        (PORT ena (1266:1266:1266) (1435:1435:1435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_315\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (306:306:306) (350:350:350))
        (PORT clrn (1128:1128:1128) (1135:1135:1135))
        (PORT ena (1266:1266:1266) (1435:1435:1435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_317\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT asdata (293:293:293) (333:333:333))
        (PORT clrn (1128:1128:1128) (1135:1135:1135))
        (PORT ena (1266:1266:1266) (1435:1435:1435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_317\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_317\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1135:1135:1135))
        (PORT ena (1266:1266:1266) (1435:1435:1435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_317\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_317\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1128:1128:1128) (1135:1135:1135))
        (PORT ena (1266:1266:1266) (1435:1435:1435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_318\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (378:378:378) (429:429:429))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1625:1625:1625) (1841:1841:1841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_320\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (478:478:478) (534:534:534))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1625:1625:1625) (1841:1841:1841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_320\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_320\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1625:1625:1625) (1841:1841:1841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_320\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_320\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1625:1625:1625) (1841:1841:1841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_321\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (809:809:809) (920:920:920))
        (PORT clrn (1129:1129:1129) (1136:1136:1136))
        (PORT ena (1625:1625:1625) (1841:1841:1841))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_323\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (460:460:460) (507:507:507))
        (PORT clrn (1130:1130:1130) (1137:1137:1137))
        (PORT ena (1526:1526:1526) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_323\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_323\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1137:1137:1137))
        (PORT ena (1526:1526:1526) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_323\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_323\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1137:1137:1137))
        (PORT ena (1526:1526:1526) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_324\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (311:311:311) (351:351:351))
        (PORT clrn (1130:1130:1130) (1137:1137:1137))
        (PORT ena (1526:1526:1526) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_326\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (472:472:472) (526:526:526))
        (PORT clrn (1130:1130:1130) (1137:1137:1137))
        (PORT ena (1526:1526:1526) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_326\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (651:651:651) (766:766:766))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_326\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1920:1920:1920) (2173:2173:2173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_326\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_326\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1096:1096:1096))
        (PORT ena (1920:1920:1920) (2173:2173:2173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_327\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (891:891:891) (998:998:998))
        (PORT clrn (1130:1130:1130) (1137:1137:1137))
        (PORT ena (1526:1526:1526) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_329\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT clrn (1130:1130:1130) (1137:1137:1137))
        (PORT ena (1526:1526:1526) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_329\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (933:933:933) (1097:1097:1097))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_329\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1090:1090:1090) (1098:1098:1098))
        (PORT ena (1815:1815:1815) (2033:2033:2033))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_329\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (960:960:960) (1075:1075:1075))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_329\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1130:1130:1130) (1137:1137:1137))
        (PORT ena (1526:1526:1526) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_330\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (1130:1130:1130) (1137:1137:1137))
        (PORT ena (1526:1526:1526) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_332\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (489:489:489) (540:540:540))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (PORT ena (1371:1371:1371) (1575:1575:1575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_332\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (390:390:390) (446:446:446))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (PORT ena (1371:1371:1371) (1575:1575:1575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_332\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (310:310:310) (374:374:374))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_332\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (PORT ena (1371:1371:1371) (1575:1575:1575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_333\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (476:476:476) (533:533:533))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (PORT ena (1371:1371:1371) (1575:1575:1575))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_335\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT asdata (774:774:774) (905:905:905))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1521:1521:1521) (1720:1720:1720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_335\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_335\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1521:1521:1521) (1720:1720:1720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_335\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT asdata (307:307:307) (346:346:346))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1521:1521:1521) (1720:1720:1720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_336\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT asdata (305:305:305) (349:349:349))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1521:1521:1521) (1720:1720:1720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_338\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT asdata (298:298:298) (341:341:341))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1521:1521:1521) (1720:1720:1720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_338\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (518:518:518) (603:603:603))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_338\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1909:1909:1909) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_338\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_338\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1082:1082:1082) (1088:1088:1088))
        (PORT ena (1909:1909:1909) (2163:2163:2163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_339\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT asdata (722:722:722) (808:808:808))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1521:1521:1521) (1720:1720:1720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_341\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT asdata (301:301:301) (341:341:341))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1521:1521:1521) (1720:1720:1720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_341\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_341\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1521:1521:1521) (1720:1720:1720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_341\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (249:249:249))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_341\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1133:1133:1133))
        (PORT ena (1514:1514:1514) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_342\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT asdata (816:816:816) (913:913:913))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1521:1521:1521) (1720:1720:1720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_344\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT asdata (387:387:387) (435:435:435))
        (PORT clrn (1125:1125:1125) (1133:1133:1133))
        (PORT ena (1514:1514:1514) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_344\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_344\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1133:1133:1133))
        (PORT ena (1514:1514:1514) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_344\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_344\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1125:1125:1125) (1133:1133:1133))
        (PORT ena (1514:1514:1514) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_345\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1175:1175:1175))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (1125:1125:1125) (1133:1133:1133))
        (PORT ena (1514:1514:1514) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_347\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT asdata (363:363:363) (410:410:410))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (1528:1528:1528) (1749:1749:1749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_347\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (231:231:231))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_347\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (1528:1528:1528) (1749:1749:1749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_347\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_347\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (1528:1528:1528) (1749:1749:1749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_348\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT asdata (382:382:382) (428:428:428))
        (PORT clrn (1126:1126:1126) (1133:1133:1133))
        (PORT ena (1528:1528:1528) (1749:1749:1749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_350\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (546:546:546) (618:618:618))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1700:1700:1700) (1927:1927:1927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_350\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (364:364:364) (408:408:408))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1700:1700:1700) (1927:1927:1927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_350\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_350\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1700:1700:1700) (1927:1927:1927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_351\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1700:1700:1700) (1927:1927:1927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_353\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1700:1700:1700) (1927:1927:1927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_353\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_353\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1700:1700:1700) (1927:1927:1927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_353\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1158:1158:1158))
        (PORT asdata (307:307:307) (347:347:347))
        (PORT clrn (1110:1110:1110) (1116:1116:1116))
        (PORT ena (1700:1700:1700) (1927:1927:1927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_354\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1158:1158:1158))
        (PORT asdata (379:379:379) (427:427:427))
        (PORT clrn (1109:1109:1109) (1116:1116:1116))
        (PORT ena (1448:1448:1448) (1639:1639:1639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_356\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1158:1158:1158))
        (PORT asdata (298:298:298) (341:341:341))
        (PORT clrn (1109:1109:1109) (1116:1116:1116))
        (PORT ena (1448:1448:1448) (1639:1639:1639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_356\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_356\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1116:1116:1116))
        (PORT ena (1448:1448:1448) (1639:1639:1639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_356\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_356\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1116:1116:1116))
        (PORT ena (1448:1448:1448) (1639:1639:1639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_357\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1158:1158:1158))
        (PORT asdata (312:312:312) (352:352:352))
        (PORT clrn (1109:1109:1109) (1116:1116:1116))
        (PORT ena (1448:1448:1448) (1639:1639:1639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_359\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1158:1158:1158))
        (PORT asdata (301:301:301) (341:341:341))
        (PORT clrn (1109:1109:1109) (1116:1116:1116))
        (PORT ena (1448:1448:1448) (1639:1639:1639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_359\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1158:1158:1158))
        (PORT asdata (364:364:364) (409:409:409))
        (PORT clrn (1109:1109:1109) (1116:1116:1116))
        (PORT ena (1448:1448:1448) (1639:1639:1639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_359\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_359\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1116:1116:1116))
        (PORT ena (1448:1448:1448) (1639:1639:1639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_360\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1158:1158:1158))
        (PORT asdata (303:303:303) (346:346:346))
        (PORT clrn (1109:1109:1109) (1116:1116:1116))
        (PORT ena (1448:1448:1448) (1639:1639:1639))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_362\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT asdata (755:755:755) (845:845:845))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (PORT ena (1299:1299:1299) (1473:1473:1473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_362\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_362\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (PORT ena (1299:1299:1299) (1473:1473:1473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_362\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_362\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (PORT ena (1299:1299:1299) (1473:1473:1473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_363\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT asdata (310:310:310) (354:354:354))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (PORT ena (1299:1299:1299) (1473:1473:1473))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_365\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (364:364:364) (413:413:413))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1291:1291:1291) (1454:1454:1454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_365\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_365\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1291:1291:1291) (1454:1454:1454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_365\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_365\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1291:1291:1291) (1454:1454:1454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_366\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (312:312:312) (352:352:352))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1291:1291:1291) (1454:1454:1454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_368\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1291:1291:1291) (1454:1454:1454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_368\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_368\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1291:1291:1291) (1454:1454:1454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_368\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_368\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1291:1291:1291) (1454:1454:1454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_369\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (308:308:308) (348:348:348))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1291:1291:1291) (1454:1454:1454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_371\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1291:1291:1291) (1454:1454:1454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_371\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (505:505:505) (589:589:589))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_371\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1475:1475:1475) (1664:1664:1664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_371\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT asdata (564:564:564) (632:632:632))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1279:1279:1279) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_372\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (383:383:383) (438:438:438))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1291:1291:1291) (1454:1454:1454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_374\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT asdata (378:378:378) (426:426:426))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1279:1279:1279) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_374\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT asdata (370:370:370) (415:415:415))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1279:1279:1279) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_374\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_374\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1279:1279:1279) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_375\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (1119:1119:1119) (1126:1126:1126))
        (PORT ena (1279:1279:1279) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_377\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT asdata (532:532:532) (605:605:605))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1279:1279:1279) (1451:1451:1451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_377\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT asdata (379:379:379) (430:430:430))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1279:1279:1279) (1451:1451:1451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_377\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_377\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1279:1279:1279) (1451:1451:1451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_378\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT clrn (1124:1124:1124) (1132:1132:1132))
        (PORT ena (1279:1279:1279) (1451:1451:1451))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_380\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT asdata (529:529:529) (591:591:591))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1443:1443:1443) (1623:1623:1623))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_380\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1443:1443:1443) (1623:1623:1623))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_380\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (238:238:238))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_380\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1443:1443:1443) (1623:1623:1623))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_381\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT asdata (475:475:475) (529:529:529))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1443:1443:1443) (1623:1623:1623))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_383\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1443:1443:1443) (1623:1623:1623))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_383\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (235:235:235))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_383\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1443:1443:1443) (1623:1623:1623))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_383\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_383\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1443:1443:1443) (1623:1623:1623))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_384\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT asdata (308:308:308) (347:347:347))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1443:1443:1443) (1623:1623:1623))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_386\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (367:367:367) (414:414:414))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1448:1448:1448) (1647:1647:1647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_386\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_386\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1448:1448:1448) (1647:1647:1647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_386\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_386\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1448:1448:1448) (1647:1647:1647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_387\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (305:305:305) (346:346:346))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1448:1448:1448) (1647:1647:1647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_389\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (307:307:307) (345:345:345))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1448:1448:1448) (1647:1647:1647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_389\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (365:365:365) (414:414:414))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1448:1448:1448) (1647:1647:1647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_389\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_389\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1448:1448:1448) (1647:1647:1647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_390\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1169:1169:1169))
        (PORT asdata (306:306:306) (346:346:346))
        (PORT clrn (1119:1119:1119) (1127:1127:1127))
        (PORT ena (1448:1448:1448) (1647:1647:1647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_392\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT asdata (536:536:536) (591:591:591))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1283:1283:1283) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_392\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_392\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1283:1283:1283) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_392\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_392\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1123:1123:1123) (1131:1131:1131))
        (PORT ena (1283:1283:1283) (1443:1443:1443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_393\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1157:1157:1157))
        (PORT asdata (530:530:530) (592:592:592))
        (PORT clrn (1109:1109:1109) (1115:1115:1115))
        (PORT ena (1577:1577:1577) (1783:1783:1783))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_395\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (639:639:639) (715:715:715))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1858:1858:1858) (2101:2101:2101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_395\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (363:363:363) (412:412:412))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1858:1858:1858) (2101:2101:2101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_395\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_395\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1858:1858:1858) (2101:2101:2101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_396\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (384:384:384) (442:442:442))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1858:1858:1858) (2101:2101:2101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_398\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (301:301:301) (342:342:342))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1858:1858:1858) (2101:2101:2101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_398\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_398\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1858:1858:1858) (2101:2101:2101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_398\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (246:246:246))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_398\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1858:1858:1858) (2101:2101:2101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_399\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (308:308:308) (347:347:347))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1858:1858:1858) (2101:2101:2101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_401\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1858:1858:1858) (2101:2101:2101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_401\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT asdata (383:383:383) (439:439:439))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1567:1567:1567) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_401\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1567:1567:1567) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_402\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (234:234:234))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_402\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1138:1138:1138))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1096:1096:1096))
        (PORT ena (1567:1567:1567) (1754:1754:1754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_404\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (376:376:376) (418:418:418))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1858:1858:1858) (2101:2101:2101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_404\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (363:363:363) (411:411:411))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1858:1858:1858) (2101:2101:2101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_404\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_404\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1858:1858:1858) (2101:2101:2101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_405\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT asdata (303:303:303) (346:346:346))
        (PORT clrn (1091:1091:1091) (1097:1097:1097))
        (PORT ena (1858:1858:1858) (2101:2101:2101))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_407\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (679:679:679) (743:743:743))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1462:1462:1462) (1657:1657:1657))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_407\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_407\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1462:1462:1462) (1657:1657:1657))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_407\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_407\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1462:1462:1462) (1657:1657:1657))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_408\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1462:1462:1462) (1657:1657:1657))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_410\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1462:1462:1462) (1657:1657:1657))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_410\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (363:363:363) (433:433:433))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_410\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1475:1475:1475) (1664:1664:1664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_410\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_410\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (1475:1475:1475) (1664:1664:1664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_411\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1156:1156:1156))
        (PORT asdata (533:533:533) (603:603:603))
        (PORT clrn (1108:1108:1108) (1114:1114:1114))
        (PORT ena (1462:1462:1462) (1657:1657:1657))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT asdata (837:837:837) (958:958:958))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1809:1809:1809) (2045:2045:2045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (233:233:233))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1809:1809:1809) (2045:2045:2045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1809:1809:1809) (2045:2045:2045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (358:358:358))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1809:1809:1809) (2045:2045:2045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1809:1809:1809) (2045:2045:2045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1809:1809:1809) (2045:2045:2045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1133:1133:1133))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT clrn (1085:1085:1085) (1091:1091:1091))
        (PORT ena (1809:1809:1809) (2045:2045:2045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT asdata (638:638:638) (725:725:725))
        (PORT clrn (1097:1097:1097) (1103:1103:1103))
        (PORT ena (612:612:612) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (653:653:653) (724:724:724))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1932:1932:1932) (2199:2199:2199))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1132:1132:1132))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (PORT ena (1932:1932:1932) (2199:2199:2199))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT asdata (821:821:821) (919:919:919))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT asdata (308:308:308) (346:346:346))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT asdata (307:307:307) (346:346:346))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT asdata (309:309:309) (348:348:348))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1102:1102:1102) (1108:1108:1108))
        (PORT ena (767:767:767) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT asdata (539:539:539) (616:616:616))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (PORT ena (421:421:421) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (389:389:389))
        (PORT datab (375:375:375) (455:455:455))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (273:273:273))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (272:272:272))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1126:1126:1126))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1107:1107:1107))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (462:462:462))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (484:484:484))
        (PORT datab (375:375:375) (436:436:436))
        (PORT datac (473:473:473) (545:545:545))
        (PORT datad (323:323:323) (370:370:370))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|collect_data)
    (DELAY
      (ABSOLUTE
        (PORT datac (133:133:133) (178:178:178))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (637:637:637) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (462:462:462))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (482:482:482))
        (PORT datab (375:375:375) (436:436:436))
        (PORT datac (474:474:474) (546:546:546))
        (PORT datad (315:315:315) (359:359:359))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (637:637:637) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (461:461:461))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (241:241:241))
        (PORT datab (478:478:478) (559:559:559))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (177:177:177) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1099:1099:1099))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1075:1075:1075) (1081:1081:1081))
        (PORT ena (651:651:651) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (293:293:293))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (205:205:205))
        (PORT datab (494:494:494) (576:576:576))
        (PORT datac (162:162:162) (194:194:194))
        (PORT datad (200:200:200) (226:226:226))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1099:1099:1099))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (754:754:754) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (280:280:280))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (213:213:213))
        (PORT datab (483:483:483) (563:563:563))
        (PORT datac (174:174:174) (209:209:209))
        (PORT datad (200:200:200) (226:226:226))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1099:1099:1099))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (754:754:754) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (290:290:290))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (209:209:209))
        (PORT datab (488:488:488) (570:570:570))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (199:199:199) (228:228:228))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1099:1099:1099))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (754:754:754) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (276:276:276))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (211:211:211))
        (PORT datab (146:146:146) (183:183:183))
        (PORT datac (468:468:468) (546:546:546))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH dataa combout (166:166:166) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1099:1099:1099))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (754:754:754) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (286:286:286))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (205:205:205))
        (PORT datab (152:152:152) (189:189:189))
        (PORT datac (478:478:478) (551:551:551))
        (PORT datad (171:171:171) (200:200:200))
        (IOPATH dataa combout (166:166:166) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1099:1099:1099))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (754:754:754) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (278:278:278))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (206:206:206))
        (PORT datab (495:495:495) (577:577:577))
        (PORT datac (160:160:160) (191:191:191))
        (PORT datad (202:202:202) (229:229:229))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1099:1099:1099))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (754:754:754) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (260:260:260))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (206:206:206))
        (PORT datab (147:147:147) (190:190:190))
        (PORT datac (479:479:479) (557:557:557))
        (PORT datad (279:279:279) (318:318:318))
        (IOPATH dataa combout (166:166:166) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1099:1099:1099))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (754:754:754) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (266:266:266))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (207:207:207))
        (PORT datab (146:146:146) (182:182:182))
        (PORT datac (475:475:475) (553:553:553))
        (PORT datad (275:275:275) (316:316:316))
        (IOPATH dataa combout (166:166:166) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1099:1099:1099))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (754:754:754) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (146:146:146) (197:197:197))
        (PORT datac (134:134:134) (179:179:179))
        (PORT datad (134:134:134) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (204:204:204))
        (PORT datab (156:156:156) (205:205:205))
        (PORT datac (212:212:212) (265:265:265))
        (PORT datad (141:141:141) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (467:467:467))
        (PORT datab (380:380:380) (462:462:462))
        (PORT datac (375:375:375) (446:446:446))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~35)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (251:251:251))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (207:207:207))
        (PORT datab (147:147:147) (182:182:182))
        (PORT datac (476:476:476) (555:555:555))
        (PORT datad (171:171:171) (200:200:200))
        (IOPATH dataa combout (166:166:166) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1099:1099:1099))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (754:754:754) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (135:135:135))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (277:277:277) (322:322:322))
        (PORT datad (134:134:134) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (483:483:483))
        (PORT datab (375:375:375) (436:436:436))
        (PORT datac (473:473:473) (546:546:546))
        (PORT datad (338:338:338) (389:389:389))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (637:637:637) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1126:1126:1126))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1107:1107:1107))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (585:585:585))
        (PORT datab (380:380:380) (462:462:462))
        (PORT datac (354:354:354) (415:415:415))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (285:285:285))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (286:286:286))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (273:273:273))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (282:282:282))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1126:1126:1126))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1107:1107:1107))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1126:1126:1126))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1107:1107:1107))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (487:487:487))
        (PORT datab (392:392:392) (466:466:466))
        (PORT datac (116:116:116) (158:158:158))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1126:1126:1126))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1107:1107:1107))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1126:1126:1126))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1107:1107:1107))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (469:469:469))
        (PORT datab (390:390:390) (466:466:466))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1126:1126:1126))
        (PORT asdata (536:536:536) (612:612:612))
        (PORT clrn (1101:1101:1101) (1107:1107:1107))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1126:1126:1126))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1107:1107:1107))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (561:561:561))
        (PORT datab (474:474:474) (555:555:555))
        (PORT datad (116:116:116) (152:152:152))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (420:420:420))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (284:284:284))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (271:271:271))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (286:286:286))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (291:291:291))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\]\~34)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1126:1126:1126))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1107:1107:1107))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (195:195:195))
        (PORT datac (347:347:347) (407:407:407))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1126:1126:1126))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1107:1107:1107))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1126:1126:1126))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1107:1107:1107))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (686:686:686))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (136:136:136) (178:178:178))
        (PORT datad (361:361:361) (428:428:428))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1126:1126:1126))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1107:1107:1107))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1126:1126:1126))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1107:1107:1107))
        (PORT ena (638:638:638) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (447:447:447))
        (PORT datab (148:148:148) (197:197:197))
        (PORT datac (353:353:353) (428:428:428))
        (PORT datad (312:312:312) (368:368:368))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (430:430:430))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (483:483:483))
        (PORT datab (357:357:357) (434:434:434))
        (PORT datac (472:472:472) (546:546:546))
        (PORT datad (360:360:360) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (232:232:232))
        (PORT datac (342:342:342) (401:401:401))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT asdata (342:342:342) (373:373:373))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (757:757:757) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (191:191:191))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (423:423:423))
        (PORT datac (165:165:165) (194:194:194))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT asdata (430:430:430) (468:468:468))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (757:757:757) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (214:214:214))
        (PORT datac (345:345:345) (402:402:402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT asdata (356:356:356) (391:391:391))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (757:757:757) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (232:232:232))
        (PORT datac (334:334:334) (385:385:385))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT asdata (749:749:749) (824:824:824))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (757:757:757) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (235:235:235))
        (PORT datab (280:280:280) (323:323:323))
        (PORT datac (168:168:168) (198:198:198))
        (PORT datad (165:165:165) (191:191:191))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (298:298:298) (346:346:346))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT asdata (278:278:278) (297:297:297))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (757:757:757) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (263:263:263))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (220:220:220))
        (PORT datac (338:338:338) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT asdata (439:439:439) (474:474:474))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (757:757:757) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (423:423:423))
        (PORT datac (164:164:164) (194:194:194))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT asdata (553:553:553) (600:600:600))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (757:757:757) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (178:178:178) (217:217:217))
        (PORT datac (345:345:345) (402:402:402))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT asdata (446:446:446) (481:481:481))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (757:757:757) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (193:193:193) (232:232:232))
        (PORT datac (341:341:341) (400:400:400))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT asdata (358:358:358) (393:393:393))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (757:757:757) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (366:366:366))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (96:96:96) (122:122:122))
        (PORT datad (301:301:301) (350:350:350))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT asdata (356:356:356) (391:391:391))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (757:757:757) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (268:268:268))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (111:111:111) (140:140:140))
        (PORT datad (299:299:299) (348:348:348))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT asdata (281:281:281) (300:300:300))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (757:757:757) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (390:390:390))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (236:236:236))
        (PORT datac (340:340:340) (393:393:393))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT asdata (355:355:355) (391:391:391))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (757:757:757) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (236:236:236))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (145:145:145))
        (PORT datab (111:111:111) (143:143:143))
        (PORT datac (97:97:97) (122:122:122))
        (PORT datad (106:106:106) (123:123:123))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (219:219:219))
        (PORT datab (193:193:193) (230:230:230))
        (PORT datac (165:165:165) (195:195:195))
        (PORT datad (164:164:164) (191:191:191))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (363:363:363))
        (PORT datab (360:360:360) (438:438:438))
        (PORT datac (292:292:292) (341:341:341))
        (PORT datad (383:383:383) (451:451:451))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (473:473:473))
        (PORT datab (360:360:360) (436:436:436))
        (PORT datac (475:475:475) (547:547:547))
        (PORT datad (362:362:362) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (332:332:332))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (637:637:637) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (209:209:209) (269:269:269))
        (PORT datac (361:361:361) (438:438:438))
        (PORT datad (126:126:126) (165:165:165))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (904:904:904))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (308:308:308) (367:367:367))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (200:200:200))
        (PORT datab (496:496:496) (582:582:582))
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (210:210:210))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (262:262:262))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_283\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT asdata (718:718:718) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (193:193:193))
        (PORT datab (838:838:838) (967:967:967))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (531:531:531))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_277\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT asdata (320:320:320) (364:364:364))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (212:212:212))
        (PORT datab (209:209:209) (267:267:267))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (396:396:396))
        (PORT datab (211:211:211) (270:270:270))
        (PORT datad (739:739:739) (841:841:841))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~188)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (201:201:201))
        (PORT datab (532:532:532) (625:625:625))
        (PORT datad (128:128:128) (168:168:168))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (338:338:338) (396:396:396))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (903:903:903))
        (PORT datab (141:141:141) (191:191:191))
        (PORT datad (128:128:128) (168:168:168))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (273:273:273))
        (PORT datab (159:159:159) (213:213:213))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (340:340:340))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (344:344:344) (414:414:414))
        (PORT datad (327:327:327) (389:389:389))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (461:461:461))
        (PORT datab (651:651:651) (776:776:776))
        (PORT datad (502:502:502) (599:599:599))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (189:189:189))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (454:454:454))
        (PORT datab (488:488:488) (578:578:578))
        (PORT datad (350:350:350) (418:418:418))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (461:461:461))
        (PORT datab (652:652:652) (777:777:777))
        (PORT datad (501:501:501) (598:598:598))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (415:415:415))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (592:592:592))
        (PORT datab (142:142:142) (192:192:192))
        (PORT datad (196:196:196) (240:240:240))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (847:847:847))
        (PORT datab (242:242:242) (303:303:303))
        (PORT datad (479:479:479) (545:545:545))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (275:275:275) (325:325:325))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~177)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (604:604:604))
        (PORT datad (197:197:197) (245:245:245))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (508:508:508) (599:599:599))
        (PORT datad (200:200:200) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (255:255:255) (286:286:286))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (412:412:412))
        (PORT datab (347:347:347) (404:404:404))
        (PORT datac (419:419:419) (479:479:479))
        (PORT datad (323:323:323) (370:370:370))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (621:621:621))
        (PORT datab (175:175:175) (213:213:213))
        (PORT datac (599:599:599) (686:686:686))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1658:1658:1658) (1863:1863:1863))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (197:197:197))
        (PORT datab (765:765:765) (895:895:895))
        (PORT datad (328:328:328) (391:391:391))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT asdata (709:709:709) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_238\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT asdata (895:895:895) (1036:1036:1036))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datab (741:741:741) (874:874:874))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (334:334:334))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (92:92:92) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (856:856:856) (982:982:982))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (714:714:714))
        (PORT datad (135:135:135) (173:173:173))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_232\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT asdata (759:759:759) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (720:720:720))
        (PORT datab (215:215:215) (269:269:269))
        (PORT datad (202:202:202) (247:247:247))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (404:404:404) (460:460:460))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1513:1513:1513) (1734:1734:1734))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1075:1075:1075))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (830:830:830))
        (PORT datab (213:213:213) (269:269:269))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1106:1106:1106))
        (PORT asdata (1278:1278:1278) (1418:1418:1418))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (941:941:941))
        (PORT datab (139:139:139) (192:192:192))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (218:218:218))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datad (190:190:190) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_226\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1102:1102:1102))
        (PORT asdata (887:887:887) (984:984:984))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (202:202:202))
        (PORT datab (748:748:748) (866:866:866))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT asdata (749:749:749) (831:831:831))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (855:855:855))
        (PORT datab (679:679:679) (785:785:785))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (205:205:205) (264:264:264))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (374:374:374))
        (PORT datab (346:346:346) (402:402:402))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (621:621:621) (719:719:719))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_247\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT asdata (815:815:815) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (751:751:751))
        (PORT datab (211:211:211) (267:267:267))
        (PORT datad (126:126:126) (164:164:164))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (653:653:653) (759:759:759))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (572:572:572))
        (PORT datab (139:139:139) (195:195:195))
        (PORT datad (326:326:326) (385:385:385))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (193:193:193))
        (PORT datab (741:741:741) (875:875:875))
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (137:137:137) (185:185:185))
        (PORT datad (264:264:264) (302:302:302))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (PORT datab (647:647:647) (750:750:750))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (332:332:332))
        (PORT datab (351:351:351) (406:406:406))
        (PORT datad (265:265:265) (303:303:303))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (486:486:486) (568:568:568))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (274:274:274))
        (PORT datab (215:215:215) (272:272:272))
        (PORT datad (359:359:359) (442:442:442))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (594:594:594))
        (PORT datab (139:139:139) (192:192:192))
        (PORT datad (195:195:195) (239:239:239))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (137:137:137) (186:186:186))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT asdata (532:532:532) (597:597:597))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_253\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT asdata (774:774:774) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (702:702:702))
        (PORT datab (209:209:209) (264:264:264))
        (PORT datad (125:125:125) (169:169:169))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (198:198:198))
        (PORT datab (606:606:606) (696:696:696))
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (389:389:389))
        (PORT datab (169:169:169) (204:204:204))
        (PORT datac (329:329:329) (378:378:378))
        (PORT datad (428:428:428) (480:480:480))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1052:1052:1052) (1198:1198:1198))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1107:1107:1107))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (282:282:282))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datad (141:141:141) (181:181:181))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (633:633:633) (732:732:732))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (271:271:271))
        (PORT datab (221:221:221) (284:284:284))
        (PORT datad (127:127:127) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (533:533:533) (618:618:618))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (713:713:713))
        (PORT datab (392:392:392) (474:474:474))
        (PORT datad (126:126:126) (168:168:168))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (135:135:135))
        (PORT datab (204:204:204) (264:264:264))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_202\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1107:1107:1107))
        (PORT asdata (385:385:385) (431:431:431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (277:277:277))
        (PORT datab (141:141:141) (192:192:192))
        (PORT datad (146:146:146) (189:189:189))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (317:317:317))
        (PORT datab (357:357:357) (414:414:414))
        (PORT datad (285:285:285) (324:324:324))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (814:814:814) (942:942:942))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (408:408:408))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (201:201:201) (247:247:247))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_196\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1122:1122:1122))
        (PORT asdata (386:386:386) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (271:271:271))
        (PORT datab (223:223:223) (285:285:285))
        (PORT datad (125:125:125) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (854:854:854) (980:980:980))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (566:566:566))
        (PORT datab (538:538:538) (636:636:636))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (160:160:160) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_190\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT asdata (385:385:385) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (430:430:430))
        (PORT datab (142:142:142) (192:192:192))
        (PORT datad (320:320:320) (383:383:383))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (294:294:294) (344:344:344))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (788:788:788) (916:916:916))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_220\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1106:1106:1106))
        (PORT asdata (917:917:917) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (421:421:421))
        (PORT datab (753:753:753) (860:860:860))
        (PORT datad (219:219:219) (271:271:271))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (862:862:862) (978:978:978))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1101:1101:1101))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (279:279:279))
        (PORT datab (155:155:155) (207:207:207))
        (PORT datad (336:336:336) (398:398:398))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_214\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1101:1101:1101))
        (PORT asdata (380:380:380) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (274:274:274))
        (PORT datab (158:158:158) (209:209:209))
        (PORT datad (332:332:332) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datad (161:161:161) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (775:775:775))
        (PORT datab (237:237:237) (296:296:296))
        (PORT datad (333:333:333) (392:392:392))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (220:220:220))
        (PORT datab (441:441:441) (505:505:505))
        (PORT datad (268:268:268) (303:303:303))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (555:555:555) (646:646:646))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (192:192:192))
        (PORT datab (210:210:210) (267:267:267))
        (PORT datad (720:720:720) (827:827:827))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (501:501:501) (595:595:595))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (797:797:797))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datad (125:125:125) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (188:188:188) (227:227:227))
        (PORT datad (470:470:470) (548:548:548))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (542:542:542) (635:635:635))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (287:287:287))
        (PORT datab (651:651:651) (756:756:756))
        (PORT datad (128:128:128) (167:167:167))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_208\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT asdata (926:926:926) (1038:1038:1038))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (289:289:289))
        (PORT datab (739:739:739) (851:851:851))
        (PORT datad (125:125:125) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (283:283:283) (331:331:331))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (331:331:331) (388:388:388))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (278:278:278) (318:318:318))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (706:706:706) (812:812:812))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (276:276:276))
        (PORT datab (140:140:140) (194:194:194))
        (PORT datad (156:156:156) (196:196:196))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_172\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1121:1121:1121))
        (PORT asdata (394:394:394) (438:438:438))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (277:277:277))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datad (157:157:157) (199:199:199))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~111)
    (DELAY
      (ABSOLUTE
        (PORT datab (172:172:172) (208:208:208))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT asdata (539:539:539) (602:602:602))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (200:200:200))
        (PORT datab (139:139:139) (194:194:194))
        (PORT datad (515:515:515) (598:598:598))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT asdata (552:552:552) (615:615:615))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_178\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT asdata (556:556:556) (635:635:635))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (483:483:483))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (436:436:436))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT asdata (1047:1047:1047) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_160\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT asdata (516:516:516) (587:587:587))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (434:434:434))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (193:193:193) (236:236:236))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (206:206:206) (261:261:261))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (729:729:729) (852:852:852))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_166\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1114:1114:1114))
        (PORT asdata (879:879:879) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (833:833:833))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datad (199:199:199) (247:247:247))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (713:713:713) (846:846:846))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (569:569:569))
        (PORT datab (142:142:142) (192:192:192))
        (PORT datad (322:322:322) (380:380:380))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (205:205:205) (265:265:265))
        (PORT datad (396:396:396) (443:443:443))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT asdata (1203:1203:1203) (1340:1340:1340))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_154\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT asdata (935:935:935) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1142:1142:1142))
        (PORT datab (615:615:615) (723:723:723))
        (PORT datad (208:208:208) (255:255:255))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (408:408:408))
        (PORT datab (616:616:616) (726:726:726))
        (PORT datad (206:206:206) (253:253:253))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (344:344:344))
        (PORT datad (293:293:293) (323:323:323))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (828:828:828))
        (PORT datab (139:139:139) (193:193:193))
        (PORT datad (195:195:195) (242:242:242))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (733:733:733) (852:852:852))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (419:419:419))
        (PORT datab (341:341:341) (400:400:400))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (512:512:512))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (532:532:532))
        (PORT datab (298:298:298) (344:344:344))
        (PORT datac (668:668:668) (747:747:747))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1124:1124:1124))
        (PORT asdata (1479:1479:1479) (1695:1695:1695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_184\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1124:1124:1124))
        (PORT asdata (519:519:519) (584:584:584))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (431:431:431))
        (PORT datab (143:143:143) (195:195:195))
        (PORT datad (206:206:206) (251:251:251))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (430:430:430))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datad (204:204:204) (248:248:248))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (682:682:682) (790:790:790))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (241:241:241) (297:297:297))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (482:482:482))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (177:177:177) (212:212:212))
        (PORT datad (334:334:334) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (211:211:211))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (393:393:393))
        (PORT datab (677:677:677) (777:777:777))
        (PORT datac (480:480:480) (557:557:557))
        (PORT datad (497:497:497) (558:558:558))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (509:509:509) (576:576:576))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2367:2367:2367) (2699:2699:2699))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1107:1107:1107))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_49\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1107:1107:1107))
        (PORT asdata (486:486:486) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~424)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (202:202:202))
        (PORT datab (687:687:687) (802:802:802))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1065:1065:1065) (1216:1216:1216))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1128:1128:1128))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_43\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1128:1128:1128))
        (PORT asdata (315:315:315) (360:360:360))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~421)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (197:197:197))
        (PORT datab (152:152:152) (206:206:206))
        (PORT datad (711:711:711) (816:816:816))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~420)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (195:195:195))
        (PORT datab (149:149:149) (206:206:206))
        (PORT datad (711:711:711) (816:816:816))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~422)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (213:213:213))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~423)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (196:196:196))
        (PORT datab (327:327:327) (398:398:398))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~425)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datab (358:358:358) (416:416:416))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1140:1140:1140))
        (PORT asdata (2414:2414:2414) (2695:2695:2695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_55\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1140:1140:1140))
        (PORT asdata (330:330:330) (376:376:376))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~430)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (224:224:224))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (317:317:317) (374:374:374))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1107:1107:1107))
        (PORT asdata (2597:2597:2597) (2917:2917:2917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_52\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1107:1107:1107))
        (PORT asdata (308:308:308) (346:346:346))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~427)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (650:650:650))
        (PORT datab (215:215:215) (272:272:272))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~426)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (620:620:620))
        (PORT datab (217:217:217) (274:274:274))
        (PORT datad (209:209:209) (259:259:259))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~428)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~429)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (219:219:219))
        (PORT datab (139:139:139) (194:194:194))
        (PORT datad (321:321:321) (379:379:379))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~431)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (644:644:644))
        (PORT datab (485:485:485) (558:558:558))
        (PORT datad (416:416:416) (476:476:476))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (409:409:409))
        (PORT datab (373:373:373) (447:447:447))
        (PORT datad (323:323:323) (371:371:371))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (337:337:337) (390:390:390))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (336:336:336) (385:385:385))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~417)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (196:196:196))
        (PORT datab (962:962:962) (1093:1093:1093))
        (PORT datad (127:127:127) (166:166:166))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_40\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1128:1128:1128))
        (PORT asdata (703:703:703) (777:777:777))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~418)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datab (965:965:965) (1096:1096:1096))
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (522:522:522))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_37\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT asdata (1042:1042:1042) (1176:1176:1176))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~415)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (1023:1023:1023))
        (PORT datab (138:138:138) (191:191:191))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~414)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (399:399:399))
        (PORT datab (905:905:905) (1055:1055:1055))
        (PORT datad (125:125:125) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~416)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (416:416:416))
        (PORT datad (432:432:432) (487:487:487))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~419)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (133:133:133))
        (PORT datab (105:105:105) (133:133:133))
        (PORT datad (162:162:162) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (999:999:999) (1026:1026:1026))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_28\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT asdata (322:322:322) (368:368:368))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~409)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (272:272:272))
        (PORT datab (159:159:159) (213:213:213))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~408)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (268:268:268))
        (PORT datab (149:149:149) (199:199:199))
        (PORT datad (126:126:126) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~410)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (213:213:213))
        (PORT datad (91:91:91) (110:110:110))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (359:359:359) (420:420:420))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1036:1036:1036) (1163:1163:1163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_34\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT asdata (310:310:310) (356:356:356))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~412)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (273:273:273))
        (PORT datab (148:148:148) (202:202:202))
        (PORT datad (204:204:204) (245:245:245))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~411)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (274:274:274))
        (PORT datab (151:151:151) (206:206:206))
        (PORT datad (203:203:203) (244:244:244))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~413)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (739:739:739))
        (PORT datab (180:180:180) (216:216:216))
        (PORT datad (302:302:302) (341:341:341))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~432)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (212:212:212))
        (PORT datab (513:513:513) (597:597:597))
        (PORT datac (335:335:335) (386:386:386))
        (PORT datad (175:175:175) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2127:2127:2127) (2417:2417:2417))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1115:1115:1115))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~454)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (278:278:278))
        (PORT datab (461:461:461) (546:546:546))
        (PORT datad (127:127:127) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2188:2188:2188) (2504:2504:2504))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~451)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (764:764:764))
        (PORT datab (218:218:218) (275:275:275))
        (PORT datad (308:308:308) (362:362:362))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_79\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1115:1115:1115))
        (PORT asdata (394:394:394) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~452)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (296:296:296))
        (PORT datab (148:148:148) (197:197:197))
        (PORT datad (203:203:203) (248:248:248))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~453)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (137:137:137))
        (PORT datad (162:162:162) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_82\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1115:1115:1115))
        (PORT asdata (799:799:799) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~455)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (280:280:280))
        (PORT datab (462:462:462) (547:547:547))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~456)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (689:689:689))
        (PORT datab (174:174:174) (212:212:212))
        (PORT datad (379:379:379) (425:425:425))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2314:2314:2314) (2620:2620:2620))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1120:1120:1120))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~439)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (286:286:286))
        (PORT datab (153:153:153) (203:203:203))
        (PORT datad (195:195:195) (241:241:241))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_67\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1120:1120:1120))
        (PORT asdata (385:385:385) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~440)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (291:291:291))
        (PORT datab (151:151:151) (201:201:201))
        (PORT datad (197:197:197) (244:244:244))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~441)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (212:212:212))
        (PORT datad (160:160:160) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1148:1148:1148))
        (PORT asdata (2550:2550:2550) (2890:2890:2890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_70\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT asdata (1037:1037:1037) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~443)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (1007:1007:1007))
        (PORT datab (308:308:308) (368:368:368))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~442)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (PORT datab (988:988:988) (1129:1129:1129))
        (PORT datad (125:125:125) (169:169:169))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~444)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (561:561:561))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2116:2116:2116) (2408:2408:2408))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_73\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT asdata (387:387:387) (434:434:434))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~446)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (281:281:281))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~445)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (281:281:281))
        (PORT datab (139:139:139) (194:194:194))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~447)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1122:1122:1122))
        (PORT asdata (2279:2279:2279) (2562:2562:2562))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~448)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (275:275:275))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datad (128:128:128) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_76\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1122:1122:1122))
        (PORT asdata (323:323:323) (372:372:372))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~449)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (278:278:278))
        (PORT datab (160:160:160) (218:218:218))
        (PORT datad (124:124:124) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~450)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (PORT datab (105:105:105) (133:133:133))
        (PORT datad (261:261:261) (292:292:292))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2171:2171:2171) (2466:2466:2466))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_61\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1139:1139:1139))
        (PORT asdata (315:315:315) (358:358:358))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~437)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1184:1184:1184))
        (PORT datab (139:139:139) (192:192:192))
        (PORT datad (202:202:202) (247:247:247))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2329:2329:2329) (2633:2633:2633))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~433)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (600:600:600))
        (PORT datab (349:349:349) (418:418:418))
        (PORT datad (305:305:305) (366:366:366))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_58\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1140:1140:1140))
        (PORT asdata (676:676:676) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~434)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (609:609:609))
        (PORT datab (351:351:351) (421:421:421))
        (PORT datad (301:301:301) (361:361:361))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~435)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (333:333:333))
        (PORT datab (193:193:193) (233:233:233))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~436)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1183:1183:1183))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datad (202:202:202) (246:246:246))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~438)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (325:325:325))
        (PORT datab (175:175:175) (214:214:214))
        (PORT datad (516:516:516) (570:570:570))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~457)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (597:597:597))
        (PORT datab (605:605:605) (684:684:684))
        (PORT datac (331:331:331) (375:375:375))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1123:1123:1123))
        (PORT asdata (2301:2301:2301) (2580:2580:2580))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~492)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (211:211:211))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_121\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1123:1123:1123))
        (PORT asdata (315:315:315) (358:358:358))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~493)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (206:206:206))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1123:1123:1123))
        (PORT asdata (2387:2387:2387) (2689:2689:2689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_118\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT asdata (507:507:507) (566:566:566))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~490)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datab (343:343:343) (411:411:411))
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~489)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (197:197:197))
        (PORT datab (341:341:341) (410:410:410))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~491)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (135:135:135))
        (PORT datad (265:265:265) (302:302:302))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~494)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (447:447:447))
        (PORT datab (174:174:174) (214:214:214))
        (PORT datad (270:270:270) (308:308:308))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1114:1114:1114))
        (PORT asdata (2322:2322:2322) (2608:2608:2608))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~495)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datab (334:334:334) (390:390:390))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_127\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1115:1115:1115))
        (PORT asdata (406:406:406) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~496)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (197:197:197))
        (PORT datab (915:915:915) (1053:1053:1053))
        (PORT datad (124:124:124) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~497)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT asdata (1152:1152:1152) (1286:1286:1286))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_403\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT asdata (656:656:656) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~498)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (582:582:582))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT asdata (989:989:989) (1123:1123:1123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_394\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT asdata (835:835:835) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~499)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (294:294:294))
        (PORT datab (671:671:671) (772:772:772))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~500)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1963:1963:1963) (2223:2223:2223))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_112\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1121:1121:1121))
        (PORT asdata (509:509:509) (568:568:568))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~484)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (415:415:415))
        (PORT datab (139:139:139) (194:194:194))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~483)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (418:418:418))
        (PORT datab (139:139:139) (192:192:192))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~485)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (214:214:214))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2186:2186:2186) (2491:2491:2491))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_115\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT asdata (477:477:477) (536:536:536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~487)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (313:313:313) (381:381:381))
        (PORT datad (127:127:127) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~486)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (279:279:279))
        (PORT datab (141:141:141) (190:190:190))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~488)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (355:355:355))
        (PORT datab (282:282:282) (327:327:327))
        (PORT datad (92:92:92) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~501)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (175:175:175) (213:213:213))
        (PORT datac (412:412:412) (464:464:464))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1100:1100:1100))
        (PORT asdata (2306:2306:2306) (2608:2608:2608))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_85\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1100:1100:1100))
        (PORT asdata (389:389:389) (432:432:432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~459)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (408:408:408))
        (PORT datab (211:211:211) (272:272:272))
        (PORT datad (144:144:144) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~458)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (409:409:409))
        (PORT datab (210:210:210) (271:271:271))
        (PORT datad (145:145:145) (182:182:182))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~460)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (160:160:160) (185:185:185))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2029:2029:2029) (2308:2308:2308))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1100:1100:1100))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~461)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (202:202:202))
        (PORT datab (149:149:149) (198:198:198))
        (PORT datad (127:127:127) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_88\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1100:1100:1100))
        (PORT asdata (391:391:391) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~462)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (288:288:288))
        (PORT datab (211:211:211) (265:265:265))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~463)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (275:275:275) (315:315:315))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1895:1895:1895) (2129:2129:2129))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_103\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1116:1116:1116))
        (PORT asdata (487:487:487) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~474)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (397:397:397))
        (PORT datab (146:146:146) (195:195:195))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~473)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (269:269:269))
        (PORT datab (233:233:233) (297:297:297))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT asdata (2572:2572:2572) (2932:2932:2932))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_100\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1122:1122:1122))
        (PORT asdata (544:544:544) (618:618:618))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~471)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (466:466:466))
        (PORT datab (217:217:217) (275:275:275))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~470)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (464:464:464))
        (PORT datab (215:215:215) (272:272:272))
        (PORT datad (128:128:128) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~472)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (212:212:212))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~475)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (352:352:352))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (305:305:305) (351:351:351))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2092:2092:2092) (2392:2392:2392))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1115:1115:1115))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_109\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1115:1115:1115))
        (PORT asdata (478:478:478) (532:532:532))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~480)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (394:394:394))
        (PORT datab (759:759:759) (876:876:876))
        (PORT datad (638:638:638) (737:737:737))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT asdata (2141:2141:2141) (2398:2398:2398))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~476)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (194:194:194))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datad (201:201:201) (254:254:254))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_106\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1116:1116:1116))
        (PORT asdata (1042:1042:1042) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~477)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (1003:1003:1003))
        (PORT datab (215:215:215) (269:269:269))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~478)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (216:216:216))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~479)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (393:393:393))
        (PORT datab (760:760:760) (877:877:877))
        (PORT datad (640:640:640) (740:740:740))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~481)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (288:288:288) (332:332:332))
        (PORT datad (264:264:264) (294:294:294))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2168:2168:2168) (2470:2470:2470))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1107:1107:1107))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~464)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (276:276:276))
        (PORT datab (151:151:151) (202:202:202))
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_91\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1107:1107:1107))
        (PORT asdata (316:316:316) (358:358:358))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~465)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (275:275:275))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~466)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2375:2375:2375) (2708:2708:2708))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~467)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1116:1116:1116))
        (PORT datab (230:230:230) (292:292:292))
        (PORT datad (214:214:214) (263:263:263))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_97\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1122:1122:1122))
        (PORT asdata (1045:1045:1045) (1175:1175:1175))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~468)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1117:1117:1117))
        (PORT datab (231:231:231) (293:293:293))
        (PORT datad (214:214:214) (264:264:264))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~469)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (377:377:377))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (93:93:93) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~482)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (839:839:839))
        (PORT datab (355:355:355) (419:419:419))
        (PORT datac (467:467:467) (535:535:535))
        (PORT datad (325:325:325) (370:370:370))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~502)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (618:618:618) (710:710:710))
        (PORT datac (591:591:591) (661:661:661))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[125\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (131:131:131))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_376\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT asdata (482:482:482) (536:536:536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~373)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (271:271:271))
        (PORT datab (318:318:318) (381:381:381))
        (PORT datad (128:128:128) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~372)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (395:395:395))
        (PORT datab (146:146:146) (195:195:195))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[104\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (826:826:826) (946:946:946))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_346\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1152:1152:1152))
        (PORT asdata (724:724:724) (804:804:804))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~370)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (651:651:651))
        (PORT datab (143:143:143) (190:190:190))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~369)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (484:484:484) (571:571:571))
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~371)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~374)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (214:214:214))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (274:274:274) (317:317:317))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[128\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (378:378:378) (441:441:441))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_409\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT asdata (919:919:919) (1020:1020:1020))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~376)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (468:468:468))
        (PORT datab (755:755:755) (865:865:865))
        (PORT datad (353:353:353) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~375)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (470:470:470))
        (PORT datab (369:369:369) (449:449:449))
        (PORT datad (638:638:638) (728:728:728))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~377)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (553:553:553) (495:495:495))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_1\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT asdata (713:713:713) (809:809:809))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~379)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (657:657:657))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~378)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (659:659:659))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~380)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (513:513:513))
        (PORT datab (288:288:288) (335:335:335))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT asdata (638:638:638) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~363)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (574:574:574))
        (PORT datab (139:139:139) (193:193:193))
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_280\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT asdata (637:637:637) (732:732:732))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~364)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (579:579:579))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~365)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (213:213:213))
        (PORT datab (173:173:173) (210:210:210))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT asdata (1418:1418:1418) (1598:1598:1598))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~366)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (195:195:195))
        (PORT datab (339:339:339) (408:408:408))
        (PORT datad (775:775:775) (909:909:909))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_316\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1162:1162:1162))
        (PORT asdata (947:947:947) (1088:1088:1088))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~367)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (193:193:193))
        (PORT datab (785:785:785) (931:931:931))
        (PORT datad (322:322:322) (383:383:383))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~368)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (596:596:596))
        (PORT datab (171:171:171) (208:208:208))
        (PORT datad (157:157:157) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (134:134:134) (172:172:172))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~360)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (955:955:955))
        (PORT datab (139:139:139) (196:196:196))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_250\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1101:1101:1101))
        (PORT asdata (989:989:989) (1106:1106:1106))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~361)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (953:953:953))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datad (126:126:126) (165:165:165))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (893:893:893) (1034:1034:1034))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1101:1101:1101))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~357)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (416:416:416))
        (PORT datab (142:142:142) (192:192:192))
        (PORT datad (127:127:127) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_217\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1101:1101:1101))
        (PORT asdata (318:318:318) (362:362:362))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~358)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (416:416:416))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datad (125:125:125) (168:168:168))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~359)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~362)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~381)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (770:770:770))
        (PORT datab (676:676:676) (785:785:785))
        (PORT datac (794:794:794) (891:891:891))
        (PORT datad (333:333:333) (382:382:382))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~327)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datad (315:315:315) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~326)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (621:621:621))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~328)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (346:346:346))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT asdata (1284:1284:1284) (1417:1417:1417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_328\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1164:1164:1164))
        (PORT asdata (611:611:611) (688:688:688))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~320)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (276:276:276))
        (PORT datab (448:448:448) (533:533:533))
        (PORT datad (959:959:959) (1076:1076:1076))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[113\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1130:1130:1130) (1271:1271:1271))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_322\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1164:1164:1164))
        (PORT asdata (772:772:772) (876:876:876))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~321)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (723:723:723))
        (PORT datab (211:211:211) (267:267:267))
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~322)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (437:437:437) (519:519:519))
        (PORT datad (400:400:400) (446:446:446))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT asdata (539:539:539) (597:597:597))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_340\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1152:1152:1152))
        (PORT asdata (645:645:645) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~323)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (273:273:273))
        (PORT datab (482:482:482) (568:568:568))
        (PORT datad (740:740:740) (847:847:847))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1151:1151:1151))
        (PORT asdata (839:839:839) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_334\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1151:1151:1151))
        (PORT asdata (808:808:808) (931:931:931))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~324)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (778:778:778))
        (PORT datab (139:139:139) (192:192:192))
        (PORT datad (203:203:203) (248:248:248))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~325)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (187:187:187) (225:225:225))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[117\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (403:403:403))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_310\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1158:1158:1158))
        (PORT asdata (659:659:659) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~317)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (575:575:575))
        (PORT datab (212:212:212) (267:267:267))
        (PORT datad (127:127:127) (166:166:166))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1159:1159:1159))
        (PORT asdata (1025:1025:1025) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_304\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1158:1158:1158))
        (PORT asdata (411:411:411) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~318)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (202:202:202))
        (PORT datab (250:250:250) (308:308:308))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~319)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~329)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (682:682:682))
        (PORT datab (776:776:776) (894:894:894))
        (PORT datac (648:648:648) (733:733:733))
        (PORT datad (495:495:495) (562:562:562))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~311)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (413:413:413))
        (PORT datab (346:346:346) (416:416:416))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~310)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (456:456:456))
        (PORT datab (488:488:488) (577:577:577))
        (PORT datad (350:350:350) (417:417:417))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~312)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_256\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT asdata (628:628:628) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~308)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (550:550:550))
        (PORT datab (215:215:215) (272:272:272))
        (PORT datad (358:358:358) (440:440:440))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~307)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (843:843:843))
        (PORT datab (246:246:246) (308:308:308))
        (PORT datad (483:483:483) (549:549:549))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~309)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_286\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1114:1114:1114))
        (PORT asdata (650:650:650) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~314)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (193:193:193))
        (PORT datab (958:958:958) (1125:1125:1125))
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~313)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (274:274:274))
        (PORT datab (158:158:158) (212:212:212))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~315)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (137:137:137))
        (PORT datab (134:134:134) (185:185:185))
        (PORT datad (175:175:175) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_235\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT asdata (478:478:478) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~305)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (765:765:765) (895:895:895))
        (PORT datad (329:329:329) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_241\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT asdata (646:646:646) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~304)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (576:576:576))
        (PORT datab (138:138:138) (191:191:191))
        (PORT datad (323:323:323) (381:381:381))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~306)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~316)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (598:598:598))
        (PORT datab (504:504:504) (572:572:572))
        (PORT datac (501:501:501) (578:578:578))
        (PORT datad (330:330:330) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT asdata (1190:1190:1190) (1343:1343:1343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_382\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT asdata (490:490:490) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~334)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (876:876:876))
        (PORT datab (325:325:325) (388:388:388))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[121\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1006:1006:1006) (1155:1155:1155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_388\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT asdata (314:314:314) (357:357:357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~333)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (282:282:282))
        (PORT datab (151:151:151) (202:202:202))
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~335)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (227:227:227))
        (PORT datab (204:204:204) (258:258:258))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~331)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (1096:1096:1096))
        (PORT datab (459:459:459) (536:536:536))
        (PORT datad (128:128:128) (168:168:168))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT asdata (537:537:537) (595:595:595))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_370\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT asdata (502:502:502) (571:571:571))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~330)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (497:497:497))
        (PORT datab (339:339:339) (416:416:416))
        (PORT datad (316:316:316) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~332)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (336:336:336))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datad (160:160:160) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1016:1016:1016) (1044:1044:1044))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~336)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1669:1669:1669))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datad (125:125:125) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_31\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT asdata (1597:1597:1597) (1820:1820:1820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~337)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1667:1667:1667))
        (PORT datab (140:140:140) (190:190:190))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~338)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (162:162:162) (186:186:186))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT asdata (2294:2294:2294) (2578:2578:2578))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_64\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT asdata (386:386:386) (432:432:432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~339)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (205:205:205))
        (PORT datab (133:133:133) (183:183:183))
        (PORT datad (129:129:129) (168:168:168))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~340)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (195:195:195))
        (PORT datad (138:138:138) (183:183:183))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~341)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (322:322:322))
        (PORT datab (175:175:175) (211:211:211))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~342)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (552:552:552))
        (PORT datab (517:517:517) (587:587:587))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (283:283:283) (325:325:325))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT asdata (1199:1199:1199) (1339:1339:1339))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~349)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (276:276:276))
        (PORT datab (212:212:212) (266:266:266))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_157\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT asdata (494:494:494) (555:555:555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~350)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (PORT datab (331:331:331) (400:400:400))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~351)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (165:165:165) (191:191:191))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (707:707:707) (813:813:813))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_187\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT asdata (325:325:325) (373:373:373))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~352)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (221:221:221))
        (PORT datab (210:210:210) (267:267:267))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~353)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (228:228:228))
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~354)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (206:206:206) (265:265:265))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2063:2063:2063) (2330:2330:2330))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1115:1115:1115))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~347)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (204:204:204))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_124\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1115:1115:1115))
        (PORT asdata (319:319:319) (364:364:364))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~346)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datab (212:212:212) (263:263:263))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~348)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (321:321:321))
        (PORT datab (206:206:206) (262:262:262))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2155:2155:2155) (2440:2440:2440))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1107:1107:1107))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~343)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (196:196:196))
        (PORT datab (310:310:310) (376:376:376))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_94\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1107:1107:1107))
        (PORT asdata (380:380:380) (431:431:431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~344)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (197:197:197))
        (PORT datab (217:217:217) (276:276:276))
        (PORT datad (124:124:124) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~345)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (PORT datad (261:261:261) (291:291:291))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~355)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (211:211:211))
        (PORT datab (626:626:626) (729:729:729))
        (PORT datac (503:503:503) (574:574:574))
        (PORT datad (443:443:443) (499:499:499))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~356)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~242)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (377:377:377))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (477:477:477) (569:569:569))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~241)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (621:621:621))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~243)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (832:832:832))
        (PORT datab (647:647:647) (753:753:753))
        (PORT datad (92:92:92) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (644:644:644) (742:742:742))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~235)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (279:279:279))
        (PORT datab (216:216:216) (280:280:280))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_349\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT asdata (380:380:380) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~234)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (280:280:280))
        (PORT datab (217:217:217) (281:281:281))
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~236)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (93:93:93) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (378:378:378) (441:441:441))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~232)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (274:274:274))
        (PORT datab (501:501:501) (592:592:592))
        (PORT datad (125:125:125) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_343\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1152:1152:1152))
        (PORT asdata (665:665:665) (754:754:754))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~231)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (278:278:278))
        (PORT datab (505:505:505) (597:597:597))
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~233)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (306:306:306))
        (PORT datad (93:93:93) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (562:562:562))
        (PORT datab (219:219:219) (278:278:278))
        (PORT datad (199:199:199) (239:239:239))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (455:455:455) (525:525:525))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~229)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (705:705:705))
        (PORT datab (816:816:816) (938:938:938))
        (PORT datad (539:539:539) (625:625:625))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~230)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (725:725:725))
        (PORT datab (104:104:104) (131:131:131))
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~226)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (863:863:863))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (203:203:203) (247:247:247))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_337\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1151:1151:1151))
        (PORT asdata (769:769:769) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (712:712:712))
        (PORT datab (813:813:813) (934:934:934))
        (PORT datad (542:542:542) (629:629:629))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~227)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (468:468:468))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~237)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (376:376:376))
        (PORT datab (625:625:625) (719:719:719))
        (PORT datac (755:755:755) (861:861:861))
        (PORT datad (335:335:335) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~245)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (PORT datab (918:918:918) (1059:1059:1059))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~244)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (376:376:376))
        (PORT datab (488:488:488) (578:578:578))
        (PORT datad (202:202:202) (245:245:245))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~246)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (610:610:610) (705:705:705))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~248)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (204:204:204))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~247)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (267:267:267))
        (PORT datab (483:483:483) (568:568:568))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~249)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (214:214:214))
        (PORT datab (272:272:272) (315:315:315))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~238)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (269:269:269))
        (PORT datab (747:747:747) (850:850:850))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~239)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datad (314:314:314) (378:378:378))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~240)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (188:188:188))
        (PORT datab (294:294:294) (337:337:337))
        (PORT datad (171:171:171) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~250)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (854:854:854))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (450:450:450) (507:507:507))
        (PORT datad (281:281:281) (324:324:324))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (275:275:275))
        (PORT datab (448:448:448) (532:532:532))
        (PORT datad (960:960:960) (1075:1075:1075))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[112\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (403:403:403))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (843:843:843))
        (PORT datab (227:227:227) (282:282:282))
        (PORT datad (689:689:689) (789:789:789))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (128:128:128) (164:164:164))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1165:1165:1165))
        (PORT asdata (530:530:530) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_331\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1165:1165:1165))
        (PORT asdata (506:506:506) (561:561:561))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (408:408:408))
        (PORT datab (312:312:312) (378:378:378))
        (PORT datad (308:308:308) (372:372:372))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (293:293:293))
        (PORT datab (316:316:316) (382:382:382))
        (PORT datad (311:311:311) (375:375:375))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (340:340:340))
        (PORT datab (173:173:173) (210:210:210))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT asdata (1425:1425:1425) (1609:1609:1609))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (835:835:835))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1158:1158:1158))
        (PORT asdata (1113:1113:1113) (1249:1249:1249))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (291:291:291))
        (PORT datab (139:139:139) (189:189:189))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (PORT datab (496:496:496) (578:578:578))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~208)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (232:232:232))
        (PORT datab (103:103:103) (129:129:129))
        (PORT datad (306:306:306) (360:360:360))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_313\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1162:1162:1162))
        (PORT asdata (858:858:858) (993:993:993))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (841:841:841))
        (PORT datab (138:138:138) (192:192:192))
        (PORT datad (125:125:125) (167:167:167))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (325:325:325) (379:379:379))
        (PORT datad (257:257:257) (289:289:289))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1163:1163:1163))
        (PORT asdata (981:981:981) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_319\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1163:1163:1163))
        (PORT asdata (1337:1337:1337) (1513:1513:1513))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1360:1360:1360))
        (PORT datab (338:338:338) (408:408:408))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (869:869:869))
        (PORT datab (340:340:340) (410:410:410))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (199:199:199))
        (PORT datab (590:590:590) (703:703:703))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_325\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1164:1164:1164))
        (PORT asdata (491:491:491) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (393:393:393))
        (PORT datab (862:862:862) (991:991:991))
        (PORT datad (691:691:691) (791:791:791))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (209:209:209))
        (PORT datab (136:136:136) (185:185:185))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (171:171:171) (209:209:209))
        (PORT datad (271:271:271) (302:302:302))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_307\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1158:1158:1158))
        (PORT asdata (382:382:382) (439:439:439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (286:286:286))
        (PORT datab (140:140:140) (190:190:190))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (200:200:200))
        (PORT datab (250:250:250) (307:307:307))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (188:188:188))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (276:276:276))
        (PORT datab (164:164:164) (217:217:217))
        (PORT datad (128:128:128) (168:168:168))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (275:275:275))
        (PORT datab (160:160:160) (216:216:216))
        (PORT datad (126:126:126) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (513:513:513))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (523:523:523))
        (PORT datab (354:354:354) (410:410:410))
        (PORT datac (608:608:608) (693:693:693))
        (PORT datad (329:329:329) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT asdata (1191:1191:1191) (1346:1346:1346))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (763:763:763))
        (PORT datad (434:434:434) (499:499:499))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_379\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT asdata (901:901:901) (1018:1018:1018))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (764:764:764))
        (PORT datab (204:204:204) (261:261:261))
        (PORT datad (434:434:434) (499:499:499))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (333:333:333))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (198:198:198) (241:241:241))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (963:963:963) (1101:1101:1101))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_373\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT asdata (480:480:480) (529:529:529))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (279:279:279))
        (PORT datab (840:840:840) (974:974:974))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (278:278:278))
        (PORT datab (225:225:225) (284:284:284))
        (PORT datad (128:128:128) (168:168:168))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (376:376:376))
        (PORT datab (488:488:488) (578:578:578))
        (PORT datad (202:202:202) (245:245:245))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (285:285:285))
        (PORT datab (335:335:335) (415:415:415))
        (PORT datad (391:391:391) (458:458:458))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (349:349:349))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datad (129:129:129) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (211:211:211))
        (PORT datab (102:102:102) (129:129:129))
        (PORT datad (301:301:301) (341:341:341))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (281:281:281))
        (PORT datab (321:321:321) (384:384:384))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1005:1005:1005) (1154:1154:1154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_385\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT asdata (402:402:402) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (297:297:297))
        (PORT datab (139:139:139) (189:189:189))
        (PORT datad (128:128:128) (167:167:167))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (229:229:229) (285:285:285))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (291:291:291))
        (PORT datab (668:668:668) (769:769:769))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1325:1325:1325))
        (PORT datab (216:216:216) (273:273:273))
        (PORT datad (198:198:198) (245:245:245))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1325:1325:1325))
        (PORT datab (214:214:214) (271:271:271))
        (PORT datad (197:197:197) (245:245:245))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (577:577:577))
        (PORT datab (138:138:138) (191:191:191))
        (PORT datad (125:125:125) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (647:647:647))
        (PORT datab (140:140:140) (188:188:188))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT asdata (988:988:988) (1123:1123:1123))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (201:201:201))
        (PORT datab (165:165:165) (218:218:218))
        (PORT datad (128:128:128) (168:168:168))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_391\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT asdata (325:325:325) (370:370:370))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (199:199:199))
        (PORT datab (162:162:162) (216:216:216))
        (PORT datad (126:126:126) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~268)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (417:417:417))
        (PORT datad (570:570:570) (637:637:637))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (299:299:299))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datad (126:126:126) (168:168:168))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (280:280:280))
        (PORT datab (151:151:151) (203:203:203))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (335:335:335))
        (PORT datab (141:141:141) (188:188:188))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (517:517:517))
        (PORT datab (452:452:452) (508:508:508))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (487:487:487) (551:551:551))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (563:563:563))
        (PORT datab (981:981:981) (1105:1105:1105))
        (PORT datac (772:772:772) (853:853:853))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1121:1121:1121))
        (PORT asdata (2193:2193:2193) (2471:2471:2471))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_142\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT asdata (660:660:660) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (915:915:915))
        (PORT datab (497:497:497) (578:578:578))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1005:1005:1005) (1157:1157:1157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_151\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT asdata (567:567:567) (645:645:645))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (492:492:492))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (199:199:199) (243:243:243))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_169\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1114:1114:1114))
        (PORT asdata (504:504:504) (555:555:555))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (416:416:416))
        (PORT datab (340:340:340) (400:400:400))
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_163\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1114:1114:1114))
        (PORT asdata (654:654:654) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (570:570:570))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (323:323:323) (382:382:382))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_223\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1102:1102:1102))
        (PORT asdata (894:894:894) (1009:1009:1009))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (856:856:856))
        (PORT datab (679:679:679) (785:785:785))
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_229\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1102:1102:1102))
        (PORT asdata (980:980:980) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (946:946:946))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datad (127:127:127) (165:165:165))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~300)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (136:136:136) (185:185:185))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_175\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT asdata (825:825:825) (930:930:930))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (777:777:777))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datad (196:196:196) (239:239:239))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_181\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1124:1124:1124))
        (PORT asdata (517:517:517) (570:570:570))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (417:417:417))
        (PORT datab (211:211:211) (265:265:265))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (447:447:447))
        (PORT datab (325:325:325) (380:380:380))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_193\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT asdata (696:696:696) (781:781:781))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~293)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (628:628:628))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (469:469:469) (541:541:541))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_199\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1122:1122:1122))
        (PORT asdata (555:555:555) (628:628:628))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (713:713:713))
        (PORT datab (392:392:392) (472:472:472))
        (PORT datad (126:126:126) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (287:287:287))
        (PORT datab (186:186:186) (223:223:223))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_205\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT asdata (810:810:810) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (382:382:382))
        (PORT datab (646:646:646) (745:745:745))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_211\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT asdata (822:822:822) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (193:193:193))
        (PORT datab (658:658:658) (767:767:767))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (537:537:537))
        (PORT datab (507:507:507) (601:601:601))
        (PORT datad (452:452:452) (518:518:518))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~301)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (584:584:584))
        (PORT datab (679:679:679) (770:770:770))
        (PORT datac (498:498:498) (567:567:567))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT asdata (2361:2361:2361) (2634:2634:2634))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_130\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT asdata (315:315:315) (357:357:357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2360:2360:2360) (2683:2683:2683))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_136\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT asdata (815:815:815) (907:907:907))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (755:755:755))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datad (124:124:124) (166:166:166))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (372:372:372))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1159:1159:1159))
        (PORT asdata (1025:1025:1025) (1149:1149:1149))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (197:197:197))
        (PORT datab (149:149:149) (199:199:199))
        (PORT datad (535:535:535) (623:623:623))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_406\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT asdata (893:893:893) (1001:1001:1001))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (269:269:269))
        (PORT datab (729:729:729) (845:845:845))
        (PORT datad (129:129:129) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (791:791:791))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~302)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (705:705:705))
        (PORT datab (617:617:617) (703:703:703))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~303)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (159:159:159) (190:190:190))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (426:426:426) (479:479:479))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~388)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (395:395:395))
        (PORT datab (217:217:217) (273:273:273))
        (PORT datad (128:128:128) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_10\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1122:1122:1122))
        (PORT asdata (492:492:492) (550:550:550))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~389)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (398:398:398))
        (PORT datab (218:218:218) (274:274:274))
        (PORT datad (128:128:128) (168:168:168))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~390)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT asdata (282:282:282) (302:302:302))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~391)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (483:483:483))
        (PORT datab (216:216:216) (273:273:273))
        (PORT datad (125:125:125) (168:168:168))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_13\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1122:1122:1122))
        (PORT asdata (542:542:542) (636:636:636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~392)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (483:483:483))
        (PORT datab (217:217:217) (274:274:274))
        (PORT datad (124:124:124) (166:166:166))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~393)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (214:214:214))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_CTL5\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (263:263:263) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2642:2642:2642) (3059:3059:3059))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~403)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (278:278:278))
        (PORT datab (147:147:147) (196:196:196))
        (PORT datad (309:309:309) (368:368:368))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_25\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT asdata (315:315:315) (357:357:357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~404)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (268:268:268))
        (PORT datab (151:151:151) (202:202:202))
        (PORT datad (310:310:310) (367:367:367))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2072:2072:2072) (2365:2365:2365))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~400)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (198:198:198))
        (PORT datab (222:222:222) (279:279:279))
        (PORT datad (127:127:127) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_22\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1130:1130:1130))
        (PORT asdata (386:386:386) (434:434:434))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~401)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (198:198:198))
        (PORT datab (223:223:223) (279:279:279))
        (PORT datad (126:126:126) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~402)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (357:357:357))
        (PORT datad (164:164:164) (188:188:188))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~405)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (340:340:340))
        (PORT datab (267:267:267) (308:308:308))
        (PORT datad (313:313:313) (362:362:362))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|SLRD\~_wirecell)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (317:317:317) (363:363:363))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_19\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1124:1124:1124))
        (PORT asdata (675:675:675) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~398)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (304:304:304))
        (PORT datab (512:512:512) (602:602:602))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|SLOE\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (237:237:237))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (106:106:106) (123:123:123))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_16\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1124:1124:1124))
        (PORT asdata (675:675:675) (809:809:809))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~395)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (655:655:655))
        (PORT datab (333:333:333) (401:401:401))
        (PORT datad (127:127:127) (165:165:165))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~394)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (655:655:655))
        (PORT datab (333:333:333) (401:401:401))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~396)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datad (162:162:162) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~397)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (586:586:586))
        (PORT datab (147:147:147) (199:199:199))
        (PORT datad (128:128:128) (168:168:168))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~399)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (247:247:247))
        (PORT datab (177:177:177) (215:215:215))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (309:309:309) (364:364:364))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~385)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (282:282:282))
        (PORT datab (154:154:154) (212:212:212))
        (PORT datad (125:125:125) (168:168:168))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_7\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1123:1123:1123))
        (PORT asdata (316:316:316) (361:361:361))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~386)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (279:279:279))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datad (127:127:127) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|SLCS\~_wirecell)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1129:1129:1129))
        (PORT asdata (649:649:649) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_4\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT asdata (628:628:628) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~383)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (PORT datab (464:464:464) (567:567:567))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~382)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (276:276:276))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (350:350:350) (435:435:435))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~384)
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (225:225:225))
        (PORT datad (161:161:161) (188:188:188))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~387)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (174:174:174) (211:211:211))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~406)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (490:490:490))
        (PORT datab (805:805:805) (927:927:927))
        (PORT datac (424:424:424) (482:482:482))
        (PORT datad (434:434:434) (504:504:504))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~407)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (476:476:476) (543:543:543))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (740:740:740))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datad (343:343:343) (409:409:409))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (745:745:745) (845:845:845))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (574:574:574))
        (PORT datab (871:871:871) (994:994:994))
        (PORT datad (307:307:307) (358:358:358))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (PORT datab (888:888:888) (1036:1036:1036))
        (PORT datad (481:481:481) (552:552:552))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (470:470:470))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (619:619:619) (715:715:715))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (164:164:164) (192:192:192))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (633:633:633))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (537:537:537) (620:620:620))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (449:449:449))
        (PORT datab (639:639:639) (729:729:729))
        (PORT datad (343:343:343) (408:408:408))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (466:466:466))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (581:581:581) (679:679:679))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (376:376:376) (461:461:461))
        (PORT datad (350:350:350) (423:423:423))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (697:697:697) (767:767:767))
        (PORT datac (160:160:160) (188:188:188))
        (PORT datad (625:625:625) (697:697:697))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (615:615:615))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datad (675:675:675) (775:775:775))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (281:281:281))
        (PORT datab (836:836:836) (961:961:961))
        (PORT datad (840:840:840) (942:942:942))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (615:615:615))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datad (370:370:370) (437:437:437))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (779:779:779))
        (PORT datab (1091:1091:1091) (1227:1227:1227))
        (PORT datad (516:516:516) (596:596:596))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (283:283:283) (329:329:329))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (510:510:510) (583:583:583))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (421:421:421))
        (PORT datab (329:329:329) (396:396:396))
        (PORT datad (346:346:346) (406:406:406))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (301:301:301))
        (PORT datab (811:811:811) (951:951:951))
        (PORT datad (338:338:338) (402:402:402))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (686:686:686) (790:790:790))
        (PORT datad (374:374:374) (438:438:438))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (440:440:440))
        (PORT datab (489:489:489) (588:588:588))
        (PORT datad (365:365:365) (426:426:426))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (217:217:217))
        (PORT datab (103:103:103) (133:133:133))
        (PORT datac (332:332:332) (384:384:384))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (401:401:401))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (319:319:319) (368:368:368))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (432:432:432))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datad (309:309:309) (367:367:367))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (488:488:488) (591:591:591))
        (PORT datad (490:490:490) (573:573:573))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (208:208:208) (265:265:265))
        (PORT datad (444:444:444) (516:516:516))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (814:814:814))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (568:568:568))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (349:349:349) (414:414:414))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (269:269:269))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datad (314:314:314) (369:369:369))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (632:632:632))
        (PORT datab (479:479:479) (561:561:561))
        (PORT datad (522:522:522) (601:601:601))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (564:564:564))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (445:445:445) (514:514:514))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (333:333:333) (387:387:387))
        (PORT datad (317:317:317) (374:374:374))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (412:412:412))
        (PORT datab (153:153:153) (201:201:201))
        (PORT datad (477:477:477) (551:551:551))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2371:2371:2371) (2720:2720:2720))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (753:753:753))
        (PORT datab (594:594:594) (697:697:697))
        (PORT datad (482:482:482) (557:557:557))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2129:2129:2129) (2406:2406:2406))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1128:1128:1128))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (329:329:329) (388:388:388))
        (PORT datad (633:633:633) (722:722:722))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (270:270:270))
        (PORT datab (376:376:376) (459:459:459))
        (PORT datad (216:216:216) (268:268:268))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (879:879:879) (1004:1004:1004))
        (PORT datad (470:470:470) (551:551:551))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (368:368:368) (449:449:449))
        (PORT datad (478:478:478) (548:548:548))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (477:477:477))
        (PORT datab (136:136:136) (185:185:185))
        (PORT datad (842:842:842) (969:969:969))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (PORT datab (505:505:505) (579:579:579))
        (PORT datad (307:307:307) (358:358:358))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (229:229:229))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (267:267:267) (309:309:309))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (691:691:691))
        (PORT datab (604:604:604) (677:677:677))
        (PORT datac (161:161:161) (192:192:192))
        (PORT datad (600:600:600) (677:677:677))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (385:385:385))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (207:207:207))
        (PORT datab (142:142:142) (192:192:192))
        (PORT datad (126:126:126) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (199:199:199))
        (PORT datab (483:483:483) (566:566:566))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (756:756:756))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (211:211:211))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_139\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1128:1128:1128))
        (PORT asdata (320:320:320) (365:365:365))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (213:213:213))
        (PORT datab (139:139:139) (189:189:189))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (437:437:437) (496:496:496))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (199:199:199))
        (PORT datab (531:531:531) (634:634:634))
        (PORT datad (456:456:456) (525:525:525))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (492:492:492))
        (PORT datab (139:139:139) (192:192:192))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (144:144:144) (192:192:192))
        (PORT datad (261:261:261) (293:293:293))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (262:262:262))
        (PORT datab (381:381:381) (458:458:458))
        (PORT datad (359:359:359) (431:431:431))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (589:589:589))
        (PORT datab (628:628:628) (755:755:755))
        (PORT datad (460:460:460) (524:524:524))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (384:384:384))
        (PORT datab (967:967:967) (1113:1113:1113))
        (PORT datad (198:198:198) (248:248:248))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (568:568:568))
        (PORT datab (507:507:507) (599:599:599))
        (PORT datad (359:359:359) (426:426:426))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (920:920:920))
        (PORT datab (133:133:133) (183:183:183))
        (PORT datad (464:464:464) (549:549:549))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (471:471:471) (541:541:541))
        (PORT datad (348:348:348) (415:415:415))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (415:415:415))
        (PORT datab (694:694:694) (807:807:807))
        (PORT datad (480:480:480) (566:566:566))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (356:356:356))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (210:210:210))
        (PORT datab (138:138:138) (192:192:192))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_133\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT asdata (753:753:753) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (700:700:700))
        (PORT datab (209:209:209) (265:265:265))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (332:332:332))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (284:284:284))
        (PORT datab (490:490:490) (571:571:571))
        (PORT datad (895:895:895) (1017:1017:1017))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datad (144:144:144) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (948:948:948))
        (PORT datab (212:212:212) (264:264:264))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (635:635:635))
        (PORT datab (858:858:858) (978:978:978))
        (PORT datad (481:481:481) (555:555:555))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (136:136:136))
        (PORT datab (284:284:284) (332:332:332))
        (PORT datac (550:550:550) (609:609:609))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (799:799:799))
        (PORT datab (614:614:614) (686:686:686))
        (PORT datac (416:416:416) (467:467:467))
        (PORT datad (329:329:329) (376:376:376))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (916:916:916))
        (PORT datab (498:498:498) (580:580:580))
        (PORT datad (126:126:126) (165:165:165))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_148\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT asdata (537:537:537) (612:612:612))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datab (580:580:580) (666:666:666))
        (PORT datad (511:511:511) (606:606:606))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (289:289:289))
        (PORT datab (285:285:285) (328:328:328))
        (PORT datad (158:158:158) (183:183:183))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (388:388:388))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (259:259:259) (289:289:289))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (678:678:678))
        (PORT datab (137:137:137) (186:186:186))
        (PORT datad (486:486:486) (566:566:566))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (794:794:794))
        (PORT datab (832:832:832) (933:933:933))
        (PORT datad (466:466:466) (547:547:547))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (486:486:486) (574:574:574))
        (PORT datad (372:372:372) (441:441:441))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (513:513:513))
        (PORT datab (385:385:385) (466:466:466))
        (PORT datad (433:433:433) (511:511:511))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (359:359:359))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (603:603:603) (692:692:692))
        (PORT datad (593:593:593) (665:665:665))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (436:436:436))
        (PORT datab (221:221:221) (279:279:279))
        (PORT datad (365:365:365) (427:427:427))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (1066:1066:1066))
        (PORT datab (611:611:611) (709:709:709))
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (273:273:273))
        (PORT datab (135:135:135) (187:187:187))
        (PORT datad (359:359:359) (423:423:423))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (189:189:189))
        (PORT datab (376:376:376) (449:449:449))
        (PORT datad (312:312:312) (369:369:369))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (580:580:580) (647:647:647))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (871:871:871))
        (PORT datab (223:223:223) (282:282:282))
        (PORT datad (754:754:754) (892:892:892))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (717:717:717))
        (PORT datab (137:137:137) (186:186:186))
        (PORT datad (321:321:321) (388:388:388))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (659:659:659) (799:799:799))
        (PORT datad (327:327:327) (387:387:387))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (465:465:465))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (355:355:355) (424:424:424))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (135:135:135))
        (PORT datab (103:103:103) (133:133:133))
        (PORT datac (161:161:161) (192:192:192))
        (PORT datad (174:174:174) (204:204:204))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (190:190:190))
        (PORT datab (961:961:961) (1099:1099:1099))
        (PORT datad (471:471:471) (544:544:544))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (401:401:401) (476:476:476))
        (PORT datad (627:627:627) (734:734:734))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (403:403:403))
        (PORT datab (331:331:331) (393:393:393))
        (PORT datad (318:318:318) (378:378:378))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (649:649:649))
        (PORT datab (229:229:229) (284:284:284))
        (PORT datad (215:215:215) (266:266:266))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (534:534:534) (609:609:609))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (486:486:486) (553:553:553))
        (PORT datac (491:491:491) (559:559:559))
        (PORT datad (428:428:428) (479:479:479))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (685:685:685))
        (PORT datab (610:610:610) (703:703:703))
        (PORT datad (587:587:587) (675:675:675))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\~503)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (520:520:520))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (423:423:423) (472:472:472))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output412a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (592:592:592))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:129\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (558:558:558) (655:655:655))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:129\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (234:234:234))
        (PORT datab (557:557:557) (654:654:654))
        (PORT datac (285:285:285) (336:336:336))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:129\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:128\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (654:654:654) (751:751:751))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:128\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (260:260:260))
        (PORT datab (656:656:656) (755:755:755))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:128\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:127\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (341:341:341) (416:416:416))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:127\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (422:422:422))
        (PORT datab (305:305:305) (352:352:352))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (124:124:124) (161:161:161))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:127\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:130\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (398:398:398))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:130\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (559:559:559))
        (PORT datab (286:286:286) (331:331:331))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (134:134:134) (172:172:172))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:130\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (614:614:614))
        (PORT datab (541:541:541) (640:640:640))
        (PORT datac (685:685:685) (800:800:800))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (397:397:397))
        (PORT datab (501:501:501) (590:590:590))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:123\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (282:282:282))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:123\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (299:299:299) (348:348:348))
        (PORT datac (313:313:313) (372:372:372))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:123\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:126\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datad (212:212:212) (261:261:261))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:126\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (685:685:685) (761:761:761))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (212:212:212) (261:261:261))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:126\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:125\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (401:401:401))
        (PORT datab (138:138:138) (187:187:187))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:125\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (402:402:402))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (159:159:159) (191:191:191))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:125\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:124\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (381:381:381) (454:454:454))
        (PORT datad (192:192:192) (239:239:239))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:124\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (383:383:383) (456:456:456))
        (PORT datac (352:352:352) (421:421:421))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:124\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (611:611:611))
        (PORT datab (344:344:344) (411:411:411))
        (PORT datac (358:358:358) (430:430:430))
        (PORT datad (370:370:370) (440:440:440))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:120\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (289:289:289))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:120\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (392:392:392))
        (PORT datab (105:105:105) (133:133:133))
        (PORT datac (142:142:142) (183:183:183))
        (PORT datad (298:298:298) (356:356:356))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:120\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1159:1159:1159))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:119\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (276:276:276))
        (PORT datab (214:214:214) (275:275:275))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:119\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (258:258:258))
        (PORT datab (212:212:212) (274:274:274))
        (PORT datac (162:162:162) (192:192:192))
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:119\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1159:1159:1159))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:122\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (287:287:287))
        (PORT datab (159:159:159) (208:208:208))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:122\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (159:159:159) (209:209:209))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:122\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:121\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datab (500:500:500) (585:585:585))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:121\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (330:330:330))
        (PORT datab (501:501:501) (586:586:586))
        (PORT datac (358:358:358) (428:428:428))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:121\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1159:1159:1159))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (200:200:200) (253:253:253))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:104\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datad (471:471:471) (552:552:552))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:104\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (653:653:653))
        (PORT datab (201:201:201) (255:255:255))
        (PORT datac (162:162:162) (190:190:190))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:104\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:105\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (269:269:269))
        (PORT datab (502:502:502) (593:593:593))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:105\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (503:503:503) (595:595:595))
        (PORT datac (191:191:191) (243:243:243))
        (PORT datad (190:190:190) (235:235:235))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:105\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:103\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datab (387:387:387) (458:458:458))
        (PORT datad (192:192:192) (239:239:239))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:103\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (472:472:472))
        (PORT datab (375:375:375) (450:450:450))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (193:193:193) (239:239:239))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:103\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:106\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (480:480:480) (567:567:567))
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:106\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (236:236:236))
        (PORT datab (485:485:485) (572:572:572))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:106\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (281:281:281))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (205:205:205) (261:261:261))
        (PORT datad (117:117:117) (152:152:152))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:110\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (295:295:295))
        (PORT datab (331:331:331) (407:407:407))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:110\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (296:296:296))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (120:120:120) (161:161:161))
        (PORT datad (284:284:284) (328:328:328))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:110\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:108\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:108\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datab (150:150:150) (199:199:199))
        (PORT datac (338:338:338) (397:397:397))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:108\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:107\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (496:496:496) (586:586:586))
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:107\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (495:495:495) (586:586:586))
        (PORT datac (122:122:122) (164:164:164))
        (PORT datad (514:514:514) (602:602:602))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:107\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:109\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (870:870:870))
        (PORT datab (146:146:146) (195:195:195))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:109\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (871:871:871))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (186:186:186) (237:237:237))
        (PORT datad (289:289:289) (342:342:342))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:109\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1151:1151:1151))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (544:544:544))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (352:352:352) (423:423:423))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:115\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (934:934:934))
        (PORT datab (145:145:145) (193:193:193))
        (PORT datad (536:536:536) (627:627:627))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:115\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (934:934:934))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (211:211:211) (267:267:267))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:115\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:116\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (840:840:840))
        (PORT datab (214:214:214) (269:269:269))
        (PORT datad (190:190:190) (238:238:238))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:116\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (279:279:279) (323:323:323))
        (PORT datac (682:682:682) (820:820:820))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:116\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:118\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (PORT datab (161:161:161) (216:216:216))
        (PORT datad (421:421:421) (489:489:489))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:118\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (291:291:291))
        (PORT datab (167:167:167) (224:224:224))
        (PORT datac (117:117:117) (160:160:160))
        (PORT datad (94:94:94) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:118\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:117\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (190:190:190))
        (PORT datab (219:219:219) (279:279:279))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:117\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (281:281:281) (330:330:330))
        (PORT datac (567:567:567) (651:651:651))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:117\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (395:395:395))
        (PORT datab (299:299:299) (361:361:361))
        (PORT datac (442:442:442) (520:520:520))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:114\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (874:874:874))
        (PORT datab (336:336:336) (399:399:399))
        (PORT datad (199:199:199) (243:243:243))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:114\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (360:360:360))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1163:1163:1163) (1340:1340:1340))
        (PORT datad (439:439:439) (507:507:507))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:114\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:113\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datad (579:579:579) (682:682:682))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:113\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (346:346:346))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (595:595:595) (702:702:702))
        (PORT datad (122:122:122) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:113\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:112\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (391:391:391))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:112\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (366:366:366))
        (PORT datab (285:285:285) (334:334:334))
        (PORT datac (311:311:311) (367:367:367))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:112\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:111\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datab (206:206:206) (264:264:264))
        (PORT datad (433:433:433) (511:511:511))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:111\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (1001:1001:1001))
        (PORT datab (335:335:335) (402:402:402))
        (PORT datac (319:319:319) (371:371:371))
        (PORT datad (435:435:435) (513:513:513))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:111\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (357:357:357))
        (PORT datab (197:197:197) (252:252:252))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (200:200:200) (250:250:250))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (355:355:355))
        (PORT datab (339:339:339) (392:392:392))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (748:748:748))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (502:502:502) (563:563:563))
        (PORT datad (425:425:425) (476:476:476))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:82\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datad (461:461:461) (539:539:539))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:82\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (568:568:568))
        (PORT datab (271:271:271) (313:313:313))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (460:460:460) (538:538:538))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:82\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:80\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (197:197:197))
        (PORT datab (150:150:150) (202:202:202))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:80\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (215:215:215))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (134:134:134) (179:179:179))
        (PORT datad (198:198:198) (247:247:247))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:80\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:79\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (496:496:496) (582:582:582))
        (PORT datad (205:205:205) (251:251:251))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:79\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (535:535:535))
        (PORT datab (494:494:494) (579:579:579))
        (PORT datac (194:194:194) (243:243:243))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:79\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:81\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (704:704:704))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:81\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (562:562:562))
        (PORT datab (610:610:610) (701:701:701))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (162:162:162) (187:187:187))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:81\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (629:629:629))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datac (367:367:367) (441:441:441))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:74\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (270:270:270))
        (PORT datab (1422:1422:1422) (1648:1648:1648))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:74\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (232:232:232))
        (PORT datab (1420:1420:1420) (1645:1645:1645))
        (PORT datac (116:116:116) (158:158:158))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:74\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:73\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (285:285:285))
        (PORT datab (156:156:156) (211:211:211))
        (PORT datad (192:192:192) (240:240:240))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:73\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (208:208:208) (268:268:268))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (143:143:143) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:73\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1101:1101:1101))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:71\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (775:775:775))
        (PORT datab (748:748:748) (869:869:869))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:71\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (780:780:780))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (303:303:303) (347:347:347))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:71\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1106:1106:1106))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:72\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (151:151:151) (202:202:202))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:72\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (361:361:361))
        (PORT datab (443:443:443) (522:522:522))
        (PORT datac (141:141:141) (184:184:184))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:72\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1101:1101:1101))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (429:429:429))
        (PORT datab (212:212:212) (267:267:267))
        (PORT datac (346:346:346) (409:409:409))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:78\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (379:379:379))
        (PORT datab (150:150:150) (204:204:204))
        (PORT datad (325:325:325) (372:372:372))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:78\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (352:352:352))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (134:134:134) (182:182:182))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:78\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1128:1128:1128))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:75\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (197:197:197))
        (PORT datab (150:150:150) (203:203:203))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:75\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (178:178:178) (214:214:214))
        (PORT datac (138:138:138) (188:188:188))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:75\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:77\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (268:268:268))
        (PORT datab (560:560:560) (655:655:655))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:77\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (382:382:382))
        (PORT datab (558:558:558) (653:653:653))
        (PORT datac (162:162:162) (194:194:194))
        (PORT datad (122:122:122) (163:163:163))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:77\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:76\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (433:433:433))
        (PORT datab (903:903:903) (1053:1053:1053))
        (PORT datad (199:199:199) (242:242:242))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:76\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (904:904:904) (1053:1053:1053))
        (PORT datac (194:194:194) (243:243:243))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:76\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (370:370:370) (449:449:449))
        (PORT datac (114:114:114) (156:156:156))
        (PORT datad (366:366:366) (436:436:436))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:86\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (219:219:219))
        (PORT datab (755:755:755) (867:867:867))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:86\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (334:334:334) (400:400:400))
        (PORT datac (143:143:143) (192:192:192))
        (PORT datad (303:303:303) (362:362:362))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:86\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:85\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datab (370:370:370) (449:449:449))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:85\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (576:576:576))
        (PORT datab (205:205:205) (262:262:262))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:85\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:83\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (267:267:267))
        (PORT datab (648:648:648) (751:751:751))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:83\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (379:379:379))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (192:192:192) (239:239:239))
        (PORT datad (315:315:315) (372:372:372))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:83\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:84\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (678:678:678))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datad (199:199:199) (243:243:243))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:84\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (377:377:377))
        (PORT datab (176:176:176) (211:211:211))
        (PORT datac (542:542:542) (651:651:651))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:84\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (422:422:422))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (351:351:351) (425:425:425))
        (PORT datad (199:199:199) (249:249:249))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (692:692:692))
        (PORT datab (351:351:351) (413:413:413))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (173:173:173) (210:210:210))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (468:468:468) (521:521:521))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (395:395:395))
        (PORT datab (326:326:326) (397:397:397))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (266:266:266))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (311:311:311) (375:375:375))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1107:1107:1107))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (482:482:482))
        (PORT datab (134:134:134) (185:185:185))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (485:485:485))
        (PORT datab (488:488:488) (577:577:577))
        (PORT datac (92:92:92) (113:113:113))
        (PORT datad (740:740:740) (846:846:846))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (290:290:290))
        (PORT datab (143:143:143) (190:190:190))
        (PORT datad (135:135:135) (172:172:172))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (148:148:148) (196:196:196))
        (PORT datac (337:337:337) (395:395:395))
        (PORT datad (190:190:190) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (626:626:626))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (320:320:320) (377:377:377))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (343:343:343))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (122:122:122) (168:168:168))
        (PORT datad (723:723:723) (846:846:846))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (440:440:440))
        (PORT datab (304:304:304) (371:371:371))
        (PORT datac (628:628:628) (725:725:725))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (239:239:239) (299:299:299))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (258:258:258))
        (PORT datab (240:240:240) (300:300:300))
        (PORT datac (124:124:124) (167:167:167))
        (PORT datad (163:163:163) (189:189:189))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (391:391:391))
        (PORT datab (991:991:991) (1132:1132:1132))
        (PORT datad (200:200:200) (243:243:243))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (214:214:214))
        (PORT datab (990:990:990) (1131:1131:1131))
        (PORT datac (188:188:188) (235:235:235))
        (PORT datad (409:409:409) (470:470:470))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (165:165:165) (219:219:219))
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (215:215:215))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (146:146:146) (197:197:197))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (285:285:285))
        (PORT datab (136:136:136) (185:185:185))
        (PORT datad (188:188:188) (237:237:237))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1120:1120:1120))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (261:261:261))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (199:199:199) (253:253:253))
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (197:197:197))
        (PORT datab (155:155:155) (209:209:209))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (268:268:268))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datac (187:187:187) (235:235:235))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (225:225:225))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datad (417:417:417) (488:488:488))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (229:229:229))
        (PORT datab (130:130:130) (180:180:180))
        (PORT datac (320:320:320) (376:376:376))
        (PORT datad (396:396:396) (437:437:437))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (275:275:275))
        (PORT datab (135:135:135) (183:183:183))
        (PORT datad (139:139:139) (184:184:184))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (222:222:222) (279:279:279))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (306:306:306) (365:365:365))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (464:464:464))
        (PORT datab (459:459:459) (528:528:528))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (321:321:321))
        (PORT datab (387:387:387) (469:469:469))
        (PORT datac (199:199:199) (243:243:243))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (271:271:271))
        (PORT datab (198:198:198) (255:255:255))
        (PORT datac (465:465:465) (542:542:542))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (492:492:492))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (463:463:463))
        (PORT datab (366:366:366) (442:442:442))
        (PORT datac (399:399:399) (472:472:472))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (1085:1085:1085))
        (PORT datab (212:212:212) (267:267:267))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (309:309:309))
        (PORT datab (381:381:381) (458:458:458))
        (PORT datac (310:310:310) (350:350:350))
        (PORT datad (304:304:304) (359:359:359))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1115:1115:1115))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (224:224:224) (284:284:284))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (234:234:234))
        (PORT datab (221:221:221) (280:280:280))
        (PORT datac (116:116:116) (158:158:158))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (345:345:345) (420:420:420))
        (PORT datad (208:208:208) (256:256:256))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (350:350:350))
        (PORT datab (223:223:223) (282:282:282))
        (PORT datac (746:746:746) (863:863:863))
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1115:1115:1115))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (727:727:727))
        (PORT datab (460:460:460) (546:546:546))
        (PORT datac (604:604:604) (708:708:708))
        (PORT datad (451:451:451) (528:528:528))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (456:456:456) (518:518:518))
        (PORT datac (489:489:489) (557:557:557))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (141:141:141) (190:190:190))
        (PORT datad (138:138:138) (177:177:177))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (233:233:233))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datac (213:213:213) (265:265:265))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1100:1100:1100))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (197:197:197))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (241:241:241))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (203:203:203) (255:255:255))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1107:1107:1107))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (270:270:270))
        (PORT datab (321:321:321) (387:387:387))
        (PORT datad (720:720:720) (832:832:832))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (735:735:735) (855:855:855))
        (PORT datac (188:188:188) (234:234:234))
        (PORT datad (300:300:300) (360:360:360))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (189:189:189))
        (PORT datab (205:205:205) (265:265:265))
        (PORT datad (362:362:362) (430:430:430))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (456:456:456))
        (PORT datab (362:362:362) (438:438:438))
        (PORT datac (167:167:167) (194:194:194))
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1115:1115:1115))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (438:438:438))
        (PORT datab (193:193:193) (248:248:248))
        (PORT datac (357:357:357) (418:418:418))
        (PORT datad (343:343:343) (412:412:412))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (205:205:205))
        (PORT datab (143:143:143) (190:190:190))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (176:176:176) (213:213:213))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (125:125:125) (162:162:162))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (152:152:152) (205:205:205))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (280:280:280))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (192:192:192) (244:244:244))
        (PORT datad (92:92:92) (108:108:108))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (197:197:197))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (373:373:373) (447:447:447))
        (PORT datac (194:194:194) (243:243:243))
        (PORT datad (206:206:206) (253:253:253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (420:420:420))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (424:424:424))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (159:159:159) (189:189:189))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (555:555:555))
        (PORT datab (463:463:463) (544:544:544))
        (PORT datac (115:115:115) (156:156:156))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (276:276:276))
        (PORT datab (760:760:760) (877:877:877))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (383:383:383))
        (PORT datab (285:285:285) (328:328:328))
        (PORT datac (188:188:188) (234:234:234))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1115:1115:1115))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (270:270:270))
        (PORT datab (211:211:211) (268:268:268))
        (PORT datad (203:203:203) (255:255:255))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (264:264:264))
        (PORT datab (770:770:770) (880:880:880))
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (232:232:232) (295:295:295))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (306:306:306) (370:370:370))
        (PORT datad (160:160:160) (185:185:185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (470:470:470))
        (PORT datab (143:143:143) (190:190:190))
        (PORT datad (438:438:438) (505:505:505))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (217:217:217))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (368:368:368) (445:445:445))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (449:449:449))
        (PORT datab (373:373:373) (453:453:453))
        (PORT datac (200:200:200) (253:253:253))
        (PORT datad (346:346:346) (409:409:409))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (269:269:269))
        (PORT datab (224:224:224) (283:283:283))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (279:279:279))
        (PORT datab (221:221:221) (280:280:280))
        (PORT datac (124:124:124) (166:166:166))
        (PORT datad (162:162:162) (189:189:189))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1128:1128:1128))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (387:387:387))
        (PORT datab (462:462:462) (547:547:547))
        (PORT datad (295:295:295) (352:352:352))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (496:496:496))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (624:624:624) (726:726:726))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1115:1115:1115))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (299:299:299))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (190:190:190) (238:238:238))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (334:334:334))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (218:218:218) (274:274:274))
        (PORT datad (297:297:297) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (476:476:476))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datad (192:192:192) (239:239:239))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (450:450:450))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (388:388:388) (453:453:453))
        (PORT datad (266:266:266) (303:303:303))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1128:1128:1128))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (258:258:258))
        (PORT datab (531:531:531) (632:632:632))
        (PORT datac (627:627:627) (728:728:728))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (217:217:217))
        (PORT datab (483:483:483) (556:556:556))
        (PORT datac (271:271:271) (315:315:315))
        (PORT datad (330:330:330) (380:380:380))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (196:196:196))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (152:152:152) (193:193:193))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (264:264:264))
        (PORT datab (206:206:206) (263:263:263))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (154:154:154) (196:196:196))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (268:268:268))
        (PORT datab (531:531:531) (626:626:626))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (205:205:205) (264:264:264))
        (PORT datac (650:650:650) (756:756:756))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (478:478:478))
        (PORT datab (387:387:387) (457:457:457))
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (375:375:375) (454:454:454))
        (PORT datad (310:310:310) (368:368:368))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (197:197:197))
        (PORT datab (159:159:159) (209:209:209))
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (216:216:216))
        (PORT datab (160:160:160) (210:210:210))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (199:199:199) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (445:445:445))
        (PORT datab (386:386:386) (464:464:464))
        (PORT datac (370:370:370) (447:447:447))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (851:851:851))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (853:853:853))
        (PORT datab (307:307:307) (356:356:356))
        (PORT datac (189:189:189) (239:239:239))
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (292:292:292))
        (PORT datab (611:611:611) (712:712:712))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (291:291:291))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (195:195:195) (242:242:242))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (281:281:281))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (220:220:220))
        (PORT datab (325:325:325) (394:394:394))
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (476:476:476))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (476:476:476))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (260:260:260) (291:291:291))
        (PORT datad (188:188:188) (235:235:235))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (473:473:473) (566:566:566))
        (PORT datac (489:489:489) (565:565:565))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (424:424:424))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (422:422:422))
        (PORT datab (361:361:361) (430:430:430))
        (PORT datac (293:293:293) (345:345:345))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1106:1106:1106))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (PORT datab (511:511:511) (614:614:614))
        (PORT datad (739:739:739) (838:838:838))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (752:752:752) (862:862:862))
        (PORT datac (192:192:192) (241:241:241))
        (PORT datad (364:364:364) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1106:1106:1106))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (411:411:411))
        (PORT datab (137:137:137) (186:186:186))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (190:190:190))
        (PORT datab (156:156:156) (205:205:205))
        (PORT datac (649:649:649) (740:740:740))
        (PORT datad (161:161:161) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:70\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datab (679:679:679) (795:795:795))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:70\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (436:436:436))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (545:545:545) (637:637:637))
        (PORT datad (294:294:294) (348:348:348))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:70\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1106:1106:1106))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (183:183:183))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (360:360:360) (440:440:440))
        (PORT datad (117:117:117) (152:152:152))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (191:191:191))
        (PORT datab (136:136:136) (185:185:185))
        (PORT datad (731:731:731) (848:848:848))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (405:405:405))
        (PORT datab (177:177:177) (213:213:213))
        (PORT datac (766:766:766) (887:887:887))
        (PORT datad (517:517:517) (602:602:602))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (267:267:267))
        (PORT datab (218:218:218) (271:271:271))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (280:280:280))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (587:587:587) (691:691:691))
        (PORT datad (292:292:292) (328:328:328))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (410:410:410))
        (PORT datab (666:666:666) (780:780:780))
        (PORT datad (194:194:194) (240:240:240))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (413:413:413))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (175:175:175) (210:210:210))
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (651:651:651))
        (PORT datab (570:570:570) (672:672:672))
        (PORT datad (545:545:545) (634:634:634))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (274:274:274))
        (PORT datab (410:410:410) (495:495:495))
        (PORT datac (92:92:92) (113:113:113))
        (PORT datad (456:456:456) (530:530:530))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1113:1113:1113))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (414:414:414))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (340:340:340) (396:396:396))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (175:175:175) (208:208:208))
        (PORT datad (333:333:333) (381:381:381))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (629:629:629))
        (PORT datab (137:137:137) (186:186:186))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (360:360:360))
        (PORT datab (539:539:539) (639:639:639))
        (PORT datac (187:187:187) (234:234:234))
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (491:491:491))
        (PORT datab (206:206:206) (265:265:265))
        (PORT datad (199:199:199) (244:244:244))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (495:495:495))
        (PORT datab (175:175:175) (210:210:210))
        (PORT datac (464:464:464) (543:543:543))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (448:448:448))
        (PORT datab (316:316:316) (389:389:389))
        (PORT datad (628:628:628) (730:730:730))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (359:359:359))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (196:196:196) (245:245:245))
        (PORT datad (355:355:355) (422:422:422))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (270:270:270))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datad (201:201:201) (253:253:253))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (352:352:352) (423:423:423))
        (PORT datac (159:159:159) (189:189:189))
        (PORT datad (201:201:201) (253:253:253))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (187:187:187) (238:238:238))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (224:224:224))
        (PORT datab (212:212:212) (268:268:268))
        (PORT datad (414:414:414) (482:482:482))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (225:225:225))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (192:192:192) (237:237:237))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (280:280:280))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (266:266:266))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (161:161:161) (187:187:187))
        (PORT datad (141:141:141) (177:177:177))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (PORT datab (580:580:580) (703:703:703))
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (373:373:373) (447:447:447))
        (PORT datac (545:545:545) (648:648:648))
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (437:437:437))
        (PORT datab (208:208:208) (268:268:268))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (234:234:234))
        (PORT datab (130:130:130) (180:180:180))
        (PORT datac (342:342:342) (408:408:408))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (554:554:554))
        (PORT datab (129:129:129) (178:178:178))
        (PORT datac (116:116:116) (156:156:156))
        (PORT datad (199:199:199) (248:248:248))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (203:203:203) (254:254:254))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (259:259:259))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (302:302:302) (364:364:364))
        (PORT datad (190:190:190) (236:236:236))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (280:280:280))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (213:213:213))
        (PORT datab (137:137:137) (186:186:186))
        (PORT datac (141:141:141) (182:182:182))
        (PORT datad (199:199:199) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (276:276:276))
        (PORT datab (158:158:158) (211:211:211))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (184:184:184))
        (PORT datab (156:156:156) (209:209:209))
        (PORT datac (192:192:192) (241:241:241))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (886:886:886))
        (PORT datab (207:207:207) (264:264:264))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (657:657:657) (770:770:770))
        (PORT datac (592:592:592) (679:679:679))
        (PORT datad (297:297:297) (357:357:357))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (277:277:277))
        (PORT datab (360:360:360) (436:436:436))
        (PORT datac (118:118:118) (158:158:158))
        (PORT datad (117:117:117) (152:152:152))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (743:743:743))
        (PORT datab (160:160:160) (214:214:214))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (157:157:157) (210:210:210))
        (PORT datac (191:191:191) (238:238:238))
        (PORT datad (430:430:430) (499:499:499))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1107:1107:1107))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (883:883:883))
        (PORT datab (138:138:138) (187:187:187))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (185:185:185))
        (PORT datab (651:651:651) (757:757:757))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (804:804:804))
        (PORT datab (143:143:143) (193:193:193))
        (PORT datad (358:358:358) (426:426:426))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (803:803:803))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (121:121:121) (166:166:166))
        (PORT datad (160:160:160) (186:186:186))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (377:377:377))
        (PORT datab (647:647:647) (747:747:747))
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (288:288:288))
        (PORT datab (648:648:648) (747:747:747))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (323:323:323) (388:388:388))
        (PORT datac (293:293:293) (347:347:347))
        (PORT datad (187:187:187) (233:233:233))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (586:586:586))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datac (567:567:567) (640:640:640))
        (PORT datad (491:491:491) (560:560:560))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (133:133:133))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (596:596:596) (690:690:690))
        (PORT datad (329:329:329) (377:377:377))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (150:150:150) (207:207:207))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (216:216:216))
        (PORT datab (149:149:149) (205:205:205))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (486:486:486))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (316:316:316))
        (PORT datab (323:323:323) (394:394:394))
        (PORT datac (365:365:365) (461:461:461))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (402:402:402))
        (PORT datab (458:458:458) (530:530:530))
        (PORT datad (351:351:351) (418:418:418))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (257:257:257))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (208:208:208) (263:263:263))
        (PORT datad (296:296:296) (350:350:350))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (657:657:657))
        (PORT datab (474:474:474) (554:554:554))
        (PORT datad (456:456:456) (538:538:538))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (370:370:370))
        (PORT datab (435:435:435) (516:516:516))
        (PORT datac (500:500:500) (635:635:635))
        (PORT datad (93:93:93) (109:109:109))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (285:285:285))
        (PORT datab (510:510:510) (602:602:602))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (138:138:138))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (499:499:499) (583:583:583))
        (PORT datad (299:299:299) (363:363:363))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (261:261:261))
        (PORT datab (216:216:216) (272:272:272))
        (PORT datac (297:297:297) (355:355:355))
        (PORT datad (359:359:359) (427:427:427))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (655:655:655))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (657:657:657))
        (PORT datab (283:283:283) (330:330:330))
        (PORT datac (122:122:122) (167:167:167))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (135:135:135) (183:183:183))
        (PORT datad (349:349:349) (432:432:432))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (462:462:462))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (185:185:185))
        (PORT datab (107:107:107) (136:136:136))
        (PORT datac (200:200:200) (254:254:254))
        (PORT datad (197:197:197) (247:247:247))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (521:521:521))
        (PORT datab (599:599:599) (674:674:674))
        (PORT datad (158:158:158) (184:184:184))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1123:1123:1123))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1097:1097:1097) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|cascade_drop\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (400:400:400))
        (PORT datab (503:503:503) (592:592:592))
        (PORT datad (131:131:131) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|cascade_drop\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datac (803:803:803) (928:928:928))
        (PORT datad (337:337:337) (387:387:387))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim3\|output1a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (483:483:483))
        (PORT datab (368:368:368) (450:450:450))
        (PORT datac (680:680:680) (798:798:798))
        (PORT datad (481:481:481) (551:551:551))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim3\|output1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (432:432:432))
        (PORT datab (208:208:208) (267:267:267))
        (PORT datad (483:483:483) (567:567:567))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (564:564:564))
        (PORT datab (119:119:119) (149:149:149))
        (PORT datad (376:376:376) (450:450:450))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (201:201:201))
        (PORT datab (287:287:287) (334:334:334))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (PORT ena (752:752:752) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (441:441:441))
        (PORT datad (381:381:381) (448:448:448))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (637:637:637) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (208:208:208))
        (PORT datab (358:358:358) (434:434:434))
        (PORT datac (448:448:448) (498:498:498))
        (PORT datad (324:324:324) (371:371:371))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (637:637:637) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (97:97:97) (115:115:115))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (216:216:216))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (470:470:470))
        (PORT datad (127:127:127) (166:166:166))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1106:1106:1106))
        (PORT asdata (458:458:458) (501:501:501))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (PORT ena (704:704:704) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (317:317:317))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1106:1106:1106))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (PORT ena (704:704:704) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (330:330:330))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1106:1106:1106))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (PORT ena (704:704:704) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1106:1106:1106))
        (PORT asdata (448:448:448) (485:485:485))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (PORT ena (704:704:704) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1106:1106:1106))
        (PORT asdata (453:453:453) (488:488:488))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (PORT ena (704:704:704) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (326:326:326))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1106:1106:1106))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (PORT ena (704:704:704) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (PORT ena (752:752:752) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (PORT ena (752:752:752) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (PORT ena (752:752:752) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (PORT ena (752:752:752) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (PORT ena (752:752:752) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (PORT ena (752:752:752) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (774:774:774) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (774:774:774) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1109:1109:1109))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1083:1083:1083) (1091:1091:1091))
        (PORT ena (774:774:774) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (140:140:140) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (553:553:553) (495:495:495))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1120:1120:1120))
        (PORT asdata (535:535:535) (598:598:598))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT asdata (392:392:392) (444:444:444))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT asdata (376:376:376) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT asdata (389:389:389) (439:439:439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT asdata (381:381:381) (434:434:434))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (244:244:244))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (258:258:258))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT asdata (376:376:376) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (256:256:256))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT asdata (484:484:484) (541:541:541))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (255:255:255))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (785:785:785))
        (PORT datab (389:389:389) (470:470:470))
        (PORT datac (535:535:535) (631:631:631))
        (PORT datad (712:712:712) (810:810:810))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (191:191:191))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (636:636:636) (702:702:702))
        (PORT sload (402:402:402) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita7\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (125:125:125) (170:170:170))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (388:388:388) (475:475:475))
        (PORT datac (789:789:789) (898:898:898))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (92:92:92) (113:113:113))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (645:645:645) (707:707:707))
        (PORT sload (402:402:402) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (642:642:642) (710:710:710))
        (PORT sload (402:402:402) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (638:638:638) (704:704:704))
        (PORT sload (402:402:402) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (640:640:640) (706:706:706))
        (PORT sload (402:402:402) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (641:641:641) (708:708:708))
        (PORT sload (402:402:402) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (640:640:640) (707:707:707))
        (PORT sload (402:402:402) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (635:635:635) (701:701:701))
        (PORT sload (402:402:402) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (198:198:198) (246:246:246))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (512:512:512))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (126:126:126) (171:171:171))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (421:421:421) (474:474:474))
        (PORT sload (416:416:416) (455:455:455))
        (PORT ena (634:634:634) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (422:422:422) (474:474:474))
        (PORT sload (416:416:416) (455:455:455))
        (PORT ena (634:634:634) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (423:423:423) (476:476:476))
        (PORT sload (416:416:416) (455:455:455))
        (PORT ena (634:634:634) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (425:425:425) (479:479:479))
        (PORT sload (416:416:416) (455:455:455))
        (PORT ena (634:634:634) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (429:429:429) (481:481:481))
        (PORT sload (416:416:416) (455:455:455))
        (PORT ena (634:634:634) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (430:430:430) (483:483:483))
        (PORT sload (416:416:416) (455:455:455))
        (PORT ena (634:634:634) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (431:431:431) (484:484:484))
        (PORT sload (416:416:416) (455:455:455))
        (PORT ena (634:634:634) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (432:432:432) (485:485:485))
        (PORT sload (416:416:416) (455:455:455))
        (PORT ena (634:634:634) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita8)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (432:432:432) (486:486:486))
        (PORT sload (416:416:416) (455:455:455))
        (PORT ena (634:634:634) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (381:381:381))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (433:433:433) (486:486:486))
        (PORT sload (416:416:416) (455:455:455))
        (PORT ena (634:634:634) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita10)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (433:433:433) (487:487:487))
        (PORT sload (416:416:416) (455:455:455))
        (PORT ena (634:634:634) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (434:434:434) (487:487:487))
        (PORT sload (416:416:416) (455:455:455))
        (PORT ena (634:634:634) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1129:1129:1129))
        (PORT asdata (650:650:650) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1129:1129:1129))
        (PORT asdata (297:297:297) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (679:679:679) (766:766:766))
        (PORT d[1] (577:577:577) (665:665:665))
        (PORT clk (1298:1298:1298) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2358:2358:2358))
        (PORT d[1] (2054:2054:2054) (2350:2350:2350))
        (PORT d[2] (2350:2350:2350) (2729:2729:2729))
        (PORT d[3] (2278:2278:2278) (2596:2596:2596))
        (PORT d[4] (2447:2447:2447) (2744:2744:2744))
        (PORT d[5] (2512:2512:2512) (2813:2813:2813))
        (PORT d[6] (2273:2273:2273) (2595:2595:2595))
        (PORT d[7] (2430:2430:2430) (2772:2772:2772))
        (PORT d[8] (2201:2201:2201) (2543:2543:2543))
        (PORT d[9] (1466:1466:1466) (1658:1658:1658))
        (PORT d[10] (1974:1974:1974) (2257:2257:2257))
        (PORT d[11] (2584:2584:2584) (2897:2897:2897))
        (PORT clk (1296:1296:1296) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2798:2798:2798))
        (PORT clk (1296:1296:1296) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1317:1317:1317))
        (PORT d[0] (2816:2816:2816) (3091:3091:3091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1677:1677:1677))
        (PORT d[1] (1224:1224:1224) (1387:1387:1387))
        (PORT d[2] (788:788:788) (937:937:937))
        (PORT d[3] (1584:1584:1584) (1851:1851:1851))
        (PORT d[4] (1515:1515:1515) (1792:1792:1792))
        (PORT d[5] (1752:1752:1752) (2035:2035:2035))
        (PORT d[6] (2537:2537:2537) (2837:2837:2837))
        (PORT d[7] (1949:1949:1949) (2268:2268:2268))
        (PORT d[8] (1036:1036:1036) (1234:1234:1234))
        (PORT d[9] (1835:1835:1835) (2069:2069:2069))
        (PORT d[10] (1717:1717:1717) (1996:1996:1996))
        (PORT d[11] (2074:2074:2074) (2373:2373:2373))
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (PORT ena (1917:1917:1917) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (PORT d[0] (1917:1917:1917) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (211:211:211))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (214:214:214))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (340:340:340) (404:404:404))
        (PORT d[1] (338:338:338) (398:398:398))
        (PORT clk (1304:1304:1304) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (2166:2166:2166))
        (PORT d[1] (1737:1737:1737) (2001:2001:2001))
        (PORT d[2] (2520:2520:2520) (2909:2909:2909))
        (PORT d[3] (2088:2088:2088) (2389:2389:2389))
        (PORT d[4] (2289:2289:2289) (2585:2585:2585))
        (PORT d[5] (2494:2494:2494) (2773:2773:2773))
        (PORT d[6] (2253:2253:2253) (2575:2575:2575))
        (PORT d[7] (2230:2230:2230) (2537:2537:2537))
        (PORT d[8] (1996:1996:1996) (2307:2307:2307))
        (PORT d[9] (1592:1592:1592) (1794:1794:1794))
        (PORT d[10] (1807:1807:1807) (2065:2065:2065))
        (PORT d[11] (2386:2386:2386) (2675:2675:2675))
        (PORT clk (1302:1302:1302) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2787:2787:2787))
        (PORT clk (1302:1302:1302) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1324:1324:1324))
        (PORT d[0] (2785:2785:2785) (3080:3080:3080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1992:1992:1992))
        (PORT d[1] (1357:1357:1357) (1540:1540:1540))
        (PORT d[2] (749:749:749) (895:895:895))
        (PORT d[3] (1768:1768:1768) (2047:2047:2047))
        (PORT d[4] (2003:2003:2003) (2349:2349:2349))
        (PORT d[5] (1582:1582:1582) (1846:1846:1846))
        (PORT d[6] (2373:2373:2373) (2657:2657:2657))
        (PORT d[7] (2173:2173:2173) (2416:2416:2416))
        (PORT d[8] (880:880:880) (1042:1042:1042))
        (PORT d[9] (1874:1874:1874) (2115:2115:2115))
        (PORT d[10] (1476:1476:1476) (1729:1729:1729))
        (PORT d[11] (2082:2082:2082) (2384:2384:2384))
        (PORT clk (1279:1279:1279) (1307:1307:1307))
        (PORT ena (1617:1617:1617) (1757:1757:1757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1307:1307:1307))
        (PORT d[0] (1617:1617:1617) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (214:214:214))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (244:244:244))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (810:810:810) (959:959:959))
        (PORT d[1] (854:854:854) (970:970:970))
        (PORT clk (1342:1342:1342) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1376:1376:1376))
        (PORT d[1] (1643:1643:1643) (1902:1902:1902))
        (PORT d[2] (1842:1842:1842) (2101:2101:2101))
        (PORT d[3] (1482:1482:1482) (1682:1682:1682))
        (PORT d[4] (1480:1480:1480) (1654:1654:1654))
        (PORT d[5] (1592:1592:1592) (1784:1784:1784))
        (PORT d[6] (1892:1892:1892) (2177:2177:2177))
        (PORT d[7] (1670:1670:1670) (1875:1875:1875))
        (PORT d[8] (1320:1320:1320) (1551:1551:1551))
        (PORT d[9] (1199:1199:1199) (1423:1423:1423))
        (PORT d[10] (1560:1560:1560) (1807:1807:1807))
        (PORT d[11] (1529:1529:1529) (1736:1736:1736))
        (PORT clk (1340:1340:1340) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1503:1503:1503))
        (PORT clk (1340:1340:1340) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1363:1363:1363))
        (PORT d[0] (1658:1658:1658) (1796:1796:1796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1600:1600:1600))
        (PORT d[1] (1642:1642:1642) (1906:1906:1906))
        (PORT d[2] (808:808:808) (924:924:924))
        (PORT d[3] (1345:1345:1345) (1572:1572:1572))
        (PORT d[4] (1134:1134:1134) (1292:1292:1292))
        (PORT d[5] (1325:1325:1325) (1494:1494:1494))
        (PORT d[6] (1759:1759:1759) (1995:1995:1995))
        (PORT d[7] (1298:1298:1298) (1452:1452:1452))
        (PORT d[8] (1684:1684:1684) (1975:1975:1975))
        (PORT d[9] (1138:1138:1138) (1303:1303:1303))
        (PORT d[10] (1466:1466:1466) (1720:1720:1720))
        (PORT d[11] (1311:1311:1311) (1480:1480:1480))
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (PORT ena (2715:2715:2715) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (PORT d[0] (2715:2715:2715) (3064:3064:3064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (313:313:313) (359:359:359))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2071:2071:2071) (2363:2363:2363))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1130:1130:1130))
        (PORT asdata (294:294:294) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (371:371:371) (438:438:438))
        (PORT d[1] (678:678:678) (774:774:774))
        (PORT clk (1298:1298:1298) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2355:2355:2355))
        (PORT d[1] (1880:1880:1880) (2152:2152:2152))
        (PORT d[2] (2162:2162:2162) (2517:2517:2517))
        (PORT d[3] (2112:2112:2112) (2416:2416:2416))
        (PORT d[4] (2285:2285:2285) (2564:2564:2564))
        (PORT d[5] (2351:2351:2351) (2633:2633:2633))
        (PORT d[6] (2277:2277:2277) (2595:2595:2595))
        (PORT d[7] (2218:2218:2218) (2518:2518:2518))
        (PORT d[8] (2021:2021:2021) (2340:2340:2340))
        (PORT d[9] (1179:1179:1179) (1395:1395:1395))
        (PORT d[10] (1806:1806:1806) (2057:2057:2057))
        (PORT d[11] (2397:2397:2397) (2680:2680:2680))
        (PORT clk (1296:1296:1296) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2610:2610:2610))
        (PORT clk (1296:1296:1296) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1317:1317:1317))
        (PORT d[0] (2637:2637:2637) (2903:2903:2903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1867:1867:1867))
        (PORT d[1] (1343:1343:1343) (1529:1529:1529))
        (PORT d[2] (777:777:777) (931:931:931))
        (PORT d[3] (1754:1754:1754) (2043:2043:2043))
        (PORT d[4] (1992:1992:1992) (2330:2330:2330))
        (PORT d[5] (1799:1799:1799) (2088:2088:2088))
        (PORT d[6] (2382:2382:2382) (2664:2664:2664))
        (PORT d[7] (2103:2103:2103) (2428:2428:2428))
        (PORT d[8] (998:998:998) (1163:1163:1163))
        (PORT d[9] (2022:2022:2022) (2269:2269:2269))
        (PORT d[10] (1338:1338:1338) (1580:1580:1580))
        (PORT d[11] (2095:2095:2095) (2402:2402:2402))
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (PORT ena (1751:1751:1751) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (PORT d[0] (1751:1751:1751) (1919:1919:1919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2391:2391:2391) (2747:2747:2747))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1966:1966:1966) (2227:2227:2227))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (381:381:381) (443:443:443))
        (PORT d[1] (394:394:394) (463:463:463))
        (PORT clk (1344:1344:1344) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1752:1752:1752))
        (PORT d[1] (1523:1523:1523) (1765:1765:1765))
        (PORT d[2] (2176:2176:2176) (2537:2537:2537))
        (PORT d[3] (1855:1855:1855) (2123:2123:2123))
        (PORT d[4] (1881:1881:1881) (2120:2120:2120))
        (PORT d[5] (2146:2146:2146) (2409:2409:2409))
        (PORT d[6] (1709:1709:1709) (1973:1973:1973))
        (PORT d[7] (1846:1846:1846) (2113:2113:2113))
        (PORT d[8] (1315:1315:1315) (1554:1554:1554))
        (PORT d[9] (1406:1406:1406) (1630:1630:1630))
        (PORT d[10] (1442:1442:1442) (1667:1667:1667))
        (PORT d[11] (2043:2043:2043) (2298:2298:2298))
        (PORT clk (1342:1342:1342) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2311:2311:2311))
        (PORT clk (1342:1342:1342) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1365:1365:1365))
        (PORT d[0] (2372:2372:2372) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (2047:2047:2047))
        (PORT d[1] (1611:1611:1611) (1870:1870:1870))
        (PORT d[2] (962:962:962) (1142:1142:1142))
        (PORT d[3] (1938:1938:1938) (2281:2281:2281))
        (PORT d[4] (1764:1764:1764) (2060:2060:2060))
        (PORT d[5] (1770:1770:1770) (2035:2035:2035))
        (PORT d[6] (1943:1943:1943) (2178:2178:2178))
        (PORT d[7] (1711:1711:1711) (1912:1912:1912))
        (PORT d[8] (1068:1068:1068) (1277:1277:1277))
        (PORT d[9] (1559:1559:1559) (1756:1756:1756))
        (PORT d[10] (1317:1317:1317) (1539:1539:1539))
        (PORT d[11] (1711:1711:1711) (1952:1952:1952))
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (PORT ena (1976:1976:1976) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (PORT d[0] (1976:1976:1976) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2114:2114:2114) (2393:2393:2393))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1991:1991:1991) (2287:2287:2287))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (377:377:377) (436:436:436))
        (PORT d[1] (396:396:396) (463:463:463))
        (PORT clk (1322:1322:1322) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1595:1595:1595))
        (PORT d[1] (1489:1489:1489) (1721:1721:1721))
        (PORT d[2] (1785:1785:1785) (2089:2089:2089))
        (PORT d[3] (1678:1678:1678) (1908:1908:1908))
        (PORT d[4] (1671:1671:1671) (1874:1874:1874))
        (PORT d[5] (1794:1794:1794) (2027:2027:2027))
        (PORT d[6] (2087:2087:2087) (2399:2399:2399))
        (PORT d[7] (1855:1855:1855) (2074:2074:2074))
        (PORT d[8] (1473:1473:1473) (1729:1729:1729))
        (PORT d[9] (1191:1191:1191) (1395:1395:1395))
        (PORT d[10] (1754:1754:1754) (2031:2031:2031))
        (PORT d[11] (1717:1717:1717) (1939:1939:1939))
        (PORT clk (1320:1320:1320) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1206:1206:1206) (1336:1336:1336))
        (PORT clk (1320:1320:1320) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1342:1342:1342))
        (PORT d[0] (1487:1487:1487) (1631:1631:1631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1617:1617:1617))
        (PORT d[1] (1636:1636:1636) (1904:1904:1904))
        (PORT d[2] (1455:1455:1455) (1665:1665:1665))
        (PORT d[3] (1484:1484:1484) (1720:1720:1720))
        (PORT d[4] (1235:1235:1235) (1396:1396:1396))
        (PORT d[5] (1323:1323:1323) (1521:1521:1521))
        (PORT d[6] (805:805:805) (917:917:917))
        (PORT d[7] (1685:1685:1685) (1887:1887:1887))
        (PORT d[8] (1866:1866:1866) (2182:2182:2182))
        (PORT d[9] (1168:1168:1168) (1331:1331:1331))
        (PORT d[10] (1461:1461:1461) (1694:1694:1694))
        (PORT d[11] (825:825:825) (945:945:945))
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT ena (2198:2198:2198) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT d[0] (2198:2198:2198) (2473:2473:2473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2129:2129:2129) (2414:2414:2414))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1158:1158:1158))
        (PORT asdata (2335:2335:2335) (2651:2651:2651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (960:960:960) (1077:1077:1077))
        (PORT d[1] (392:392:392) (469:469:469))
        (PORT clk (1338:1338:1338) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1375:1375:1375))
        (PORT d[1] (1495:1495:1495) (1732:1732:1732))
        (PORT d[2] (1721:1721:1721) (1991:1991:1991))
        (PORT d[3] (1472:1472:1472) (1674:1674:1674))
        (PORT d[4] (1481:1481:1481) (1666:1666:1666))
        (PORT d[5] (1758:1758:1758) (1970:1970:1970))
        (PORT d[6] (1657:1657:1657) (1909:1909:1909))
        (PORT d[7] (1826:1826:1826) (2065:2065:2065))
        (PORT d[8] (1293:1293:1293) (1522:1522:1522))
        (PORT d[9] (1006:1006:1006) (1201:1201:1201))
        (PORT d[10] (1873:1873:1873) (2157:2157:2157))
        (PORT d[11] (1518:1518:1518) (1723:1723:1723))
        (PORT clk (1336:1336:1336) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1528:1528:1528))
        (PORT clk (1336:1336:1336) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1359:1359:1359))
        (PORT d[0] (1671:1671:1671) (1821:1821:1821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1417:1417:1417))
        (PORT d[1] (1451:1451:1451) (1690:1690:1690))
        (PORT d[2] (1271:1271:1271) (1459:1459:1459))
        (PORT d[3] (1318:1318:1318) (1529:1529:1529))
        (PORT d[4] (1131:1131:1131) (1293:1293:1293))
        (PORT d[5] (1315:1315:1315) (1489:1489:1489))
        (PORT d[6] (1747:1747:1747) (1976:1976:1976))
        (PORT d[7] (1494:1494:1494) (1666:1666:1666))
        (PORT d[8] (1679:1679:1679) (1960:1960:1960))
        (PORT d[9] (1149:1149:1149) (1323:1323:1323))
        (PORT d[10] (1269:1269:1269) (1491:1491:1491))
        (PORT d[11] (1013:1013:1013) (1148:1148:1148))
        (PORT clk (1313:1313:1313) (1341:1341:1341))
        (PORT ena (2554:2554:2554) (2894:2894:2894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1341:1341:1341))
        (PORT d[0] (2554:2554:2554) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1158:1158:1158))
        (PORT asdata (2373:2373:2373) (2678:2678:2678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1158:1158:1158))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2378:2378:2378) (2712:2712:2712))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (401:401:401) (471:471:471))
        (PORT d[1] (540:540:540) (616:616:616))
        (PORT clk (1341:1341:1341) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1361:1361:1361))
        (PORT d[1] (1506:1506:1506) (1740:1740:1740))
        (PORT d[2] (1574:1574:1574) (1817:1817:1817))
        (PORT d[3] (1609:1609:1609) (1823:1823:1823))
        (PORT d[4] (1456:1456:1456) (1632:1632:1632))
        (PORT d[5] (1439:1439:1439) (1628:1628:1628))
        (PORT d[6] (1881:1881:1881) (2176:2176:2176))
        (PORT d[7] (1646:1646:1646) (1853:1853:1853))
        (PORT d[8] (1195:1195:1195) (1428:1428:1428))
        (PORT d[9] (1005:1005:1005) (1199:1199:1199))
        (PORT d[10] (1549:1549:1549) (1806:1806:1806))
        (PORT d[11] (1495:1495:1495) (1689:1689:1689))
        (PORT clk (1339:1339:1339) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1710:1710:1710))
        (PORT clk (1339:1339:1339) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1361:1361:1361))
        (PORT d[0] (1823:1823:1823) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1411:1411:1411))
        (PORT d[1] (1630:1630:1630) (1894:1894:1894))
        (PORT d[2] (1261:1261:1261) (1441:1441:1441))
        (PORT d[3] (1156:1156:1156) (1348:1348:1348))
        (PORT d[4] (1444:1444:1444) (1697:1697:1697))
        (PORT d[5] (1317:1317:1317) (1490:1490:1490))
        (PORT d[6] (1419:1419:1419) (1603:1603:1603))
        (PORT d[7] (1299:1299:1299) (1453:1453:1453))
        (PORT d[8] (1679:1679:1679) (1959:1959:1959))
        (PORT d[9] (1158:1158:1158) (1330:1330:1330))
        (PORT d[10] (1279:1279:1279) (1504:1504:1504))
        (PORT d[11] (1164:1164:1164) (1313:1313:1313))
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (PORT ena (2554:2554:2554) (2893:2893:2893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (PORT d[0] (2554:2554:2554) (2893:2893:2893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT asdata (2347:2347:2347) (2641:2641:2641))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT asdata (2324:2324:2324) (2625:2625:2625))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (388:388:388) (457:457:457))
        (PORT d[1] (341:341:341) (404:404:404))
        (PORT clk (1317:1317:1317) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1591:1591:1591))
        (PORT d[1] (1803:1803:1803) (2086:2086:2086))
        (PORT d[2] (1785:1785:1785) (2031:2031:2031))
        (PORT d[3] (1821:1821:1821) (2067:2067:2067))
        (PORT d[4] (1685:1685:1685) (1894:1894:1894))
        (PORT d[5] (1760:1760:1760) (1961:1961:1961))
        (PORT d[6] (2088:2088:2088) (2400:2400:2400))
        (PORT d[7] (1856:1856:1856) (2075:2075:2075))
        (PORT d[8] (1502:1502:1502) (1747:1747:1747))
        (PORT d[9] (1367:1367:1367) (1596:1596:1596))
        (PORT d[10] (1737:1737:1737) (1994:1994:1994))
        (PORT d[11] (1718:1718:1718) (1940:1940:1940))
        (PORT clk (1315:1315:1315) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1304:1304:1304))
        (PORT clk (1315:1315:1315) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1336:1336:1336))
        (PORT d[0] (1475:1475:1475) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1588:1588:1588) (1793:1793:1793))
        (PORT d[1] (1296:1296:1296) (1485:1485:1485))
        (PORT d[2] (862:862:862) (978:978:978))
        (PORT d[3] (1473:1473:1473) (1708:1708:1708))
        (PORT d[4] (1256:1256:1256) (1425:1425:1425))
        (PORT d[5] (1143:1143:1143) (1303:1303:1303))
        (PORT d[6] (1937:1937:1937) (2186:2186:2186))
        (PORT d[7] (1694:1694:1694) (1894:1894:1894))
        (PORT d[8] (1867:1867:1867) (2183:2183:2183))
        (PORT d[9] (1191:1191:1191) (1358:1358:1358))
        (PORT d[10] (1659:1659:1659) (1930:1930:1930))
        (PORT d[11] (825:825:825) (944:944:944))
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (PORT ena (1358:1358:1358) (1464:1464:1464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (PORT d[0] (1358:1358:1358) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2176:2176:2176) (2483:2483:2483))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2195:2195:2195) (2497:2497:2497))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (480:480:480) (568:568:568))
        (PORT d[1] (529:529:529) (611:611:611))
        (PORT clk (1347:1347:1347) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (1156:1156:1156))
        (PORT d[1] (1689:1689:1689) (1947:1947:1947))
        (PORT d[2] (1554:1554:1554) (1787:1787:1787))
        (PORT d[3] (1427:1427:1427) (1622:1622:1622))
        (PORT d[4] (1461:1461:1461) (1639:1639:1639))
        (PORT d[5] (1440:1440:1440) (1614:1614:1614))
        (PORT d[6] (1880:1880:1880) (2168:2168:2168))
        (PORT d[7] (1648:1648:1648) (1862:1862:1862))
        (PORT d[8] (1339:1339:1339) (1591:1591:1591))
        (PORT d[9] (931:931:931) (1109:1109:1109))
        (PORT d[10] (1701:1701:1701) (1959:1959:1959))
        (PORT d[11] (1486:1486:1486) (1687:1687:1687))
        (PORT clk (1345:1345:1345) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1721:1721:1721))
        (PORT clk (1345:1345:1345) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1369:1369:1369))
        (PORT d[0] (1838:1838:1838) (2014:2014:2014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1388:1388:1388))
        (PORT d[1] (1654:1654:1654) (1916:1916:1916))
        (PORT d[2] (1280:1280:1280) (1462:1462:1462))
        (PORT d[3] (1272:1272:1272) (1476:1476:1476))
        (PORT d[4] (1411:1411:1411) (1654:1654:1654))
        (PORT d[5] (1307:1307:1307) (1475:1475:1475))
        (PORT d[6] (1399:1399:1399) (1590:1590:1590))
        (PORT d[7] (1256:1256:1256) (1417:1417:1417))
        (PORT d[8] (1508:1508:1508) (1775:1775:1775))
        (PORT d[9] (1339:1339:1339) (1532:1532:1532))
        (PORT d[10] (1080:1080:1080) (1280:1280:1280))
        (PORT d[11] (1445:1445:1445) (1656:1656:1656))
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT ena (2385:2385:2385) (2695:2695:2695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT d[0] (2385:2385:2385) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2385:2385:2385) (2718:2718:2718))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT asdata (2527:2527:2527) (2864:2864:2864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1146:1146:1146))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (494:494:494) (563:563:563))
        (PORT d[1] (510:510:510) (595:595:595))
        (PORT clk (1340:1340:1340) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1477:1477:1477))
        (PORT d[1] (1648:1648:1648) (1884:1884:1884))
        (PORT d[2] (2238:2238:2238) (2592:2592:2592))
        (PORT d[3] (1637:1637:1637) (1869:1869:1869))
        (PORT d[4] (1773:1773:1773) (1990:1990:1990))
        (PORT d[5] (1604:1604:1604) (1802:1802:1802))
        (PORT d[6] (1789:1789:1789) (2030:2030:2030))
        (PORT d[7] (1212:1212:1212) (1399:1399:1399))
        (PORT d[8] (1318:1318:1318) (1554:1554:1554))
        (PORT d[9] (1126:1126:1126) (1315:1315:1315))
        (PORT d[10] (1724:1724:1724) (1964:1964:1964))
        (PORT d[11] (2084:2084:2084) (2378:2378:2378))
        (PORT clk (1338:1338:1338) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1921:1921:1921))
        (PORT clk (1338:1338:1338) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1362:1362:1362))
        (PORT d[0] (2007:2007:2007) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1504:1504:1504))
        (PORT d[1] (1849:1849:1849) (2115:2115:2115))
        (PORT d[2] (1728:1728:1728) (1966:1966:1966))
        (PORT d[3] (1594:1594:1594) (1875:1875:1875))
        (PORT d[4] (1154:1154:1154) (1353:1353:1353))
        (PORT d[5] (1892:1892:1892) (2191:2191:2191))
        (PORT d[6] (1444:1444:1444) (1619:1619:1619))
        (PORT d[7] (1692:1692:1692) (1934:1934:1934))
        (PORT d[8] (1037:1037:1037) (1188:1188:1188))
        (PORT d[9] (1428:1428:1428) (1640:1640:1640))
        (PORT d[10] (1448:1448:1448) (1663:1663:1663))
        (PORT d[11] (1541:1541:1541) (1731:1731:1731))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT ena (2331:2331:2331) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (2331:2331:2331) (2611:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2754:2754:2754) (3167:3167:3167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1132:1132:1132))
        (PORT asdata (2154:2154:2154) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1132:1132:1132))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1132:1132:1132))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (374:374:374) (443:443:443))
        (PORT d[1] (382:382:382) (452:452:452))
        (PORT clk (1319:1319:1319) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1477:1477:1477))
        (PORT d[1] (1800:1800:1800) (2060:2060:2060))
        (PORT d[2] (2035:2035:2035) (2366:2366:2366))
        (PORT d[3] (1198:1198:1198) (1367:1367:1367))
        (PORT d[4] (1182:1182:1182) (1330:1330:1330))
        (PORT d[5] (860:860:860) (987:987:987))
        (PORT d[6] (1225:1225:1225) (1400:1400:1400))
        (PORT d[7] (878:878:878) (998:998:998))
        (PORT d[8] (870:870:870) (1009:1009:1009))
        (PORT d[9] (1040:1040:1040) (1224:1224:1224))
        (PORT d[10] (1179:1179:1179) (1345:1345:1345))
        (PORT d[11] (891:891:891) (1018:1018:1018))
        (PORT clk (1317:1317:1317) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1449:1449:1449))
        (PORT clk (1317:1317:1317) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1342:1342:1342))
        (PORT d[0] (1606:1606:1606) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1281:1281:1281))
        (PORT d[1] (1623:1623:1623) (1860:1860:1860))
        (PORT d[2] (1221:1221:1221) (1386:1386:1386))
        (PORT d[3] (1396:1396:1396) (1632:1632:1632))
        (PORT d[4] (1063:1063:1063) (1234:1234:1234))
        (PORT d[5] (1700:1700:1700) (1965:1965:1965))
        (PORT d[6] (856:856:856) (986:986:986))
        (PORT d[7] (996:996:996) (1143:1143:1143))
        (PORT d[8] (1079:1079:1079) (1246:1246:1246))
        (PORT d[9] (851:851:851) (995:995:995))
        (PORT d[10] (882:882:882) (1018:1018:1018))
        (PORT d[11] (877:877:877) (1010:1010:1010))
        (PORT clk (1295:1295:1295) (1324:1324:1324))
        (PORT ena (1487:1487:1487) (1647:1647:1647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1324:1324:1324))
        (PORT d[0] (1487:1487:1487) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2219:2219:2219) (2507:2507:2507))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1148:1148:1148))
        (PORT asdata (2547:2547:2547) (2887:2887:2887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1148:1148:1148))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (385:385:385) (453:453:453))
        (PORT d[1] (383:383:383) (454:454:454))
        (PORT clk (1324:1324:1324) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1269:1269:1269))
        (PORT d[1] (1632:1632:1632) (1867:1867:1867))
        (PORT d[2] (2038:2038:2038) (2372:2372:2372))
        (PORT d[3] (1030:1030:1030) (1181:1181:1181))
        (PORT d[4] (1043:1043:1043) (1176:1176:1176))
        (PORT d[5] (1011:1011:1011) (1150:1150:1150))
        (PORT d[6] (1053:1053:1053) (1200:1200:1200))
        (PORT d[7] (897:897:897) (1018:1018:1018))
        (PORT d[8] (1076:1076:1076) (1253:1253:1253))
        (PORT d[9] (889:889:889) (1040:1040:1040))
        (PORT d[10] (1149:1149:1149) (1320:1320:1320))
        (PORT d[11] (1031:1031:1031) (1171:1171:1171))
        (PORT clk (1322:1322:1322) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (2159:2159:2159))
        (PORT clk (1322:1322:1322) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1345:1345:1345))
        (PORT d[0] (2219:2219:2219) (2452:2452:2452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1176:1176:1176))
        (PORT d[1] (1624:1624:1624) (1861:1861:1861))
        (PORT d[2] (1038:1038:1038) (1193:1193:1193))
        (PORT d[3] (1408:1408:1408) (1654:1654:1654))
        (PORT d[4] (1054:1054:1054) (1226:1226:1226))
        (PORT d[5] (1715:1715:1715) (1985:1985:1985))
        (PORT d[6] (860:860:860) (992:992:992))
        (PORT d[7] (866:866:866) (1012:1012:1012))
        (PORT d[8] (1078:1078:1078) (1246:1246:1246))
        (PORT d[9] (884:884:884) (1040:1040:1040))
        (PORT d[10] (878:878:878) (1028:1028:1028))
        (PORT d[11] (896:896:896) (1029:1029:1029))
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (PORT ena (1504:1504:1504) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (PORT d[0] (1504:1504:1504) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2314:2314:2314) (2620:2620:2620))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1120:1120:1120))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1120:1120:1120))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1120:1120:1120))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1120:1120:1120))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1120:1120:1120))
        (PORT asdata (364:364:364) (409:409:409))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2133:2133:2133) (2414:2414:2414))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (484:484:484) (565:565:565))
        (PORT d[1] (546:546:546) (631:631:631))
        (PORT clk (1311:1311:1311) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (835:835:835) (984:984:984))
        (PORT d[1] (1976:1976:1976) (2276:2276:2276))
        (PORT d[2] (1783:1783:1783) (2029:2029:2029))
        (PORT d[3] (1866:1866:1866) (2124:2124:2124))
        (PORT d[4] (1982:1982:1982) (2233:2233:2233))
        (PORT d[5] (1641:1641:1641) (1842:1842:1842))
        (PORT d[6] (1503:1503:1503) (1738:1738:1738))
        (PORT d[7] (2038:2038:2038) (2281:2281:2281))
        (PORT d[8] (1546:1546:1546) (1824:1824:1824))
        (PORT d[9] (1372:1372:1372) (1598:1598:1598))
        (PORT d[10] (1737:1737:1737) (1994:1994:1994))
        (PORT d[11] (1701:1701:1701) (1926:1926:1926))
        (PORT clk (1309:1309:1309) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1300:1300:1300))
        (PORT clk (1309:1309:1309) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1330:1330:1330))
        (PORT d[0] (1465:1465:1465) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1609:1609:1609))
        (PORT d[1] (1276:1276:1276) (1452:1452:1452))
        (PORT d[2] (1467:1467:1467) (1672:1672:1672))
        (PORT d[3] (1398:1398:1398) (1662:1662:1662))
        (PORT d[4] (1534:1534:1534) (1746:1746:1746))
        (PORT d[5] (1143:1143:1143) (1304:1304:1304))
        (PORT d[6] (813:813:813) (925:925:925))
        (PORT d[7] (1706:1706:1706) (1909:1909:1909))
        (PORT d[8] (1530:1530:1530) (1706:1706:1706))
        (PORT d[9] (1366:1366:1366) (1553:1553:1553))
        (PORT d[10] (1669:1669:1669) (1937:1937:1937))
        (PORT d[11] (802:802:802) (916:916:916))
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT ena (2186:2186:2186) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT d[0] (2186:2186:2186) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT asdata (2520:2520:2520) (2837:2837:2837))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2329:2329:2329) (2632:2632:2632))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (537:537:537) (622:622:622))
        (PORT d[1] (539:539:539) (621:621:621))
        (PORT clk (1337:1337:1337) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1574:1574:1574))
        (PORT d[1] (1498:1498:1498) (1757:1757:1757))
        (PORT d[2] (1595:1595:1595) (1826:1826:1826))
        (PORT d[3] (1648:1648:1648) (1867:1867:1867))
        (PORT d[4] (1648:1648:1648) (1853:1853:1853))
        (PORT d[5] (1632:1632:1632) (1839:1839:1839))
        (PORT d[6] (1893:1893:1893) (2178:2178:2178))
        (PORT d[7] (1832:1832:1832) (2054:2054:2054))
        (PORT d[8] (1482:1482:1482) (1734:1734:1734))
        (PORT d[9] (1197:1197:1197) (1416:1416:1416))
        (PORT d[10] (1747:1747:1747) (2023:2023:2023))
        (PORT d[11] (1693:1693:1693) (1919:1919:1919))
        (PORT clk (1335:1335:1335) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1503:1503:1503))
        (PORT clk (1335:1335:1335) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1360:1360:1360))
        (PORT d[0] (1652:1652:1652) (1796:1796:1796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1411:1411:1411))
        (PORT d[1] (1639:1639:1639) (1911:1911:1911))
        (PORT d[2] (1279:1279:1279) (1466:1466:1466))
        (PORT d[3] (1164:1164:1164) (1361:1361:1361))
        (PORT d[4] (1138:1138:1138) (1302:1302:1302))
        (PORT d[5] (1339:1339:1339) (1509:1509:1509))
        (PORT d[6] (1768:1768:1768) (2003:2003:2003))
        (PORT d[7] (1503:1503:1503) (1676:1676:1676))
        (PORT d[8] (2058:2058:2058) (2399:2399:2399))
        (PORT d[9] (979:979:979) (1112:1112:1112))
        (PORT d[10] (1475:1475:1475) (1728:1728:1728))
        (PORT d[11] (995:995:995) (1132:1132:1132))
        (PORT clk (1312:1312:1312) (1342:1342:1342))
        (PORT ena (2755:2755:2755) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1342:1342:1342))
        (PORT d[0] (2755:2755:2755) (3111:3111:3111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2251:2251:2251) (2535:2535:2535))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2353:2353:2353) (2673:2673:2673))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (384:384:384) (442:442:442))
        (PORT d[1] (392:392:392) (461:461:461))
        (PORT clk (1326:1326:1326) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1581:1581:1581))
        (PORT d[1] (1466:1466:1466) (1697:1697:1697))
        (PORT d[2] (1777:1777:1777) (2038:2038:2038))
        (PORT d[3] (1826:1826:1826) (2063:2063:2063))
        (PORT d[4] (2165:2165:2165) (2439:2439:2439))
        (PORT d[5] (1619:1619:1619) (1825:1825:1825))
        (PORT d[6] (2079:2079:2079) (2396:2396:2396))
        (PORT d[7] (1856:1856:1856) (2087:2087:2087))
        (PORT d[8] (1319:1319:1319) (1556:1556:1556))
        (PORT d[9] (1196:1196:1196) (1412:1412:1412))
        (PORT d[10] (1878:1878:1878) (2159:2159:2159))
        (PORT d[11] (1674:1674:1674) (1889:1889:1889))
        (PORT clk (1324:1324:1324) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1504:1504:1504))
        (PORT clk (1324:1324:1324) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1347:1347:1347))
        (PORT d[0] (1639:1639:1639) (1795:1795:1795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1616:1616:1616))
        (PORT d[1] (1660:1660:1660) (1928:1928:1928))
        (PORT d[2] (1445:1445:1445) (1652:1652:1652))
        (PORT d[3] (1476:1476:1476) (1715:1715:1715))
        (PORT d[4] (980:980:980) (1115:1115:1115))
        (PORT d[5] (937:937:937) (1064:1064:1064))
        (PORT d[6] (1782:1782:1782) (2023:2023:2023))
        (PORT d[7] (1514:1514:1514) (1691:1691:1691))
        (PORT d[8] (1857:1857:1857) (2175:2175:2175))
        (PORT d[9] (1157:1157:1157) (1311:1311:1311))
        (PORT d[10] (1476:1476:1476) (1729:1729:1729))
        (PORT d[11] (1005:1005:1005) (1141:1141:1141))
        (PORT clk (1301:1301:1301) (1329:1329:1329))
        (PORT ena (2738:2738:2738) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1329:1329:1329))
        (PORT d[0] (2738:2738:2738) (3103:3103:3103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2161:2161:2161) (2427:2427:2427))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2190:2190:2190) (2473:2473:2473))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1161:1161:1161))
        (PORT asdata (296:296:296) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1161:1161:1161))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (393:393:393) (461:461:461))
        (PORT d[1] (388:388:388) (457:457:457))
        (PORT clk (1336:1336:1336) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1255:1255:1255) (1475:1475:1475))
        (PORT d[1] (1902:1902:1902) (2176:2176:2176))
        (PORT d[2] (2234:2234:2234) (2587:2587:2587))
        (PORT d[3] (1789:1789:1789) (2038:2038:2038))
        (PORT d[4] (2073:2073:2073) (2347:2347:2347))
        (PORT d[5] (1904:1904:1904) (2145:2145:2145))
        (PORT d[6] (1798:1798:1798) (2048:2048:2048))
        (PORT d[7] (1367:1367:1367) (1572:1572:1572))
        (PORT d[8] (1449:1449:1449) (1696:1696:1696))
        (PORT d[9] (1116:1116:1116) (1309:1309:1309))
        (PORT d[10] (1881:1881:1881) (2128:2128:2128))
        (PORT d[11] (1923:1923:1923) (2205:2205:2205))
        (PORT clk (1334:1334:1334) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (2074:2074:2074))
        (PORT clk (1334:1334:1334) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1358:1358:1358))
        (PORT d[0] (2138:2138:2138) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1504:1504:1504))
        (PORT d[1] (1831:1831:1831) (2092:2092:2092))
        (PORT d[2] (1881:1881:1881) (2137:2137:2137))
        (PORT d[3] (1587:1587:1587) (1854:1854:1854))
        (PORT d[4] (1152:1152:1152) (1334:1334:1334))
        (PORT d[5] (1886:1886:1886) (2186:2186:2186))
        (PORT d[6] (1747:1747:1747) (1950:1950:1950))
        (PORT d[7] (1667:1667:1667) (1907:1907:1907))
        (PORT d[8] (1049:1049:1049) (1208:1208:1208))
        (PORT d[9] (1594:1594:1594) (1825:1825:1825))
        (PORT d[10] (1597:1597:1597) (1828:1828:1828))
        (PORT d[11] (1533:1533:1533) (1738:1738:1738))
        (PORT clk (1311:1311:1311) (1341:1341:1341))
        (PORT ena (2192:2192:2192) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1341:1341:1341))
        (PORT d[0] (2192:2192:2192) (2455:2455:2455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2154:2154:2154) (2439:2439:2439))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2375:2375:2375) (2725:2725:2725))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT asdata (297:297:297) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (385:385:385) (453:453:453))
        (PORT d[1] (394:394:394) (461:461:461))
        (PORT clk (1317:1317:1317) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (924:924:924) (1062:1062:1062))
        (PORT d[1] (1672:1672:1672) (1934:1934:1934))
        (PORT d[2] (2164:2164:2164) (2488:2488:2488))
        (PORT d[3] (2417:2417:2417) (2726:2726:2726))
        (PORT d[4] (2238:2238:2238) (2499:2499:2499))
        (PORT d[5] (2148:2148:2148) (2393:2393:2393))
        (PORT d[6] (2009:2009:2009) (2306:2306:2306))
        (PORT d[7] (2394:2394:2394) (2657:2657:2657))
        (PORT d[8] (1365:1365:1365) (1622:1622:1622))
        (PORT d[9] (828:828:828) (939:939:939))
        (PORT d[10] (2321:2321:2321) (2661:2661:2661))
        (PORT d[11] (2272:2272:2272) (2545:2545:2545))
        (PORT clk (1315:1315:1315) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (1053:1053:1053))
        (PORT clk (1315:1315:1315) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1336:1336:1336))
        (PORT d[0] (1090:1090:1090) (1168:1168:1168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (989:989:989))
        (PORT d[1] (1487:1487:1487) (1688:1688:1688))
        (PORT d[2] (934:934:934) (1058:1058:1058))
        (PORT d[3] (1568:1568:1568) (1842:1842:1842))
        (PORT d[4] (1131:1131:1131) (1293:1293:1293))
        (PORT d[5] (1507:1507:1507) (1719:1719:1719))
        (PORT d[6] (997:997:997) (1121:1121:1121))
        (PORT d[7] (1718:1718:1718) (1969:1969:1969))
        (PORT d[8] (1130:1130:1130) (1278:1278:1278))
        (PORT d[9] (989:989:989) (1142:1142:1142))
        (PORT d[10] (1775:1775:1775) (2067:2067:2067))
        (PORT d[11] (1008:1008:1008) (1147:1147:1147))
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (PORT ena (1375:1375:1375) (1492:1492:1492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1318:1318:1318))
        (PORT d[0] (1375:1375:1375) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1102:1102:1102))
        (PORT asdata (2198:2198:2198) (2465:2465:2465))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1102:1102:1102))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1102:1102:1102))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1102:1102:1102))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1102:1102:1102))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2138:2138:2138) (2429:2429:2429))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1102:1102:1102))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1102:1102:1102))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1102:1102:1102))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1102:1102:1102))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1102:1102:1102))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (395:395:395) (463:463:463))
        (PORT d[1] (391:391:391) (450:450:450))
        (PORT clk (1279:1279:1279) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2390:2390:2390))
        (PORT d[1] (2226:2226:2226) (2565:2565:2565))
        (PORT d[2] (2408:2408:2408) (2769:2769:2769))
        (PORT d[3] (2448:2448:2448) (2765:2765:2765))
        (PORT d[4] (2505:2505:2505) (2832:2832:2832))
        (PORT d[5] (2916:2916:2916) (3256:3256:3256))
        (PORT d[6] (2048:2048:2048) (2357:2357:2357))
        (PORT d[7] (2587:2587:2587) (2926:2926:2926))
        (PORT d[8] (1956:1956:1956) (2271:2271:2271))
        (PORT d[9] (2215:2215:2215) (2522:2522:2522))
        (PORT d[10] (2331:2331:2331) (2654:2654:2654))
        (PORT d[11] (3095:3095:3095) (3480:3480:3480))
        (PORT clk (1277:1277:1277) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3468:3468:3468))
        (PORT clk (1277:1277:1277) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1298:1298:1298))
        (PORT d[0] (3418:3418:3418) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2304:2304:2304))
        (PORT d[1] (2379:2379:2379) (2700:2700:2700))
        (PORT d[2] (2698:2698:2698) (3024:3024:3024))
        (PORT d[3] (2161:2161:2161) (2522:2522:2522))
        (PORT d[4] (1698:1698:1698) (1975:1975:1975))
        (PORT d[5] (2169:2169:2169) (2500:2500:2500))
        (PORT d[6] (2644:2644:2644) (3016:3016:3016))
        (PORT d[7] (2413:2413:2413) (2690:2690:2690))
        (PORT d[8] (1055:1055:1055) (1224:1224:1224))
        (PORT d[9] (2791:2791:2791) (3151:3151:3151))
        (PORT d[10] (2280:2280:2280) (2641:2641:2641))
        (PORT d[11] (2416:2416:2416) (2745:2745:2745))
        (PORT clk (1255:1255:1255) (1281:1281:1281))
        (PORT ena (3157:3157:3157) (3457:3457:3457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1281:1281:1281))
        (PORT d[0] (3157:3157:3157) (3457:3457:3457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (120:120:120))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (501:501:501) (595:595:595))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (704:704:704) (809:809:809))
        (PORT d[1] (561:561:561) (643:643:643))
        (PORT clk (1292:1292:1292) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (2026:2026:2026))
        (PORT d[1] (1806:1806:1806) (2087:2087:2087))
        (PORT d[2] (1814:1814:1814) (2112:2112:2112))
        (PORT d[3] (2064:2064:2064) (2339:2339:2339))
        (PORT d[4] (2049:2049:2049) (2296:2296:2296))
        (PORT d[5] (1998:1998:1998) (2247:2247:2247))
        (PORT d[6] (1834:1834:1834) (2117:2117:2117))
        (PORT d[7] (2217:2217:2217) (2467:2467:2467))
        (PORT d[8] (1529:1529:1529) (1807:1807:1807))
        (PORT d[9] (1585:1585:1585) (1841:1841:1841))
        (PORT d[10] (2132:2132:2132) (2456:2456:2456))
        (PORT d[11] (2091:2091:2091) (2348:2348:2348))
        (PORT clk (1290:1290:1290) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1091:1091:1091))
        (PORT clk (1290:1290:1290) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1311:1311:1311))
        (PORT d[0] (1276:1276:1276) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (1207:1207:1207))
        (PORT d[1] (1302:1302:1302) (1486:1486:1486))
        (PORT d[2] (729:729:729) (836:836:836))
        (PORT d[3] (1744:1744:1744) (2042:2042:2042))
        (PORT d[4] (1335:1335:1335) (1526:1526:1526))
        (PORT d[5] (1341:1341:1341) (1538:1538:1538))
        (PORT d[6] (815:815:815) (927:927:927))
        (PORT d[7] (1536:1536:1536) (1775:1775:1775))
        (PORT d[8] (1326:1326:1326) (1491:1491:1491))
        (PORT d[9] (1161:1161:1161) (1323:1323:1323))
        (PORT d[10] (1655:1655:1655) (1933:1933:1933))
        (PORT d[11] (822:822:822) (930:930:930))
        (PORT clk (1267:1267:1267) (1293:1293:1293))
        (PORT ena (1337:1337:1337) (1437:1437:1437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1293:1293:1293))
        (PORT d[0] (1337:1337:1337) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (539:539:539) (633:633:633))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (554:554:554) (644:644:644))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (688:688:688) (791:791:791))
        (PORT d[1] (562:562:562) (653:653:653))
        (PORT clk (1284:1284:1284) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (2025:2025:2025))
        (PORT d[1] (2156:2156:2156) (2470:2470:2470))
        (PORT d[2] (1962:1962:1962) (2220:2220:2220))
        (PORT d[3] (2055:2055:2055) (2332:2332:2332))
        (PORT d[4] (2049:2049:2049) (2308:2308:2308))
        (PORT d[5] (1819:1819:1819) (2034:2034:2034))
        (PORT d[6] (1815:1815:1815) (2095:2095:2095))
        (PORT d[7] (2218:2218:2218) (2481:2481:2481))
        (PORT d[8] (1340:1340:1340) (1592:1592:1592))
        (PORT d[9] (1585:1585:1585) (1840:1840:1840))
        (PORT d[10] (2133:2133:2133) (2462:2462:2462))
        (PORT d[11] (2064:2064:2064) (2318:2318:2318))
        (PORT clk (1282:1282:1282) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (810:810:810) (877:877:877))
        (PORT clk (1282:1282:1282) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1303:1303:1303))
        (PORT d[0] (1094:1094:1094) (1170:1170:1170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1402:1402:1402))
        (PORT d[1] (759:759:759) (881:881:881))
        (PORT d[2] (720:720:720) (828:828:828))
        (PORT d[3] (1586:1586:1586) (1862:1862:1862))
        (PORT d[4] (1504:1504:1504) (1715:1715:1715))
        (PORT d[5] (1339:1339:1339) (1523:1523:1523))
        (PORT d[6] (805:805:805) (918:918:918))
        (PORT d[7] (1534:1534:1534) (1780:1780:1780))
        (PORT d[8] (1340:1340:1340) (1510:1510:1510))
        (PORT d[9] (802:802:802) (930:930:930))
        (PORT d[10] (1643:1643:1643) (1914:1914:1914))
        (PORT d[11] (798:798:798) (904:904:904))
        (PORT clk (1260:1260:1260) (1286:1286:1286))
        (PORT ena (884:884:884) (939:939:939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1286:1286:1286))
        (PORT d[0] (884:884:884) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1200:1200:1200) (1361:1361:1361))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1119:1119:1119))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1119:1119:1119))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1119:1119:1119))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1119:1119:1119))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1119:1119:1119))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (532:532:532) (617:617:617))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (594:594:594) (687:687:687))
        (PORT d[1] (630:630:630) (718:718:718))
        (PORT clk (1323:1323:1323) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2587:2587:2587))
        (PORT d[1] (1711:1711:1711) (1987:1987:1987))
        (PORT d[2] (2521:2521:2521) (2904:2904:2904))
        (PORT d[3] (2487:2487:2487) (2819:2819:2819))
        (PORT d[4] (2643:2643:2643) (2973:2973:2973))
        (PORT d[5] (2838:2838:2838) (3145:3145:3145))
        (PORT d[6] (2459:2459:2459) (2791:2791:2791))
        (PORT d[7] (2691:2691:2691) (3051:3051:3051))
        (PORT d[8] (2219:2219:2219) (2548:2548:2548))
        (PORT d[9] (1645:1645:1645) (1856:1856:1856))
        (PORT d[10] (2157:2157:2157) (2458:2458:2458))
        (PORT d[11] (2921:2921:2921) (3271:3271:3271))
        (PORT clk (1321:1321:1321) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (3032:3032:3032))
        (PORT clk (1321:1321:1321) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1342:1342:1342))
        (PORT d[0] (3009:3009:3009) (3325:3325:3325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1498:1498:1498))
        (PORT d[1] (1394:1394:1394) (1578:1578:1578))
        (PORT d[2] (962:962:962) (1129:1129:1129))
        (PORT d[3] (1528:1528:1528) (1780:1780:1780))
        (PORT d[4] (1685:1685:1685) (1970:1970:1970))
        (PORT d[5] (1782:1782:1782) (2060:2060:2060))
        (PORT d[6] (2740:2740:2740) (3068:3068:3068))
        (PORT d[7] (1882:1882:1882) (2189:2189:2189))
        (PORT d[8] (1212:1212:1212) (1404:1404:1404))
        (PORT d[9] (1363:1363:1363) (1555:1555:1555))
        (PORT d[10] (1512:1512:1512) (1767:1767:1767))
        (PORT d[11] (1910:1910:1910) (2184:2184:2184))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT ena (1699:1699:1699) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT d[0] (1699:1699:1699) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1134:1134:1134))
        (PORT asdata (933:933:933) (1045:1045:1045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1134:1134:1134))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (380:380:380) (453:453:453))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT asdata (295:295:295) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (624:624:624) (707:707:707))
        (PORT d[1] (923:923:923) (1050:1050:1050))
        (PORT clk (1317:1317:1317) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2556:2556:2556))
        (PORT d[1] (1876:1876:1876) (2164:2164:2164))
        (PORT d[2] (2356:2356:2356) (2726:2726:2726))
        (PORT d[3] (2463:2463:2463) (2793:2793:2793))
        (PORT d[4] (2629:2629:2629) (2953:2953:2953))
        (PORT d[5] (2847:2847:2847) (3159:3159:3159))
        (PORT d[6] (2458:2458:2458) (2790:2790:2790))
        (PORT d[7] (2539:2539:2539) (2884:2884:2884))
        (PORT d[8] (2206:2206:2206) (2527:2527:2527))
        (PORT d[9] (1486:1486:1486) (1681:1681:1681))
        (PORT d[10] (2162:2162:2162) (2472:2472:2472))
        (PORT d[11] (2759:2759:2759) (3079:3079:3079))
        (PORT clk (1315:1315:1315) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (3207:3207:3207))
        (PORT clk (1315:1315:1315) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1336:1336:1336))
        (PORT d[0] (3156:3156:3156) (3500:3500:3500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1657:1657:1657))
        (PORT d[1] (1378:1378:1378) (1562:1562:1562))
        (PORT d[2] (1118:1118:1118) (1297:1297:1297))
        (PORT d[3] (1410:1410:1410) (1646:1646:1646))
        (PORT d[4] (1671:1671:1671) (1950:1950:1950))
        (PORT d[5] (1952:1952:1952) (2247:2247:2247))
        (PORT d[6] (2576:2576:2576) (2879:2879:2879))
        (PORT d[7] (1909:1909:1909) (2223:2223:2223))
        (PORT d[8] (1211:1211:1211) (1403:1403:1403))
        (PORT d[9] (1673:1673:1673) (1891:1891:1891))
        (PORT d[10] (1503:1503:1503) (1755:1755:1755))
        (PORT d[11] (1908:1908:1908) (2182:2182:2182))
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (PORT ena (1554:1554:1554) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (PORT d[0] (1554:1554:1554) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT asdata (941:941:941) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT asdata (296:296:296) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT asdata (831:831:831) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (560:560:560) (662:662:662))
        (PORT d[1] (561:561:561) (657:657:657))
        (PORT clk (1305:1305:1305) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1999:1999:1999))
        (PORT d[1] (1671:1671:1671) (1939:1939:1939))
        (PORT d[2] (2138:2138:2138) (2477:2477:2477))
        (PORT d[3] (2264:2264:2264) (2569:2569:2569))
        (PORT d[4] (2229:2229:2229) (2500:2500:2500))
        (PORT d[5] (2010:2010:2010) (2254:2254:2254))
        (PORT d[6] (2440:2440:2440) (2780:2780:2780))
        (PORT d[7] (2183:2183:2183) (2428:2428:2428))
        (PORT d[8] (1345:1345:1345) (1598:1598:1598))
        (PORT d[9] (792:792:792) (900:900:900))
        (PORT d[10] (2312:2312:2312) (2661:2661:2661))
        (PORT d[11] (2387:2387:2387) (2679:2679:2679))
        (PORT clk (1303:1303:1303) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (807:807:807) (867:867:867))
        (PORT clk (1303:1303:1303) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (PORT d[0] (1091:1091:1091) (1160:1160:1160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1366:1366:1366))
        (PORT d[1] (1454:1454:1454) (1656:1656:1656))
        (PORT d[2] (911:911:911) (1038:1038:1038))
        (PORT d[3] (1721:1721:1721) (2011:2011:2011))
        (PORT d[4] (1156:1156:1156) (1316:1316:1316))
        (PORT d[5] (1710:1710:1710) (1949:1949:1949))
        (PORT d[6] (979:979:979) (1116:1116:1116))
        (PORT d[7] (1560:1560:1560) (1803:1803:1803))
        (PORT d[8] (1316:1316:1316) (1492:1492:1492))
        (PORT d[9] (985:985:985) (1135:1135:1135))
        (PORT d[10] (1619:1619:1619) (1894:1894:1894))
        (PORT d[11] (985:985:985) (1115:1115:1115))
        (PORT clk (1281:1281:1281) (1307:1307:1307))
        (PORT ena (1188:1188:1188) (1284:1284:1284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1307:1307:1307))
        (PORT d[0] (1188:1188:1188) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (989:989:989) (1159:1159:1159))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT asdata (709:709:709) (806:806:806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1150:1150:1150))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (676:676:676) (770:770:770))
        (PORT d[1] (723:723:723) (832:832:832))
        (PORT clk (1292:1292:1292) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1794:1794:1794))
        (PORT d[1] (1981:1981:1981) (2273:2273:2273))
        (PORT d[2] (1965:1965:1965) (2226:2226:2226))
        (PORT d[3] (2055:2055:2055) (2332:2332:2332))
        (PORT d[4] (1855:1855:1855) (2075:2075:2075))
        (PORT d[5] (1827:1827:1827) (2055:2055:2055))
        (PORT d[6] (2272:2272:2272) (2596:2596:2596))
        (PORT d[7] (2011:2011:2011) (2246:2246:2246))
        (PORT d[8] (1515:1515:1515) (1786:1786:1786))
        (PORT d[9] (1587:1587:1587) (1847:1847:1847))
        (PORT d[10] (1934:1934:1934) (2220:2220:2220))
        (PORT d[11] (2066:2066:2066) (2322:2322:2322))
        (PORT clk (1290:1290:1290) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (872:872:872))
        (PORT clk (1290:1290:1290) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1311:1311:1311))
        (PORT d[0] (1090:1090:1090) (1165:1165:1165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1585:1585:1585))
        (PORT d[1] (767:767:767) (874:874:874))
        (PORT d[2] (720:720:720) (822:822:822))
        (PORT d[3] (1596:1596:1596) (1874:1874:1874))
        (PORT d[4] (1346:1346:1346) (1535:1535:1535))
        (PORT d[5] (1340:1340:1340) (1527:1527:1527))
        (PORT d[6] (794:794:794) (898:898:898))
        (PORT d[7] (1874:1874:1874) (2086:2086:2086))
        (PORT d[8] (1321:1321:1321) (1480:1480:1480))
        (PORT d[9] (1385:1385:1385) (1574:1574:1574))
        (PORT d[10] (1842:1842:1842) (2125:2125:2125))
        (PORT d[11] (786:786:786) (891:891:891))
        (PORT clk (1267:1267:1267) (1293:1293:1293))
        (PORT ena (1182:1182:1182) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1293:1293:1293))
        (PORT d[0] (1182:1182:1182) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (378:378:378) (449:449:449))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1154:1154:1154))
        (PORT asdata (295:295:295) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1154:1154:1154))
        (PORT asdata (294:294:294) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1154:1154:1154))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT asdata (552:552:552) (614:614:614))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (717:717:717) (834:834:834))
        (PORT d[1] (551:551:551) (670:670:670))
        (PORT clk (1298:1298:1298) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1998:1998:1998))
        (PORT d[1] (1833:1833:1833) (2118:2118:2118))
        (PORT d[2] (1831:1831:1831) (2127:2127:2127))
        (PORT d[3] (2230:2230:2230) (2523:2523:2523))
        (PORT d[4] (2063:2063:2063) (2316:2316:2316))
        (PORT d[5] (2153:2153:2153) (2416:2416:2416))
        (PORT d[6] (1842:1842:1842) (2124:2124:2124))
        (PORT d[7] (2182:2182:2182) (2427:2427:2427))
        (PORT d[8] (1518:1518:1518) (1790:1790:1790))
        (PORT d[9] (626:626:626) (710:710:710))
        (PORT d[10] (2308:2308:2308) (2649:2649:2649))
        (PORT d[11] (2260:2260:2260) (2531:2531:2531))
        (PORT clk (1296:1296:1296) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (655:655:655) (712:712:712))
        (PORT clk (1296:1296:1296) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1318:1318:1318))
        (PORT d[0] (939:939:939) (1005:1005:1005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1370:1370:1370))
        (PORT d[1] (1290:1290:1290) (1475:1475:1475))
        (PORT d[2] (657:657:657) (770:770:770))
        (PORT d[3] (1716:1716:1716) (1995:1995:1995))
        (PORT d[4] (1315:1315:1315) (1500:1500:1500))
        (PORT d[5] (1698:1698:1698) (1931:1931:1931))
        (PORT d[6] (829:829:829) (947:947:947))
        (PORT d[7] (1559:1559:1559) (1802:1802:1802))
        (PORT d[8] (1146:1146:1146) (1290:1290:1290))
        (PORT d[9] (974:974:974) (1124:1124:1124))
        (PORT d[10] (1631:1631:1631) (1907:1907:1907))
        (PORT d[11] (810:810:810) (911:911:911))
        (PORT clk (1273:1273:1273) (1301:1301:1301))
        (PORT ena (1192:1192:1192) (1288:1288:1288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1301:1301:1301))
        (PORT d[0] (1192:1192:1192) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT asdata (538:538:538) (600:600:600))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT asdata (310:310:310) (350:350:350))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (537:537:537) (626:626:626))
        (PORT d[1] (557:557:557) (646:646:646))
        (PORT clk (1322:1322:1322) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (898:898:898))
        (PORT d[1] (1682:1682:1682) (1939:1939:1939))
        (PORT d[2] (2020:2020:2020) (2340:2340:2340))
        (PORT d[3] (2405:2405:2405) (2720:2720:2720))
        (PORT d[4] (2252:2252:2252) (2519:2519:2519))
        (PORT d[5] (2159:2159:2159) (2403:2403:2403))
        (PORT d[6] (2013:2013:2013) (2312:2312:2312))
        (PORT d[7] (2395:2395:2395) (2658:2658:2658))
        (PORT d[8] (1514:1514:1514) (1779:1779:1779))
        (PORT d[9] (816:816:816) (921:921:921))
        (PORT d[10] (2497:2497:2497) (2853:2853:2853))
        (PORT d[11] (2425:2425:2425) (2713:2713:2713))
        (PORT clk (1320:1320:1320) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (814:814:814) (881:881:881))
        (PORT clk (1320:1320:1320) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1342:1342:1342))
        (PORT d[0] (1098:1098:1098) (1174:1174:1174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (1139:1139:1139))
        (PORT d[1] (1475:1475:1475) (1676:1676:1676))
        (PORT d[2] (935:935:935) (1059:1059:1059))
        (PORT d[3] (1575:1575:1575) (1857:1857:1857))
        (PORT d[4] (957:957:957) (1102:1102:1102))
        (PORT d[5] (1512:1512:1512) (1727:1727:1727))
        (PORT d[6] (1011:1011:1011) (1142:1142:1142))
        (PORT d[7] (1735:1735:1735) (1994:1994:1994))
        (PORT d[8] (957:957:957) (1084:1084:1084))
        (PORT d[9] (1136:1136:1136) (1306:1306:1306))
        (PORT d[10] (1464:1464:1464) (1715:1715:1715))
        (PORT d[11] (1009:1009:1009) (1148:1148:1148))
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT ena (1369:1369:1369) (1486:1486:1486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT d[0] (1369:1369:1369) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT asdata (293:293:293) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1560:1560:1560) (1758:1758:1758))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1097:1097:1097))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1097:1097:1097))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1097:1097:1097))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1097:1097:1097))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1097:1097:1097))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1336:1336:1336))
        (PORT d[1] (377:377:377) (439:439:439))
        (PORT clk (1287:1287:1287) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (2061:2061:2061))
        (PORT d[1] (845:845:845) (969:969:969))
        (PORT d[2] (1175:1175:1175) (1369:1369:1369))
        (PORT d[3] (1777:1777:1777) (2033:2033:2033))
        (PORT d[4] (1084:1084:1084) (1222:1222:1222))
        (PORT d[5] (1209:1209:1209) (1379:1379:1379))
        (PORT d[6] (731:731:731) (841:841:841))
        (PORT d[7] (1426:1426:1426) (1591:1591:1591))
        (PORT d[8] (1560:1560:1560) (1765:1765:1765))
        (PORT d[9] (1330:1330:1330) (1537:1537:1537))
        (PORT d[10] (1051:1051:1051) (1199:1199:1199))
        (PORT d[11] (702:702:702) (828:828:828))
        (PORT clk (1285:1285:1285) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1251:1251:1251))
        (PORT clk (1285:1285:1285) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1307:1307:1307))
        (PORT d[0] (1438:1438:1438) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1008:1008:1008) (1147:1147:1147))
        (PORT d[1] (1646:1646:1646) (1898:1898:1898))
        (PORT d[2] (1638:1638:1638) (1848:1848:1848))
        (PORT d[3] (1758:1758:1758) (2063:2063:2063))
        (PORT d[4] (884:884:884) (1027:1027:1027))
        (PORT d[5] (1687:1687:1687) (1954:1954:1954))
        (PORT d[6] (1199:1199:1199) (1368:1368:1368))
        (PORT d[7] (1453:1453:1453) (1669:1669:1669))
        (PORT d[8] (877:877:877) (1005:1005:1005))
        (PORT d[9] (961:961:961) (1094:1094:1094))
        (PORT d[10] (1555:1555:1555) (1834:1834:1834))
        (PORT d[11] (1017:1017:1017) (1160:1160:1160))
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (PORT ena (1241:1241:1241) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (PORT d[0] (1241:1241:1241) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT asdata (1108:1108:1108) (1263:1263:1263))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (699:699:699) (795:795:795))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (382:382:382) (439:439:439))
        (PORT d[1] (391:391:391) (451:451:451))
        (PORT clk (1311:1311:1311) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (1073:1073:1073))
        (PORT d[1] (1794:1794:1794) (2070:2070:2070))
        (PORT d[2] (1817:1817:1817) (2126:2126:2126))
        (PORT d[3] (2260:2260:2260) (2564:2564:2564))
        (PORT d[4] (2240:2240:2240) (2513:2513:2513))
        (PORT d[5] (1996:1996:1996) (2225:2225:2225))
        (PORT d[6] (1837:1837:1837) (2110:2110:2110))
        (PORT d[7] (2393:2393:2393) (2671:2671:2671))
        (PORT d[8] (1504:1504:1504) (1774:1774:1774))
        (PORT d[9] (949:949:949) (1081:1081:1081))
        (PORT d[10] (2322:2322:2322) (2669:2669:2669))
        (PORT d[11] (2273:2273:2273) (2539:2539:2539))
        (PORT clk (1309:1309:1309) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (808:808:808) (875:875:875))
        (PORT clk (1309:1309:1309) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1330:1330:1330))
        (PORT d[0] (1092:1092:1092) (1168:1168:1168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1148:1148:1148))
        (PORT d[1] (1624:1624:1624) (1858:1858:1858))
        (PORT d[2] (911:911:911) (1038:1038:1038))
        (PORT d[3] (1410:1410:1410) (1671:1671:1671))
        (PORT d[4] (1146:1146:1146) (1308:1308:1308))
        (PORT d[5] (1689:1689:1689) (1923:1923:1923))
        (PORT d[6] (986:986:986) (1115:1115:1115))
        (PORT d[7] (1719:1719:1719) (1978:1978:1978))
        (PORT d[8] (1148:1148:1148) (1300:1300:1300))
        (PORT d[9] (976:976:976) (1122:1122:1122))
        (PORT d[10] (1452:1452:1452) (1708:1708:1708))
        (PORT d[11] (986:986:986) (1121:1121:1121))
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT ena (1357:1357:1357) (1460:1460:1460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT d[0] (1357:1357:1357) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1676:1676:1676) (1901:1901:1901))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1083:1083:1083))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1083:1083:1083))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1083:1083:1083))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1083:1083:1083))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1083:1083:1083))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1047:1047:1047) (1229:1229:1229))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1083:1083:1083))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1083:1083:1083))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1083:1083:1083))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1083:1083:1083))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1083:1083:1083))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (386:386:386) (457:457:457))
        (PORT d[1] (380:380:380) (454:454:454))
        (PORT clk (1274:1274:1274) (1293:1293:1293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (2028:2028:2028))
        (PORT d[1] (851:851:851) (988:988:988))
        (PORT d[2] (1190:1190:1190) (1383:1383:1383))
        (PORT d[3] (1581:1581:1581) (1812:1812:1812))
        (PORT d[4] (1075:1075:1075) (1219:1219:1219))
        (PORT d[5] (1185:1185:1185) (1350:1350:1350))
        (PORT d[6] (499:499:499) (583:583:583))
        (PORT d[7] (1403:1403:1403) (1573:1573:1573))
        (PORT d[8] (637:637:637) (749:749:749))
        (PORT d[9] (1073:1073:1073) (1262:1262:1262))
        (PORT d[10] (866:866:866) (994:994:994))
        (PORT d[11] (528:528:528) (623:623:623))
        (PORT clk (1272:1272:1272) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1231:1231:1231))
        (PORT clk (1272:1272:1272) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1293:1293:1293))
        (PORT d[0] (1411:1411:1411) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (1149:1149:1149))
        (PORT d[1] (1654:1654:1654) (1910:1910:1910))
        (PORT d[2] (1777:1777:1777) (2010:2010:2010))
        (PORT d[3] (1766:1766:1766) (2061:2061:2061))
        (PORT d[4] (1021:1021:1021) (1181:1181:1181))
        (PORT d[5] (1697:1697:1697) (1966:1966:1966))
        (PORT d[6] (1223:1223:1223) (1390:1390:1390))
        (PORT d[7] (1405:1405:1405) (1601:1601:1601))
        (PORT d[8] (729:729:729) (839:839:839))
        (PORT d[9] (994:994:994) (1141:1141:1141))
        (PORT d[10] (1567:1567:1567) (1849:1849:1849))
        (PORT d[11] (842:842:842) (965:965:965))
        (PORT clk (1249:1249:1249) (1275:1275:1275))
        (PORT ena (1069:1069:1069) (1166:1166:1166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1275:1275:1275))
        (PORT d[0] (1069:1069:1069) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1114:1114:1114))
        (PORT asdata (1484:1484:1484) (1655:1655:1655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT asdata (1550:1550:1550) (1743:1743:1743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (499:499:499) (571:571:571))
        (PORT d[1] (371:371:371) (440:440:440))
        (PORT clk (1280:1280:1280) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (2055:2055:2055))
        (PORT d[1] (847:847:847) (973:973:973))
        (PORT d[2] (1191:1191:1191) (1384:1384:1384))
        (PORT d[3] (1770:1770:1770) (2025:2025:2025))
        (PORT d[4] (716:716:716) (837:837:837))
        (PORT d[5] (1195:1195:1195) (1358:1358:1358))
        (PORT d[6] (728:728:728) (835:835:835))
        (PORT d[7] (364:364:364) (433:433:433))
        (PORT d[8] (357:357:357) (432:432:432))
        (PORT d[9] (361:361:361) (435:435:435))
        (PORT d[10] (1040:1040:1040) (1193:1193:1193))
        (PORT d[11] (695:695:695) (808:808:808))
        (PORT clk (1278:1278:1278) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1239:1239:1239))
        (PORT clk (1278:1278:1278) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1300:1300:1300))
        (PORT d[0] (1425:1425:1425) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (839:839:839) (960:960:960))
        (PORT d[1] (1644:1644:1644) (1904:1904:1904))
        (PORT d[2] (1639:1639:1639) (1847:1847:1847))
        (PORT d[3] (1765:1765:1765) (2061:2061:2061))
        (PORT d[4] (1009:1009:1009) (1169:1169:1169))
        (PORT d[5] (1548:1548:1548) (1811:1811:1811))
        (PORT d[6] (1224:1224:1224) (1402:1402:1402))
        (PORT d[7] (1313:1313:1313) (1518:1518:1518))
        (PORT d[8] (1006:1006:1006) (1153:1153:1153))
        (PORT d[9] (972:972:972) (1114:1114:1114))
        (PORT d[10] (1563:1563:1563) (1861:1861:1861))
        (PORT d[11] (853:853:853) (978:978:978))
        (PORT clk (1256:1256:1256) (1283:1283:1283))
        (PORT ena (1265:1265:1265) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1283:1283:1283))
        (PORT d[0] (1265:1265:1265) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (651:651:651) (746:746:746))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (373:373:373) (436:436:436))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (610:610:610) (703:703:703))
        (PORT d[1] (894:894:894) (1014:1014:1014))
        (PORT clk (1304:1304:1304) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2372:2372:2372))
        (PORT d[1] (2071:2071:2071) (2375:2375:2375))
        (PORT d[2] (2352:2352:2352) (2722:2722:2722))
        (PORT d[3] (2303:2303:2303) (2623:2623:2623))
        (PORT d[4] (2458:2458:2458) (2750:2750:2750))
        (PORT d[5] (2671:2671:2671) (2963:2963:2963))
        (PORT d[6] (2423:2423:2423) (2758:2758:2758))
        (PORT d[7] (2431:2431:2431) (2773:2773:2773))
        (PORT d[8] (2195:2195:2195) (2523:2523:2523))
        (PORT d[9] (1622:1622:1622) (1840:1840:1840))
        (PORT d[10] (2143:2143:2143) (2439:2439:2439))
        (PORT d[11] (2583:2583:2583) (2884:2884:2884))
        (PORT clk (1302:1302:1302) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2820:2820:2820))
        (PORT clk (1302:1302:1302) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1324:1324:1324))
        (PORT d[0] (2821:2821:2821) (3113:3113:3113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1830:1830:1830))
        (PORT d[1] (1224:1224:1224) (1387:1387:1387))
        (PORT d[2] (943:943:943) (1108:1108:1108))
        (PORT d[3] (1570:1570:1570) (1829:1829:1829))
        (PORT d[4] (1647:1647:1647) (1929:1929:1929))
        (PORT d[5] (1957:1957:1957) (2254:2254:2254))
        (PORT d[6] (2562:2562:2562) (2871:2871:2871))
        (PORT d[7] (1935:1935:1935) (2247:2247:2247))
        (PORT d[8] (1201:1201:1201) (1398:1398:1398))
        (PORT d[9] (1695:1695:1695) (1920:1920:1920))
        (PORT d[10] (1706:1706:1706) (1982:1982:1982))
        (PORT d[11] (1897:1897:1897) (2181:2181:2181))
        (PORT clk (1279:1279:1279) (1307:1307:1307))
        (PORT ena (1916:1916:1916) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1307:1307:1307))
        (PORT d[0] (1916:1916:1916) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1273:1273:1273) (1470:1470:1470))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1075:1075:1075))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1075:1075:1075))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1075:1075:1075))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1075:1075:1075))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1075:1075:1075))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1516:1516:1516) (1737:1737:1737))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1075:1075:1075))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1075:1075:1075))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1075:1075:1075))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1075:1075:1075))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1075:1075:1075))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (382:382:382) (452:452:452))
        (PORT d[1] (389:389:389) (455:455:455))
        (PORT clk (1266:1266:1266) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1854:1854:1854))
        (PORT d[1] (2160:2160:2160) (2462:2462:2462))
        (PORT d[2] (1177:1177:1177) (1377:1377:1377))
        (PORT d[3] (1591:1591:1591) (1824:1824:1824))
        (PORT d[4] (901:901:901) (1025:1025:1025))
        (PORT d[5] (1159:1159:1159) (1322:1322:1322))
        (PORT d[6] (907:907:907) (1035:1035:1035))
        (PORT d[7] (1241:1241:1241) (1392:1392:1392))
        (PORT d[8] (1407:1407:1407) (1596:1596:1596))
        (PORT d[9] (1059:1059:1059) (1242:1242:1242))
        (PORT d[10] (878:878:878) (1007:1007:1007))
        (PORT d[11] (686:686:686) (802:802:802))
        (PORT clk (1264:1264:1264) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1412:1412:1412))
        (PORT clk (1264:1264:1264) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1285:1285:1285))
        (PORT d[0] (1577:1577:1577) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1174:1174:1174))
        (PORT d[1] (1643:1643:1643) (1898:1898:1898))
        (PORT d[2] (1613:1613:1613) (1824:1824:1824))
        (PORT d[3] (1781:1781:1781) (2087:2087:2087))
        (PORT d[4] (1038:1038:1038) (1201:1201:1201))
        (PORT d[5] (1697:1697:1697) (1963:1963:1963))
        (PORT d[6] (1224:1224:1224) (1391:1391:1391))
        (PORT d[7] (1415:1415:1415) (1614:1614:1614))
        (PORT d[8] (1031:1031:1031) (1174:1174:1174))
        (PORT d[9] (982:982:982) (1122:1122:1122))
        (PORT d[10] (1554:1554:1554) (1826:1826:1826))
        (PORT d[11] (677:677:677) (781:781:781))
        (PORT clk (1242:1242:1242) (1268:1268:1268))
        (PORT ena (880:880:880) (953:953:953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1268:1268:1268))
        (PORT d[0] (880:880:880) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT asdata (749:749:749) (831:831:831))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (789:789:789) (916:916:916))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1263:1263:1263))
        (PORT d[1] (986:986:986) (1156:1156:1156))
        (PORT clk (1280:1280:1280) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1845:1845:1845))
        (PORT d[1] (2001:2001:2001) (2295:2295:2295))
        (PORT d[2] (2042:2042:2042) (2370:2370:2370))
        (PORT d[3] (1397:1397:1397) (1602:1602:1602))
        (PORT d[4] (553:553:553) (646:646:646))
        (PORT d[5] (999:999:999) (1146:1146:1146))
        (PORT d[6] (1419:1419:1419) (1602:1602:1602))
        (PORT d[7] (1227:1227:1227) (1384:1384:1384))
        (PORT d[8] (1241:1241:1241) (1411:1411:1411))
        (PORT d[9] (880:880:880) (1040:1040:1040))
        (PORT d[10] (679:679:679) (787:787:787))
        (PORT d[11] (695:695:695) (806:806:806))
        (PORT clk (1278:1278:1278) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1238:1238:1238))
        (PORT clk (1278:1278:1278) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1300:1300:1300))
        (PORT d[0] (1428:1428:1428) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1043:1043:1043) (1183:1183:1183))
        (PORT d[1] (1827:1827:1827) (2105:2105:2105))
        (PORT d[2] (1439:1439:1439) (1629:1629:1629))
        (PORT d[3] (1575:1575:1575) (1851:1851:1851))
        (PORT d[4] (830:830:830) (963:963:963))
        (PORT d[5] (870:870:870) (996:996:996))
        (PORT d[6] (1403:1403:1403) (1591:1591:1591))
        (PORT d[7] (1218:1218:1218) (1391:1391:1391))
        (PORT d[8] (1220:1220:1220) (1398:1398:1398))
        (PORT d[9] (1195:1195:1195) (1372:1372:1372))
        (PORT d[10] (1210:1210:1210) (1398:1398:1398))
        (PORT d[11] (659:659:659) (757:757:757))
        (PORT clk (1256:1256:1256) (1283:1283:1283))
        (PORT ena (1083:1083:1083) (1200:1200:1200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1283:1283:1283))
        (PORT d[0] (1083:1083:1083) (1200:1200:1200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (705:705:705) (830:830:830))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (862:862:862) (978:978:978))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1101:1101:1101))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1101:1101:1101))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1101:1101:1101))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1101:1101:1101))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1101:1101:1101))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (622:622:622) (707:707:707))
        (PORT d[1] (787:787:787) (888:888:888))
        (PORT clk (1293:1293:1293) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (2062:2062:2062))
        (PORT d[1] (679:679:679) (793:793:793))
        (PORT d[2] (1351:1351:1351) (1559:1559:1559))
        (PORT d[3] (1766:1766:1766) (2020:2020:2020))
        (PORT d[4] (1087:1087:1087) (1225:1225:1225))
        (PORT d[5] (1340:1340:1340) (1512:1512:1512))
        (PORT d[6] (517:517:517) (608:608:608))
        (PORT d[7] (1426:1426:1426) (1592:1592:1592))
        (PORT d[8] (1571:1571:1571) (1774:1774:1774))
        (PORT d[9] (1340:1340:1340) (1555:1555:1555))
        (PORT d[10] (1056:1056:1056) (1205:1205:1205))
        (PORT d[11] (698:698:698) (813:813:813))
        (PORT clk (1291:1291:1291) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1430:1430:1430))
        (PORT clk (1291:1291:1291) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1312:1312:1312))
        (PORT d[0] (1589:1589:1589) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1158:1158:1158))
        (PORT d[1] (1446:1446:1446) (1676:1676:1676))
        (PORT d[2] (1797:1797:1797) (2021:2021:2021))
        (PORT d[3] (1588:1588:1588) (1870:1870:1870))
        (PORT d[4] (796:796:796) (930:930:930))
        (PORT d[5] (1710:1710:1710) (1979:1979:1979))
        (PORT d[6] (1029:1029:1029) (1181:1181:1181))
        (PORT d[7] (1475:1475:1475) (1692:1692:1692))
        (PORT d[8] (877:877:877) (998:998:998))
        (PORT d[9] (800:800:800) (916:916:916))
        (PORT d[10] (1553:1553:1553) (1824:1824:1824))
        (PORT d[11] (878:878:878) (1004:1004:1004))
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (PORT ena (1082:1082:1082) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (PORT d[0] (1082:1082:1082) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1014:1014:1014) (1043:1043:1043))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (625:625:625) (711:711:711))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT asdata (297:297:297) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT asdata (297:297:297) (337:337:337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (381:381:381) (449:449:449))
        (PORT d[1] (390:390:390) (459:459:459))
        (PORT clk (1308:1308:1308) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1600:1600:1600))
        (PORT d[1] (1799:1799:1799) (2069:2069:2069))
        (PORT d[2] (2023:2023:2023) (2354:2354:2354))
        (PORT d[3] (1360:1360:1360) (1565:1565:1565))
        (PORT d[4] (884:884:884) (995:995:995))
        (PORT d[5] (1043:1043:1043) (1201:1201:1201))
        (PORT d[6] (857:857:857) (971:971:971))
        (PORT d[7] (1064:1064:1064) (1207:1207:1207))
        (PORT d[8] (891:891:891) (1031:1031:1031))
        (PORT d[9] (1028:1028:1028) (1201:1201:1201))
        (PORT d[10] (1186:1186:1186) (1351:1351:1351))
        (PORT d[11] (887:887:887) (1015:1015:1015))
        (PORT clk (1306:1306:1306) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1615:1615:1615))
        (PORT clk (1306:1306:1306) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1329:1329:1329))
        (PORT d[0] (1762:1762:1762) (1908:1908:1908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1144:1144:1144))
        (PORT d[1] (1629:1629:1629) (1866:1866:1866))
        (PORT d[2] (1218:1218:1218) (1390:1390:1390))
        (PORT d[3] (1570:1570:1570) (1839:1839:1839))
        (PORT d[4] (1252:1252:1252) (1457:1457:1457))
        (PORT d[5] (1688:1688:1688) (1953:1953:1953))
        (PORT d[6] (844:844:844) (973:973:973))
        (PORT d[7] (1025:1025:1025) (1179:1179:1179))
        (PORT d[8] (1095:1095:1095) (1278:1278:1278))
        (PORT d[9] (1363:1363:1363) (1542:1542:1542))
        (PORT d[10] (856:856:856) (994:994:994))
        (PORT d[11] (696:696:696) (803:803:803))
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (PORT ena (1315:1315:1315) (1458:1458:1458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (PORT d[0] (1315:1315:1315) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (521:521:521))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (335:335:335) (384:384:384))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (542:542:542) (638:638:638))
        (PORT d[1] (539:539:539) (628:628:628))
        (PORT clk (1304:1304:1304) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1629:1629:1629))
        (PORT d[1] (1821:1821:1821) (2092:2092:2092))
        (PORT d[2] (2022:2022:2022) (2344:2344:2344))
        (PORT d[3] (1217:1217:1217) (1397:1397:1397))
        (PORT d[4] (1203:1203:1203) (1347:1347:1347))
        (PORT d[5] (849:849:849) (969:969:969))
        (PORT d[6] (1224:1224:1224) (1387:1387:1387))
        (PORT d[7] (1063:1063:1063) (1198:1198:1198))
        (PORT d[8] (1044:1044:1044) (1205:1205:1205))
        (PORT d[9] (1035:1035:1035) (1205:1205:1205))
        (PORT d[10] (1187:1187:1187) (1351:1351:1351))
        (PORT d[11] (873:873:873) (994:994:994))
        (PORT clk (1302:1302:1302) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1432:1432:1432))
        (PORT clk (1302:1302:1302) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1324:1324:1324))
        (PORT d[0] (1592:1592:1592) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (838:838:838) (964:964:964))
        (PORT d[1] (1606:1606:1606) (1838:1838:1838))
        (PORT d[2] (1240:1240:1240) (1411:1411:1411))
        (PORT d[3] (1582:1582:1582) (1851:1851:1851))
        (PORT d[4] (687:687:687) (798:798:798))
        (PORT d[5] (1546:1546:1546) (1801:1801:1801))
        (PORT d[6] (699:699:699) (820:820:820))
        (PORT d[7] (1023:1023:1023) (1168:1168:1168))
        (PORT d[8] (920:920:920) (1073:1073:1073))
        (PORT d[9] (1023:1023:1023) (1183:1183:1183))
        (PORT d[10] (863:863:863) (997:997:997))
        (PORT d[11] (682:682:682) (782:782:782))
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT ena (1291:1291:1291) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT d[0] (1291:1291:1291) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (307:307:307) (365:365:365))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (886:886:886) (1034:1034:1034))
        (PORT d[1] (942:942:942) (1088:1088:1088))
        (PORT clk (1274:1274:1274) (1293:1293:1293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1853:1853:1853))
        (PORT d[1] (656:656:656) (765:765:765))
        (PORT d[2] (1007:1007:1007) (1184:1184:1184))
        (PORT d[3] (1373:1373:1373) (1564:1564:1564))
        (PORT d[4] (900:900:900) (1024:1024:1024))
        (PORT d[5] (1002:1002:1002) (1153:1153:1153))
        (PORT d[6] (542:542:542) (628:628:628))
        (PORT d[7] (1240:1240:1240) (1391:1391:1391))
        (PORT d[8] (1255:1255:1255) (1426:1426:1426))
        (PORT d[9] (1063:1063:1063) (1255:1255:1255))
        (PORT d[10] (678:678:678) (790:790:790))
        (PORT d[11] (697:697:697) (821:821:821))
        (PORT clk (1272:1272:1272) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (958:958:958) (1034:1034:1034))
        (PORT clk (1272:1272:1272) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1293:1293:1293))
        (PORT d[0] (1242:1242:1242) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1182:1182:1182))
        (PORT d[1] (1829:1829:1829) (2104:2104:2104))
        (PORT d[2] (1439:1439:1439) (1630:1630:1630))
        (PORT d[3] (1565:1565:1565) (1838:1838:1838))
        (PORT d[4] (851:851:851) (981:981:981))
        (PORT d[5] (859:859:859) (984:984:984))
        (PORT d[6] (1407:1407:1407) (1606:1606:1606))
        (PORT d[7] (1468:1468:1468) (1684:1684:1684))
        (PORT d[8] (1045:1045:1045) (1195:1195:1195))
        (PORT d[9] (1319:1319:1319) (1518:1518:1518))
        (PORT d[10] (1217:1217:1217) (1403:1403:1403))
        (PORT d[11] (670:670:670) (775:775:775))
        (PORT clk (1249:1249:1249) (1275:1275:1275))
        (PORT ena (1067:1067:1067) (1162:1162:1162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1275:1275:1275))
        (PORT d[0] (1067:1067:1067) (1162:1162:1162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT asdata (540:540:540) (613:613:613))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT asdata (296:296:296) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT asdata (313:313:313) (354:354:354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT asdata (294:294:294) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (880:880:880) (1008:1008:1008))
        (PORT d[1] (1038:1038:1038) (1202:1202:1202))
        (PORT clk (1287:1287:1287) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1816:1816:1816))
        (PORT d[1] (1994:1994:1994) (2279:2279:2279))
        (PORT d[2] (2042:2042:2042) (2369:2369:2369))
        (PORT d[3] (1408:1408:1408) (1615:1615:1615))
        (PORT d[4] (708:708:708) (820:820:820))
        (PORT d[5] (989:989:989) (1138:1138:1138))
        (PORT d[6] (1405:1405:1405) (1581:1581:1581))
        (PORT d[7] (1217:1217:1217) (1378:1378:1378))
        (PORT d[8] (1227:1227:1227) (1405:1405:1405))
        (PORT d[9] (868:868:868) (1026:1026:1026))
        (PORT d[10] (697:697:697) (812:812:812))
        (PORT d[11] (1025:1025:1025) (1181:1181:1181))
        (PORT clk (1285:1285:1285) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1260:1260:1260))
        (PORT clk (1285:1285:1285) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1307:1307:1307))
        (PORT d[0] (1435:1435:1435) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1295:1295:1295))
        (PORT d[1] (1840:1840:1840) (2108:2108:2108))
        (PORT d[2] (1418:1418:1418) (1608:1608:1608))
        (PORT d[3] (1596:1596:1596) (1871:1871:1871))
        (PORT d[4] (657:657:657) (763:763:763))
        (PORT d[5] (860:860:860) (995:995:995))
        (PORT d[6] (665:665:665) (773:773:773))
        (PORT d[7] (1229:1229:1229) (1404:1404:1404))
        (PORT d[8] (1077:1077:1077) (1236:1236:1236))
        (PORT d[9] (1183:1183:1183) (1353:1353:1353))
        (PORT d[10] (1036:1036:1036) (1203:1203:1203))
        (PORT d[11] (516:516:516) (595:595:595))
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (PORT ena (1091:1091:1091) (1179:1179:1179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (PORT d[0] (1091:1091:1091) (1179:1179:1179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (261:261:261))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT asdata (638:638:638) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (990:990:990))
        (PORT d[1] (613:613:613) (712:712:712))
        (PORT clk (1299:1299:1299) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1636:1636:1636))
        (PORT d[1] (1822:1822:1822) (2093:2093:2093))
        (PORT d[2] (830:830:830) (990:990:990))
        (PORT d[3] (1207:1207:1207) (1384:1384:1384))
        (PORT d[4] (713:713:713) (819:819:819))
        (PORT d[5] (830:830:830) (949:949:949))
        (PORT d[6] (1238:1238:1238) (1408:1408:1408))
        (PORT d[7] (1053:1053:1053) (1188:1188:1188))
        (PORT d[8] (1057:1057:1057) (1212:1212:1212))
        (PORT d[9] (1197:1197:1197) (1392:1392:1392))
        (PORT d[10] (859:859:859) (995:995:995))
        (PORT d[11] (694:694:694) (795:795:795))
        (PORT clk (1297:1297:1297) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1415:1415:1415))
        (PORT clk (1297:1297:1297) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1318:1318:1318))
        (PORT d[0] (1438:1438:1438) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1306:1306:1306))
        (PORT d[1] (1421:1421:1421) (1632:1632:1632))
        (PORT d[2] (1239:1239:1239) (1413:1413:1413))
        (PORT d[3] (1598:1598:1598) (1856:1856:1856))
        (PORT d[4] (674:674:674) (784:784:784))
        (PORT d[5] (704:704:704) (827:827:827))
        (PORT d[6] (685:685:685) (799:799:799))
        (PORT d[7] (1037:1037:1037) (1189:1189:1189))
        (PORT d[8] (924:924:924) (1082:1082:1082))
        (PORT d[9] (1031:1031:1031) (1190:1190:1190))
        (PORT d[10] (686:686:686) (800:800:800))
        (PORT d[11] (685:685:685) (794:794:794))
        (PORT clk (1275:1275:1275) (1300:1300:1300))
        (PORT ena (1288:1288:1288) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1300:1300:1300))
        (PORT d[0] (1288:1288:1288) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (458:458:458) (533:533:533))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (319:319:319) (373:373:373))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1139:1139:1139))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (564:564:564) (649:649:649))
        (PORT d[1] (545:545:545) (645:645:645))
        (PORT clk (1298:1298:1298) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1812:1812:1812))
        (PORT d[1] (1644:1644:1644) (1901:1901:1901))
        (PORT d[2] (1961:1961:1961) (2215:2215:2215))
        (PORT d[3] (2019:2019:2019) (2293:2293:2293))
        (PORT d[4] (1873:1873:1873) (2108:2108:2108))
        (PORT d[5] (1825:1825:1825) (2061:2061:2061))
        (PORT d[6] (2260:2260:2260) (2582:2582:2582))
        (PORT d[7] (2038:2038:2038) (2273:2273:2273))
        (PORT d[8] (1653:1653:1653) (1923:1923:1923))
        (PORT d[9] (1394:1394:1394) (1622:1622:1622))
        (PORT d[10] (1933:1933:1933) (2220:2220:2220))
        (PORT d[11] (1907:1907:1907) (2148:2148:2148))
        (PORT clk (1296:1296:1296) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (814:814:814) (871:871:871))
        (PORT clk (1296:1296:1296) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1318:1318:1318))
        (PORT d[0] (1098:1098:1098) (1164:1164:1164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1423:1423:1423))
        (PORT d[1] (461:461:461) (540:540:540))
        (PORT d[2] (555:555:555) (640:640:640))
        (PORT d[3] (1581:1581:1581) (1868:1868:1868))
        (PORT d[4] (1537:1537:1537) (1753:1753:1753))
        (PORT d[5] (1342:1342:1342) (1533:1533:1533))
        (PORT d[6] (518:518:518) (593:593:593))
        (PORT d[7] (1864:1864:1864) (2079:2079:2079))
        (PORT d[8] (1338:1338:1338) (1498:1498:1498))
        (PORT d[9] (1386:1386:1386) (1579:1579:1579))
        (PORT d[10] (1819:1819:1819) (2099:2099:2099))
        (PORT d[11] (664:664:664) (760:760:760))
        (PORT clk (1273:1273:1273) (1301:1301:1301))
        (PORT ena (1192:1192:1192) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1301:1301:1301))
        (PORT d[0] (1192:1192:1192) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (335:335:335) (393:393:393))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (309:309:309) (371:371:371))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1140:1140:1140))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (326:326:326) (385:385:385))
        (PORT d[1] (620:620:620) (697:697:697))
        (PORT clk (1323:1323:1323) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (2138:2138:2138))
        (PORT d[1] (1693:1693:1693) (1951:1951:1951))
        (PORT d[2] (2486:2486:2486) (2883:2883:2883))
        (PORT d[3] (1921:1921:1921) (2206:2206:2206))
        (PORT d[4] (2270:2270:2270) (2567:2567:2567))
        (PORT d[5] (2160:2160:2160) (2426:2426:2426))
        (PORT d[6] (2069:2069:2069) (2376:2376:2376))
        (PORT d[7] (2047:2047:2047) (2341:2341:2341))
        (PORT d[8] (1830:1830:1830) (2130:2130:2130))
        (PORT d[9] (1593:1593:1593) (1833:1833:1833))
        (PORT d[10] (1627:1627:1627) (1862:1862:1862))
        (PORT d[11] (2216:2216:2216) (2483:2483:2483))
        (PORT clk (1321:1321:1321) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2644:2644:2644))
        (PORT clk (1321:1321:1321) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1342:1342:1342))
        (PORT d[0] (2435:2435:2435) (2672:2672:2672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (2024:2024:2024))
        (PORT d[1] (2137:2137:2137) (2460:2460:2460))
        (PORT d[2] (922:922:922) (1088:1088:1088))
        (PORT d[3] (2136:2136:2136) (2485:2485:2485))
        (PORT d[4] (2117:2117:2117) (2459:2459:2459))
        (PORT d[5] (1571:1571:1571) (1824:1824:1824))
        (PORT d[6] (2200:2200:2200) (2469:2469:2469))
        (PORT d[7] (1991:1991:1991) (2212:2212:2212))
        (PORT d[8] (1421:1421:1421) (1662:1662:1662))
        (PORT d[9] (1678:1678:1678) (1900:1900:1900))
        (PORT d[10] (1669:1669:1669) (1913:1913:1913))
        (PORT d[11] (1903:1903:1903) (2156:2156:2156))
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT ena (1778:1778:1778) (1943:1943:1943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1324:1324:1324))
        (PORT d[0] (1778:1778:1778) (1943:1943:1943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1142:1142:1142))
        (PORT asdata (501:501:501) (567:567:567))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1142:1142:1142))
        (PORT asdata (295:295:295) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1121:1121:1121))
        (PORT asdata (533:533:533) (594:594:594))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (775:775:775) (895:895:895))
        (PORT d[1] (518:518:518) (602:602:602))
        (PORT clk (1290:1290:1290) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2344:2344:2344))
        (PORT d[1] (1903:1903:1903) (2178:2178:2178))
        (PORT d[2] (2187:2187:2187) (2544:2544:2544))
        (PORT d[3] (2278:2278:2278) (2601:2601:2601))
        (PORT d[4] (2435:2435:2435) (2732:2732:2732))
        (PORT d[5] (2669:2669:2669) (2976:2976:2976))
        (PORT d[6] (2278:2278:2278) (2596:2596:2596))
        (PORT d[7] (2418:2418:2418) (2766:2766:2766))
        (PORT d[8] (2020:2020:2020) (2328:2328:2328))
        (PORT d[9] (1282:1282:1282) (1456:1456:1456))
        (PORT d[10] (2141:2141:2141) (2456:2456:2456))
        (PORT d[11] (2284:2284:2284) (2563:2563:2563))
        (PORT clk (1288:1288:1288) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2587:2587:2587))
        (PORT clk (1288:1288:1288) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1309:1309:1309))
        (PORT d[0] (2628:2628:2628) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (1972:1972:1972))
        (PORT d[1] (1204:1204:1204) (1375:1375:1375))
        (PORT d[2] (936:936:936) (1105:1105:1105))
        (PORT d[3] (1572:1572:1572) (1839:1839:1839))
        (PORT d[4] (1828:1828:1828) (2147:2147:2147))
        (PORT d[5] (1774:1774:1774) (2062:2062:2062))
        (PORT d[6] (2381:2381:2381) (2660:2660:2660))
        (PORT d[7] (2111:2111:2111) (2454:2454:2454))
        (PORT d[8] (1026:1026:1026) (1229:1229:1229))
        (PORT d[9] (2026:2026:2026) (2287:2287:2287))
        (PORT d[10] (1331:1331:1331) (1569:1569:1569))
        (PORT d[11] (2098:2098:2098) (2410:2410:2410))
        (PORT clk (1266:1266:1266) (1292:1292:1292))
        (PORT ena (1443:1443:1443) (1546:1546:1546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1292:1292:1292))
        (PORT d[0] (1443:1443:1443) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (246:246:246) (300:300:300))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1122:1122:1122))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (496:496:496) (586:586:586))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (761:761:761) (869:869:869))
        (PORT d[1] (542:542:542) (629:629:629))
        (PORT clk (1328:1328:1328) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1938:1938:1938))
        (PORT d[1] (1548:1548:1548) (1796:1796:1796))
        (PORT d[2] (2341:2341:2341) (2720:2720:2720))
        (PORT d[3] (1897:1897:1897) (2180:2180:2180))
        (PORT d[4] (2088:2088:2088) (2351:2351:2351))
        (PORT d[5] (2322:2322:2322) (2587:2587:2587))
        (PORT d[6] (1910:1910:1910) (2200:2200:2200))
        (PORT d[7] (2059:2059:2059) (2360:2360:2360))
        (PORT d[8] (1657:1657:1657) (1936:1936:1936))
        (PORT d[9] (1592:1592:1592) (1832:1832:1832))
        (PORT d[10] (1628:1628:1628) (1874:1874:1874))
        (PORT d[11] (2124:2124:2124) (2410:2410:2410))
        (PORT clk (1326:1326:1326) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2530:2530:2530))
        (PORT clk (1326:1326:1326) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1348:1348:1348))
        (PORT d[0] (2422:2422:2422) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2202:2202:2202))
        (PORT d[1] (2147:2147:2147) (2473:2473:2473))
        (PORT d[2] (785:785:785) (933:933:933))
        (PORT d[3] (2140:2140:2140) (2483:2483:2483))
        (PORT d[4] (1944:1944:1944) (2256:2256:2256))
        (PORT d[5] (1583:1583:1583) (1838:1838:1838))
        (PORT d[6] (2191:2191:2191) (2464:2464:2464))
        (PORT d[7] (2169:2169:2169) (2423:2423:2423))
        (PORT d[8] (1037:1037:1037) (1234:1234:1234))
        (PORT d[9] (1835:1835:1835) (2056:2056:2056))
        (PORT d[10] (1495:1495:1495) (1729:1729:1729))
        (PORT d[11] (1892:1892:1892) (2145:2145:2145))
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (PORT ena (1800:1800:1800) (1959:1959:1959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (PORT d[0] (1800:1800:1800) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (967:967:967) (1080:1080:1080))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (967:967:967) (1080:1080:1080))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (385:385:385) (457:457:457))
        (PORT d[1] (369:369:369) (438:438:438))
        (PORT clk (1317:1317:1317) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (2141:2141:2141))
        (PORT d[1] (1689:1689:1689) (1947:1947:1947))
        (PORT d[2] (2003:2003:2003) (2324:2324:2324))
        (PORT d[3] (1728:1728:1728) (1992:1992:1992))
        (PORT d[4] (2249:2249:2249) (2529:2529:2529))
        (PORT d[5] (2341:2341:2341) (2606:2606:2606))
        (PORT d[6] (1539:1539:1539) (1774:1774:1774))
        (PORT d[7] (2033:2033:2033) (2311:2311:2311))
        (PORT d[8] (1829:1829:1829) (2118:2118:2118))
        (PORT d[9] (1458:1458:1458) (1636:1636:1636))
        (PORT d[10] (1966:1966:1966) (2245:2245:2245))
        (PORT d[11] (2115:2115:2115) (2378:2378:2378))
        (PORT clk (1315:1315:1315) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2380:2380:2380))
        (PORT clk (1315:1315:1315) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1336:1336:1336))
        (PORT d[0] (2436:2436:2436) (2674:2674:2674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (2051:2051:2051))
        (PORT d[1] (2136:2136:2136) (2447:2447:2447))
        (PORT d[2] (785:785:785) (940:940:940))
        (PORT d[3] (1400:1400:1400) (1641:1641:1641))
        (PORT d[4] (2024:2024:2024) (2369:2369:2369))
        (PORT d[5] (1557:1557:1557) (1806:1806:1806))
        (PORT d[6] (2201:2201:2201) (2470:2470:2470))
        (PORT d[7] (2166:2166:2166) (2411:2411:2411))
        (PORT d[8] (1027:1027:1027) (1222:1222:1222))
        (PORT d[9] (1843:1843:1843) (2072:2072:2072))
        (PORT d[10] (1683:1683:1683) (1933:1933:1933))
        (PORT d[11] (1723:1723:1723) (1988:1988:1988))
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (PORT ena (1623:1623:1623) (1756:1756:1756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (PORT d[0] (1623:1623:1623) (1756:1756:1756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1153:1153:1153))
        (PORT asdata (292:292:292) (331:331:331))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[101\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (340:340:340) (387:387:387))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[101\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[101\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[101\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (665:665:665) (776:776:776))
        (PORT d[1] (698:698:698) (791:791:791))
        (PORT clk (1305:1305:1305) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1811:1811:1811))
        (PORT d[1] (1979:1979:1979) (2275:2275:2275))
        (PORT d[2] (1960:1960:1960) (2235:2235:2235))
        (PORT d[3] (1874:1874:1874) (2132:2132:2132))
        (PORT d[4] (1859:1859:1859) (2088:2088:2088))
        (PORT d[5] (1797:1797:1797) (2017:2017:2017))
        (PORT d[6] (1630:1630:1630) (1889:1889:1889))
        (PORT d[7] (2037:2037:2037) (2272:2272:2272))
        (PORT d[8] (1558:1558:1558) (1843:1843:1843))
        (PORT d[9] (1395:1395:1395) (1627:1627:1627))
        (PORT d[10] (1938:1938:1938) (2239:2239:2239))
        (PORT d[11] (1906:1906:1906) (2147:2147:2147))
        (PORT clk (1303:1303:1303) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1312:1312:1312))
        (PORT clk (1303:1303:1303) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (PORT d[0] (1462:1462:1462) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1396:1396:1396))
        (PORT d[1] (1256:1256:1256) (1441:1441:1441))
        (PORT d[2] (1622:1622:1622) (1842:1842:1842))
        (PORT d[3] (1569:1569:1569) (1849:1849:1849))
        (PORT d[4] (1547:1547:1547) (1766:1766:1766))
        (PORT d[5] (1142:1142:1142) (1299:1299:1299))
        (PORT d[6] (1961:1961:1961) (2212:2212:2212))
        (PORT d[7] (1693:1693:1693) (1879:1879:1879))
        (PORT d[8] (1507:1507:1507) (1681:1681:1681))
        (PORT d[9] (1375:1375:1375) (1566:1566:1566))
        (PORT d[10] (1670:1670:1670) (1938:1938:1938))
        (PORT d[11] (824:824:824) (938:938:938))
        (PORT clk (1281:1281:1281) (1307:1307:1307))
        (PORT ena (1187:1187:1187) (1280:1280:1280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1307:1307:1307))
        (PORT d[0] (1187:1187:1187) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (336:336:336) (382:382:382))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT asdata (1173:1173:1173) (1310:1310:1310))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT asdata (295:295:295) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (911:911:911) (1059:1059:1059))
        (PORT d[1] (391:391:391) (467:467:467))
        (PORT clk (1299:1299:1299) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (2017:2017:2017))
        (PORT d[1] (2057:2057:2057) (2378:2378:2378))
        (PORT d[2] (2001:2001:2001) (2325:2325:2325))
        (PORT d[3] (2278:2278:2278) (2581:2581:2581))
        (PORT d[4] (2330:2330:2330) (2636:2636:2636))
        (PORT d[5] (2581:2581:2581) (2887:2887:2887))
        (PORT d[6] (1716:1716:1716) (1989:1989:1989))
        (PORT d[7] (2239:2239:2239) (2550:2550:2550))
        (PORT d[8] (1771:1771:1771) (2068:2068:2068))
        (PORT d[9] (1849:1849:1849) (2108:2108:2108))
        (PORT d[10] (2019:2019:2019) (2305:2305:2305))
        (PORT d[11] (2927:2927:2927) (3305:3305:3305))
        (PORT clk (1297:1297:1297) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (3261:3261:3261))
        (PORT clk (1297:1297:1297) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1318:1318:1318))
        (PORT d[0] (3232:3232:3232) (3554:3554:3554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (2105:2105:2105))
        (PORT d[1] (2176:2176:2176) (2486:2486:2486))
        (PORT d[2] (2508:2508:2508) (2823:2823:2823))
        (PORT d[3] (1979:1979:1979) (2322:2322:2322))
        (PORT d[4] (1687:1687:1687) (1963:1963:1963))
        (PORT d[5] (1775:1775:1775) (2076:2076:2076))
        (PORT d[6] (2448:2448:2448) (2797:2797:2797))
        (PORT d[7] (2114:2114:2114) (2363:2363:2363))
        (PORT d[8] (1062:1062:1062) (1238:1238:1238))
        (PORT d[9] (2423:2423:2423) (2730:2730:2730))
        (PORT d[10] (1906:1906:1906) (2217:2217:2217))
        (PORT d[11] (1743:1743:1743) (2011:2011:2011))
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (PORT ena (2786:2786:2786) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (PORT d[0] (2786:2786:2786) (3037:3037:3037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT asdata (1233:1233:1233) (1381:1381:1381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[104\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[104\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[104\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[104\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1131:1131:1131) (1273:1273:1273))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (376:376:376) (454:454:454))
        (PORT d[1] (703:703:703) (808:808:808))
        (PORT clk (1305:1305:1305) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (2040:2040:2040))
        (PORT d[1] (1889:1889:1889) (2193:2193:2193))
        (PORT d[2] (2192:2192:2192) (2539:2539:2539))
        (PORT d[3] (2122:2122:2122) (2406:2406:2406))
        (PORT d[4] (2157:2157:2157) (2437:2437:2437))
        (PORT d[5] (2567:2567:2567) (2867:2867:2867))
        (PORT d[6] (1759:1759:1759) (2033:2033:2033))
        (PORT d[7] (2246:2246:2246) (2556:2556:2556))
        (PORT d[8] (1597:1597:1597) (1872:1872:1872))
        (PORT d[9] (1850:1850:1850) (2112:2112:2112))
        (PORT d[10] (2018:2018:2018) (2314:2314:2314))
        (PORT d[11] (2917:2917:2917) (3297:3297:3297))
        (PORT clk (1303:1303:1303) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3242:3242:3242))
        (PORT clk (1303:1303:1303) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1324:1324:1324))
        (PORT d[0] (3221:3221:3221) (3535:3535:3535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (2074:2074:2074))
        (PORT d[1] (2177:2177:2177) (2492:2492:2492))
        (PORT d[2] (2354:2354:2354) (2653:2653:2653))
        (PORT d[3] (1756:1756:1756) (2061:2061:2061))
        (PORT d[4] (1870:1870:1870) (2147:2147:2147))
        (PORT d[5] (1990:1990:1990) (2313:2313:2313))
        (PORT d[6] (2284:2284:2284) (2607:2607:2607))
        (PORT d[7] (2248:2248:2248) (2508:2508:2508))
        (PORT d[8] (1259:1259:1259) (1473:1473:1473))
        (PORT d[9] (2444:2444:2444) (2766:2766:2766))
        (PORT d[10] (1905:1905:1905) (2216:2216:2216))
        (PORT d[11] (2067:2067:2067) (2357:2357:2357))
        (PORT clk (1280:1280:1280) (1306:1306:1306))
        (PORT ena (2805:2805:2805) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1306:1306:1306))
        (PORT d[0] (2805:2805:2805) (3075:3075:3075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (825:825:825) (945:945:945))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT asdata (1417:1417:1417) (1597:1597:1597))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[111\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[111\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[111\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (754:754:754) (861:861:861))
        (PORT d[1] (537:537:537) (622:622:622))
        (PORT clk (1314:1314:1314) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (2006:2006:2006))
        (PORT d[1] (2039:2039:2039) (2356:2356:2356))
        (PORT d[2] (2055:2055:2055) (2383:2383:2383))
        (PORT d[3] (2105:2105:2105) (2390:2390:2390))
        (PORT d[4] (2161:2161:2161) (2449:2449:2449))
        (PORT d[5] (2545:2545:2545) (2854:2854:2854))
        (PORT d[6] (1780:1780:1780) (2047:2047:2047))
        (PORT d[7] (2484:2484:2484) (2845:2845:2845))
        (PORT d[8] (1425:1425:1425) (1679:1679:1679))
        (PORT d[9] (1806:1806:1806) (2061:2061:2061))
        (PORT d[10] (1997:1997:1997) (2288:2288:2288))
        (PORT d[11] (2729:2729:2729) (3079:3079:3079))
        (PORT clk (1312:1312:1312) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2846:2846:2846))
        (PORT clk (1312:1312:1312) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1335:1335:1335))
        (PORT d[0] (2866:2866:2866) (3139:3139:3139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2066:2066:2066))
        (PORT d[1] (2002:2002:2002) (2298:2298:2298))
        (PORT d[2] (2370:2370:2370) (2669:2669:2669))
        (PORT d[3] (1980:1980:1980) (2323:2323:2323))
        (PORT d[4] (1704:1704:1704) (1966:1966:1966))
        (PORT d[5] (1802:1802:1802) (2088:2088:2088))
        (PORT d[6] (2274:2274:2274) (2599:2599:2599))
        (PORT d[7] (2077:2077:2077) (2323:2323:2323))
        (PORT d[8] (1538:1538:1538) (1776:1776:1776))
        (PORT d[9] (2448:2448:2448) (2777:2777:2777))
        (PORT d[10] (1714:1714:1714) (1998:1998:1998))
        (PORT d[11] (2198:2198:2198) (2511:2511:2511))
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (PORT ena (2795:2795:2795) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (PORT d[0] (2795:2795:2795) (3066:3066:3066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT asdata (1424:1424:1424) (1608:1608:1608))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[118\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[118\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[118\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[119\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1073:1073:1073) (1223:1223:1223))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1137:1137:1137))
        (PORT asdata (295:295:295) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[119\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[119\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[119\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (381:381:381) (451:451:451))
        (PORT d[1] (557:557:557) (635:635:635))
        (PORT clk (1319:1319:1319) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1836:1836:1836))
        (PORT d[1] (1726:1726:1726) (2011:2011:2011))
        (PORT d[2] (2043:2043:2043) (2371:2371:2371))
        (PORT d[3] (1967:1967:1967) (2234:2234:2234))
        (PORT d[4] (2148:2148:2148) (2424:2424:2424))
        (PORT d[5] (2374:2374:2374) (2663:2663:2663))
        (PORT d[6] (1781:1781:1781) (2048:2048:2048))
        (PORT d[7] (2070:2070:2070) (2367:2367:2367))
        (PORT d[8] (1615:1615:1615) (1908:1908:1908))
        (PORT d[9] (1818:1818:1818) (2073:2073:2073))
        (PORT d[10] (1836:1836:1836) (2108:2108:2108))
        (PORT d[11] (2708:2708:2708) (3057:3057:3057))
        (PORT clk (1317:1317:1317) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2828:2828:2828))
        (PORT clk (1317:1317:1317) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1339:1339:1339))
        (PORT d[0] (2844:2844:2844) (3121:3121:3121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (2093:2093:2093))
        (PORT d[1] (1989:1989:1989) (2284:2284:2284))
        (PORT d[2] (2354:2354:2354) (2656:2656:2656))
        (PORT d[3] (1970:1970:1970) (2317:2317:2317))
        (PORT d[4] (1716:1716:1716) (1979:1979:1979))
        (PORT d[5] (1978:1978:1978) (2280:2280:2280))
        (PORT d[6] (2094:2094:2094) (2393:2393:2393))
        (PORT d[7] (1926:1926:1926) (2156:2156:2156))
        (PORT d[8] (1541:1541:1541) (1778:1778:1778))
        (PORT d[9] (2254:2254:2254) (2550:2550:2550))
        (PORT d[10] (1724:1724:1724) (2010:2010:2010))
        (PORT d[11] (2042:2042:2042) (2333:2333:2333))
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (PORT ena (2609:2609:2609) (2851:2851:2851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (PORT d[0] (2609:2609:2609) (2851:2851:2851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT asdata (1281:1281:1281) (1418:1418:1418))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[123\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (340:340:340) (386:386:386))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[123\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[123\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[123\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1158:1158:1158))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (479:479:479))
        (PORT d[1] (491:491:491) (568:568:568))
        (PORT clk (1347:1347:1347) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1906:1906:1906))
        (PORT d[1] (1548:1548:1548) (1784:1784:1784))
        (PORT d[2] (2323:2323:2323) (2696:2696:2696))
        (PORT d[3] (1693:1693:1693) (1932:1932:1932))
        (PORT d[4] (1887:1887:1887) (2118:2118:2118))
        (PORT d[5] (1961:1961:1961) (2194:2194:2194))
        (PORT d[6] (1897:1897:1897) (2182:2182:2182))
        (PORT d[7] (2097:2097:2097) (2395:2395:2395))
        (PORT d[8] (1180:1180:1180) (1398:1398:1398))
        (PORT d[9] (1392:1392:1392) (1594:1594:1594))
        (PORT d[10] (1418:1418:1418) (1638:1638:1638))
        (PORT d[11] (1914:1914:1914) (2159:2159:2159))
        (PORT clk (1345:1345:1345) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (2123:2123:2123))
        (PORT clk (1345:1345:1345) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1367:1367:1367))
        (PORT d[0] (2223:2223:2223) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1998:1998:1998))
        (PORT d[1] (1784:1784:1784) (2053:2053:2053))
        (PORT d[2] (953:953:953) (1134:1134:1134))
        (PORT d[3] (1926:1926:1926) (2268:2268:2268))
        (PORT d[4] (1599:1599:1599) (1857:1857:1857))
        (PORT d[5] (1780:1780:1780) (2042:2042:2042))
        (PORT d[6] (1805:1805:1805) (2022:2022:2022))
        (PORT d[7] (1687:1687:1687) (1878:1878:1878))
        (PORT d[8] (1235:1235:1235) (1449:1449:1449))
        (PORT d[9] (1567:1567:1567) (1762:1762:1762))
        (PORT d[10] (1302:1302:1302) (1519:1519:1519))
        (PORT d[11] (1550:1550:1550) (1771:1771:1771))
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (PORT ena (1994:1994:1994) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (PORT d[0] (1994:1994:1994) (2163:2163:2163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (686:686:686) (798:798:798))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[127\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (686:686:686) (798:798:798))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[127\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[127\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (568:568:568) (675:675:675))
        (PORT d[1] (562:562:562) (665:665:665))
        (PORT clk (1346:1346:1346) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1008:1008:1008) (1170:1170:1170))
        (PORT d[1] (1693:1693:1693) (1956:1956:1956))
        (PORT d[2] (1531:1531:1531) (1762:1762:1762))
        (PORT d[3] (1400:1400:1400) (1590:1590:1590))
        (PORT d[4] (1467:1467:1467) (1635:1635:1635))
        (PORT d[5] (1782:1782:1782) (1990:1990:1990))
        (PORT d[6] (1855:1855:1855) (2136:2136:2136))
        (PORT d[7] (1756:1756:1756) (1961:1961:1961))
        (PORT d[8] (1459:1459:1459) (1729:1729:1729))
        (PORT d[9] (974:974:974) (1165:1165:1165))
        (PORT d[10] (1699:1699:1699) (1957:1957:1957))
        (PORT d[11] (1495:1495:1495) (1687:1687:1687))
        (PORT clk (1344:1344:1344) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1706:1706:1706))
        (PORT clk (1344:1344:1344) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d[0] (1843:1843:1843) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1370:1370:1370))
        (PORT d[1] (1641:1641:1641) (1902:1902:1902))
        (PORT d[2] (1270:1270:1270) (1445:1445:1445))
        (PORT d[3] (1290:1290:1290) (1475:1475:1475))
        (PORT d[4] (1422:1422:1422) (1671:1671:1671))
        (PORT d[5] (1296:1296:1296) (1465:1465:1465))
        (PORT d[6] (1289:1289:1289) (1462:1462:1462))
        (PORT d[7] (1245:1245:1245) (1406:1406:1406))
        (PORT d[8] (1656:1656:1656) (1940:1940:1940))
        (PORT d[9] (1332:1332:1332) (1528:1528:1528))
        (PORT d[10] (1254:1254:1254) (1483:1483:1483))
        (PORT d[11] (1326:1326:1326) (1528:1528:1528))
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (PORT ena (2687:2687:2687) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (PORT d[0] (2687:2687:2687) (3036:3036:3036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[128\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (825:825:825) (945:945:945))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[128\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[128\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[128\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[128\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT asdata (536:536:536) (594:594:594))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[129\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT asdata (296:296:296) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT asdata (296:296:296) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (383:383:383) (453:453:453))
        (PORT d[1] (696:696:696) (799:799:799))
        (PORT clk (1337:1337:1337) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1915:1915:1915))
        (PORT d[1] (1496:1496:1496) (1735:1735:1735))
        (PORT d[2] (2349:2349:2349) (2732:2732:2732))
        (PORT d[3] (1878:1878:1878) (2143:2143:2143))
        (PORT d[4] (2023:2023:2023) (2258:2258:2258))
        (PORT d[5] (2172:2172:2172) (2434:2434:2434))
        (PORT d[6] (2064:2064:2064) (2363:2363:2363))
        (PORT d[7] (1847:1847:1847) (2110:2110:2110))
        (PORT d[8] (1644:1644:1644) (1929:1929:1929))
        (PORT d[9] (1403:1403:1403) (1619:1619:1619))
        (PORT d[10] (1772:1772:1772) (2032:2032:2032))
        (PORT d[11] (2049:2049:2049) (2307:2307:2307))
        (PORT clk (1335:1335:1335) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2144:2144:2144))
        (PORT clk (1335:1335:1335) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1357:1357:1357))
        (PORT d[0] (2234:2234:2234) (2437:2437:2437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (2053:2053:2053))
        (PORT d[1] (1959:1959:1959) (2260:2260:2260))
        (PORT d[2] (936:936:936) (1118:1118:1118))
        (PORT d[3] (1952:1952:1952) (2289:2289:2289))
        (PORT d[4] (1930:1930:1930) (2248:2248:2248))
        (PORT d[5] (1596:1596:1596) (1846:1846:1846))
        (PORT d[6] (2012:2012:2012) (2257:2257:2257))
        (PORT d[7] (1723:1723:1723) (1914:1914:1914))
        (PORT d[8] (1383:1383:1383) (1607:1607:1607))
        (PORT d[9] (1393:1393:1393) (1585:1585:1585))
        (PORT d[10] (1491:1491:1491) (1722:1722:1722))
        (PORT d[11] (1734:1734:1734) (1971:1971:1971))
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (PORT ena (1799:1799:1799) (1941:1941:1941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (PORT d[0] (1799:1799:1799) (1941:1941:1941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[130\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (135:135:135))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[130\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1153:1153:1153))
        (PORT asdata (295:295:295) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[130\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[130\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1153:1153:1153))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (470:470:470) (550:550:550))
        (PORT clk (1332:1332:1332) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1951:1951:1951))
        (PORT d[1] (1526:1526:1526) (1768:1768:1768))
        (PORT d[2] (2352:2352:2352) (2733:2733:2733))
        (PORT d[3] (1891:1891:1891) (2157:2157:2157))
        (PORT d[4] (2078:2078:2078) (2342:2342:2342))
        (PORT d[5] (2160:2160:2160) (2415:2415:2415))
        (PORT d[6] (1909:1909:1909) (2199:2199:2199))
        (PORT d[7] (2037:2037:2037) (2337:2337:2337))
        (PORT d[8] (1643:1643:1643) (1916:1916:1916))
        (PORT d[9] (1573:1573:1573) (1812:1812:1812))
        (PORT d[10] (1685:1685:1685) (1934:1934:1934))
        (PORT d[11] (2365:2365:2365) (2667:2667:2667))
        (PORT clk (1330:1330:1330) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2361:2361:2361))
        (PORT clk (1330:1330:1330) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1353:1353:1353))
        (PORT d[0] (2528:2528:2528) (2769:2769:2769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (2213:2213:2213))
        (PORT d[1] (2139:2139:2139) (2467:2467:2467))
        (PORT d[2] (948:948:948) (1121:1121:1121))
        (PORT d[3] (2124:2124:2124) (2479:2479:2479))
        (PORT d[4] (1943:1943:1943) (2255:2255:2255))
        (PORT d[5] (1595:1595:1595) (1845:1845:1845))
        (PORT d[6] (2011:2011:2011) (2252:2252:2252))
        (PORT d[7] (1982:1982:1982) (2204:2204:2204))
        (PORT d[8] (1395:1395:1395) (1622:1622:1622))
        (PORT d[9] (1639:1639:1639) (1837:1837:1837))
        (PORT d[10] (1505:1505:1505) (1742:1742:1742))
        (PORT d[11] (1735:1735:1735) (1972:1972:1972))
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT ena (1786:1786:1786) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT d[0] (1786:1786:1786) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (606:606:606))
        (PORT datad (1350:1350:1350) (1515:1515:1515))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (605:605:605))
        (PORT datab (131:131:131) (181:181:181))
        (PORT datad (1349:1349:1349) (1514:1514:1514))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (603:603:603))
        (PORT datab (130:130:130) (180:180:180))
        (PORT datad (1348:1348:1348) (1513:1513:1513))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~127)
    (DELAY
      (ABSOLUTE
        (PORT datab (1362:1362:1362) (1538:1538:1538))
        (PORT datac (683:683:683) (763:763:763))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (809:809:809))
        (PORT datab (1366:1366:1366) (1542:1542:1542))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[124\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (821:821:821) (925:925:925))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1119:1119:1119))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[124\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1119:1119:1119))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1119:1119:1119))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[124\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1119:1119:1119))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1119:1119:1119))
        (PORT asdata (296:296:296) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[125\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (686:686:686) (799:799:799))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[125\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT asdata (295:295:295) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[125\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[125\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (590:590:590) (675:675:675))
        (PORT d[1] (611:611:611) (695:695:695))
        (PORT clk (1341:1341:1341) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1900:1900:1900))
        (PORT d[1] (1691:1691:1691) (1948:1948:1948))
        (PORT d[2] (2361:2361:2361) (2743:2743:2743))
        (PORT d[3] (1866:1866:1866) (2137:2137:2137))
        (PORT d[4] (1893:1893:1893) (2126:2126:2126))
        (PORT d[5] (2160:2160:2160) (2419:2419:2419))
        (PORT d[6] (1873:1873:1873) (2160:2160:2160))
        (PORT d[7] (1859:1859:1859) (2128:2128:2128))
        (PORT d[8] (1619:1619:1619) (1895:1895:1895))
        (PORT d[9] (1402:1402:1402) (1618:1618:1618))
        (PORT d[10] (1442:1442:1442) (1661:1661:1661))
        (PORT d[11] (1948:1948:1948) (2206:2206:2206))
        (PORT clk (1339:1339:1339) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2459:2459:2459))
        (PORT clk (1339:1339:1339) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1361:1361:1361))
        (PORT d[0] (2519:2519:2519) (2752:2752:2752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (2060:2060:2060))
        (PORT d[1] (1947:1947:1947) (2245:2245:2245))
        (PORT d[2] (1109:1109:1109) (1306:1306:1306))
        (PORT d[3] (1956:1956:1956) (2286:2286:2286))
        (PORT d[4] (1918:1918:1918) (2233:2233:2233))
        (PORT d[5] (1758:1758:1758) (2023:2023:2023))
        (PORT d[6] (1987:1987:1987) (2229:2229:2229))
        (PORT d[7] (1724:1724:1724) (1919:1919:1919))
        (PORT d[8] (1252:1252:1252) (1474:1474:1474))
        (PORT d[9] (1548:1548:1548) (1738:1738:1738))
        (PORT d[10] (1491:1491:1491) (1734:1734:1734))
        (PORT d[11] (1688:1688:1688) (1944:1944:1944))
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (PORT ena (1964:1964:1964) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (PORT d[0] (1964:1964:1964) (2138:2138:2138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (345:345:345) (403:403:403))
        (PORT datad (1349:1349:1349) (1514:1514:1514))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (1434:1434:1434) (1603:1603:1603))
        (PORT datad (333:333:333) (380:380:380))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (1367:1367:1367) (1542:1542:1542))
        (PORT datad (503:503:503) (586:586:586))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (589:589:589))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (1351:1351:1351) (1515:1515:1515))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[120\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1132:1132:1132) (1274:1274:1274))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[120\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[120\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[120\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[120\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1156:1156:1156))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT asdata (1279:1279:1279) (1414:1414:1414))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[121\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[121\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[121\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (564:564:564) (655:655:655))
        (PORT d[1] (402:402:402) (476:476:476))
        (PORT clk (1350:1350:1350) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1915:1915:1915))
        (PORT d[1] (1537:1537:1537) (1773:1773:1773))
        (PORT d[2] (2187:2187:2187) (2552:2552:2552))
        (PORT d[3] (1540:1540:1540) (1767:1767:1767))
        (PORT d[4] (1730:1730:1730) (1949:1949:1949))
        (PORT d[5] (1689:1689:1689) (1896:1896:1896))
        (PORT d[6] (1832:1832:1832) (2121:2121:2121))
        (PORT d[7] (1648:1648:1648) (1877:1877:1877))
        (PORT d[8] (1344:1344:1344) (1580:1580:1580))
        (PORT d[9] (1107:1107:1107) (1296:1296:1296))
        (PORT d[10] (1395:1395:1395) (1607:1607:1607))
        (PORT d[11] (1738:1738:1738) (1959:1959:1959))
        (PORT clk (1348:1348:1348) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1948:1948:1948))
        (PORT clk (1348:1348:1348) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d[0] (2061:2061:2061) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1682:1682:1682))
        (PORT d[1] (1809:1809:1809) (2077:2077:2077))
        (PORT d[2] (1524:1524:1524) (1742:1742:1742))
        (PORT d[3] (1602:1602:1602) (1902:1902:1902))
        (PORT d[4] (1605:1605:1605) (1867:1867:1867))
        (PORT d[5] (1780:1780:1780) (2043:2043:2043))
        (PORT d[6] (1519:1519:1519) (1713:1713:1713))
        (PORT d[7] (1518:1518:1518) (1687:1687:1687))
        (PORT d[8] (1230:1230:1230) (1455:1455:1455))
        (PORT d[9] (1579:1579:1579) (1777:1777:1777))
        (PORT d[10] (1272:1272:1272) (1470:1470:1470))
        (PORT d[11] (1550:1550:1550) (1770:1770:1770))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT ena (1985:1985:1985) (2145:2145:2145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (PORT d[0] (1985:1985:1985) (2145:2145:2145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (1369:1369:1369) (1545:1545:1545))
        (PORT datad (508:508:508) (584:584:584))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (520:520:520) (599:599:599))
        (PORT datad (1349:1349:1349) (1514:1514:1514))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (1364:1364:1364) (1539:1539:1539))
        (PORT datad (876:876:876) (979:979:979))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1928:1928:1928))
        (PORT datac (500:500:500) (570:570:570))
        (PORT datad (706:706:706) (811:811:811))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT asdata (1425:1425:1425) (1609:1609:1609))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[116\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[116\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[116\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[116\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[117\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1079:1079:1079) (1231:1231:1231))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[117\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[117\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1133:1133:1133))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[117\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (539:539:539) (614:614:614))
        (PORT d[1] (420:420:420) (490:490:490))
        (PORT clk (1326:1326:1326) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1922:1922:1922))
        (PORT d[1] (1894:1894:1894) (2200:2200:2200))
        (PORT d[2] (2243:2243:2243) (2593:2593:2593))
        (PORT d[3] (1951:1951:1951) (2222:2222:2222))
        (PORT d[4] (1966:1966:1966) (2227:2227:2227))
        (PORT d[5] (2372:2372:2372) (2665:2665:2665))
        (PORT d[6] (1902:1902:1902) (2204:2204:2204))
        (PORT d[7] (2061:2061:2061) (2359:2359:2359))
        (PORT d[8] (1413:1413:1413) (1677:1677:1677))
        (PORT d[9] (1983:1983:1983) (2264:2264:2264))
        (PORT d[10] (1824:1824:1824) (2099:2099:2099))
        (PORT d[11] (2527:2527:2527) (2847:2847:2847))
        (PORT clk (1324:1324:1324) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2653:2653:2653))
        (PORT clk (1324:1324:1324) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1347:1347:1347))
        (PORT d[0] (2696:2696:2696) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (2265:2265:2265))
        (PORT d[1] (1612:1612:1612) (1866:1866:1866))
        (PORT d[2] (2172:2172:2172) (2451:2451:2451))
        (PORT d[3] (1784:1784:1784) (2112:2112:2112))
        (PORT d[4] (1680:1680:1680) (1946:1946:1946))
        (PORT d[5] (1976:1976:1976) (2280:2280:2280))
        (PORT d[6] (1906:1906:1906) (2161:2161:2161))
        (PORT d[7] (1913:1913:1913) (2148:2148:2148))
        (PORT d[8] (1068:1068:1068) (1261:1261:1261))
        (PORT d[9] (2242:2242:2242) (2539:2539:2539))
        (PORT d[10] (1671:1671:1671) (1938:1938:1938))
        (PORT d[11] (1872:1872:1872) (2141:2141:2141))
        (PORT clk (1301:1301:1301) (1329:1329:1329))
        (PORT ena (2557:2557:2557) (2789:2789:2789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1329:1329:1329))
        (PORT d[0] (2557:2557:2557) (2789:2789:2789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datac (1683:1683:1683) (1900:1900:1900))
        (PORT datad (494:494:494) (556:556:556))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (1697:1697:1697) (1917:1917:1917))
        (PORT datad (490:490:490) (561:561:561))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[114\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (378:378:378) (441:441:441))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[114\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT asdata (293:293:293) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[114\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[114\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1142:1142:1142))
        (PORT asdata (1413:1413:1413) (1593:1593:1593))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (944:944:944) (1108:1108:1108))
        (PORT d[1] (404:404:404) (480:480:480))
        (PORT clk (1329:1329:1329) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1908:1908:1908))
        (PORT d[1] (1891:1891:1891) (2192:2192:2192))
        (PORT d[2] (2233:2233:2233) (2574:2574:2574))
        (PORT d[3] (1948:1948:1948) (2209:2209:2209))
        (PORT d[4] (1944:1944:1944) (2200:2200:2200))
        (PORT d[5] (2332:2332:2332) (2615:2615:2615))
        (PORT d[6] (2062:2062:2062) (2366:2366:2366))
        (PORT d[7] (2149:2149:2149) (2463:2463:2463))
        (PORT d[8] (1399:1399:1399) (1658:1658:1658))
        (PORT d[9] (1834:1834:1834) (2087:2087:2087))
        (PORT d[10] (2048:2048:2048) (2326:2326:2326))
        (PORT d[11] (2514:2514:2514) (2821:2821:2821))
        (PORT clk (1327:1327:1327) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2654:2654:2654))
        (PORT clk (1327:1327:1327) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1348:1348:1348))
        (PORT d[0] (2697:2697:2697) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (2256:2256:2256))
        (PORT d[1] (1828:1828:1828) (2109:2109:2109))
        (PORT d[2] (2165:2165:2165) (2442:2442:2442))
        (PORT d[3] (1939:1939:1939) (2274:2274:2274))
        (PORT d[4] (1519:1519:1519) (1765:1765:1765))
        (PORT d[5] (1987:1987:1987) (2285:2285:2285))
        (PORT d[6] (2064:2064:2064) (2363:2363:2363))
        (PORT d[7] (1888:1888:1888) (2115:2115:2115))
        (PORT d[8] (1244:1244:1244) (1453:1453:1453))
        (PORT d[9] (2226:2226:2226) (2523:2523:2523))
        (PORT d[10] (1521:1521:1521) (1783:1783:1783))
        (PORT d[11] (2003:2003:2003) (2295:2295:2295))
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT ena (2561:2561:2561) (2784:2784:2784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT d[0] (2561:2561:2561) (2784:2784:2784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datac (1699:1699:1699) (1919:1919:1919))
        (PORT datad (507:507:507) (588:588:588))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (1700:1700:1700) (1920:1920:1920))
        (PORT datad (511:511:511) (595:595:595))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT asdata (1419:1419:1419) (1600:1600:1600))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[112\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[112\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[112\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[112\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1142:1142:1142))
        (PORT asdata (1414:1414:1414) (1595:1595:1595))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[113\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[113\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[113\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1142:1142:1142))
        (PORT asdata (295:295:295) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (564:564:564) (650:650:650))
        (PORT d[1] (408:408:408) (473:473:473))
        (PORT clk (1332:1332:1332) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1622:1622:1622))
        (PORT d[1] (1891:1891:1891) (2193:2193:2193))
        (PORT d[2] (2234:2234:2234) (2575:2575:2575))
        (PORT d[3] (1649:1649:1649) (1879:1879:1879))
        (PORT d[4] (2059:2059:2059) (2334:2334:2334))
        (PORT d[5] (2156:2156:2156) (2413:2413:2413))
        (PORT d[6] (1946:1946:1946) (2248:2248:2248))
        (PORT d[7] (1860:1860:1860) (2129:2129:2129))
        (PORT d[8] (1405:1405:1405) (1663:1663:1663))
        (PORT d[9] (1823:1823:1823) (2081:2081:2081))
        (PORT d[10] (1630:1630:1630) (1875:1875:1875))
        (PORT d[11] (2333:2333:2333) (2614:2614:2614))
        (PORT clk (1330:1330:1330) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2312:2312:2312))
        (PORT clk (1330:1330:1330) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1351:1351:1351))
        (PORT d[0] (2389:2389:2389) (2605:2605:2605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2278:2278:2278))
        (PORT d[1] (1819:1819:1819) (2091:2091:2091))
        (PORT d[2] (1845:1845:1845) (2087:2087:2087))
        (PORT d[3] (1971:1971:1971) (2313:2313:2313))
        (PORT d[4] (1531:1531:1531) (1783:1783:1783))
        (PORT d[5] (1987:1987:1987) (2286:2286:2286))
        (PORT d[6] (1915:1915:1915) (2198:2198:2198))
        (PORT d[7] (1832:1832:1832) (2047:2047:2047))
        (PORT d[8] (1236:1236:1236) (1451:1451:1451))
        (PORT d[9] (2056:2056:2056) (2327:2327:2327))
        (PORT d[10] (1487:1487:1487) (1725:1725:1725))
        (PORT d[11] (1733:1733:1733) (1985:1985:1985))
        (PORT clk (1307:1307:1307) (1333:1333:1333))
        (PORT ena (2305:2305:2305) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1333:1333:1333))
        (PORT d[0] (2305:2305:2305) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (183:183:183))
        (PORT datac (1689:1689:1689) (1908:1908:1908))
        (PORT datad (510:510:510) (584:584:584))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (1688:1688:1688) (1906:1906:1906))
        (PORT datad (523:523:523) (600:600:600))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (1700:1700:1700) (1920:1920:1920))
        (PORT datad (508:508:508) (592:592:592))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (607:607:607))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (1696:1696:1696) (1916:1916:1916))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1076:1076:1076) (1228:1228:1228))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT asdata (537:537:537) (594:594:594))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[109\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[109\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[109\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[109\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (377:377:377) (435:435:435))
        (PORT d[1] (943:943:943) (1063:1063:1063))
        (PORT clk (1310:1310:1310) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (2013:2013:2013))
        (PORT d[1] (1881:1881:1881) (2188:2188:2188))
        (PORT d[2] (2515:2515:2515) (2884:2884:2884))
        (PORT d[3] (2111:2111:2111) (2392:2392:2392))
        (PORT d[4] (2169:2169:2169) (2455:2455:2455))
        (PORT d[5] (2569:2569:2569) (2878:2878:2878))
        (PORT d[6] (1757:1757:1757) (2027:2027:2027))
        (PORT d[7] (2333:2333:2333) (2655:2655:2655))
        (PORT d[8] (1897:1897:1897) (2213:2213:2213))
        (PORT d[9] (1791:1791:1791) (2049:2049:2049))
        (PORT d[10] (2005:2005:2005) (2293:2293:2293))
        (PORT d[11] (2719:2719:2719) (3066:3066:3066))
        (PORT clk (1308:1308:1308) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2757:2757:2757) (3046:3046:3046))
        (PORT clk (1308:1308:1308) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1330:1330:1330))
        (PORT d[0] (3048:3048:3048) (3337:3337:3337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (1995:1995:1995))
        (PORT d[1] (2175:2175:2175) (2490:2490:2490))
        (PORT d[2] (2383:2383:2383) (2690:2690:2690))
        (PORT d[3] (1780:1780:1780) (2094:2094:2094))
        (PORT d[4] (1858:1858:1858) (2137:2137:2137))
        (PORT d[5] (1790:1790:1790) (2079:2079:2079))
        (PORT d[6] (2296:2296:2296) (2626:2626:2626))
        (PORT d[7] (2101:2101:2101) (2356:2356:2356))
        (PORT d[8] (1263:1263:1263) (1477:1477:1477))
        (PORT d[9] (2443:2443:2443) (2765:2765:2765))
        (PORT d[10] (1860:1860:1860) (2145:2145:2145))
        (PORT d[11] (2066:2066:2066) (2356:2356:2356))
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT ena (2805:2805:2805) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT d[0] (2805:2805:2805) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1727:1727:1727) (1947:1947:1947))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (497:497:497) (557:557:557))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (1682:1682:1682) (1899:1899:1899))
        (PORT datad (502:502:502) (575:575:575))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT asdata (1233:1233:1233) (1383:1383:1383))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1127:1127:1127))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (379:379:379) (442:442:442))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (400:400:400) (475:475:475))
        (PORT d[1] (966:966:966) (1089:1089:1089))
        (PORT clk (1323:1323:1323) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1808:1808:1808))
        (PORT d[1] (1872:1872:1872) (2168:2168:2168))
        (PORT d[2] (2363:2363:2363) (2731:2731:2731))
        (PORT d[3] (1959:1959:1959) (2216:2216:2216))
        (PORT d[4] (1979:1979:1979) (2238:2238:2238))
        (PORT d[5] (2360:2360:2360) (2642:2642:2642))
        (PORT d[6] (2221:2221:2221) (2542:2542:2542))
        (PORT d[7] (2166:2166:2166) (2484:2484:2484))
        (PORT d[8] (1411:1411:1411) (1672:1672:1672))
        (PORT d[9] (1826:1826:1826) (2089:2089:2089))
        (PORT d[10] (1822:1822:1822) (2087:2087:2087))
        (PORT d[11] (2696:2696:2696) (3036:3036:3036))
        (PORT clk (1321:1321:1321) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2827:2827:2827))
        (PORT clk (1321:1321:1321) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (PORT d[0] (2843:2843:2843) (3120:3120:3120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2260:2260:2260))
        (PORT d[1] (1979:1979:1979) (2277:2277:2277))
        (PORT d[2] (2199:2199:2199) (2479:2479:2479))
        (PORT d[3] (1958:1958:1958) (2305:2305:2305))
        (PORT d[4] (1772:1772:1772) (2046:2046:2046))
        (PORT d[5] (1978:1978:1978) (2286:2286:2286))
        (PORT d[6] (2104:2104:2104) (2406:2406:2406))
        (PORT d[7] (2059:2059:2059) (2301:2301:2301))
        (PORT d[8] (1545:1545:1545) (1788:1788:1788))
        (PORT d[9] (2253:2253:2253) (2548:2548:2548))
        (PORT d[10] (1714:1714:1714) (2002:2002:2002))
        (PORT d[11] (1906:1906:1906) (2176:2176:2176))
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (PORT ena (2588:2588:2588) (2827:2827:2827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (PORT d[0] (2588:2588:2588) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datac (1688:1688:1688) (1906:1906:1906))
        (PORT datad (333:333:333) (382:382:382))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (1690:1690:1690) (1909:1909:1909))
        (PORT datad (342:342:342) (394:394:394))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (518:518:518) (598:598:598))
        (PORT datac (1696:1696:1696) (1916:1916:1916))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (628:628:628))
        (PORT datac (1700:1700:1700) (1920:1920:1920))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (777:777:777))
        (PORT datac (1692:1692:1692) (1911:1911:1911))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1120:1120:1120) (1127:1127:1127))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1206:1206:1206))
        (PORT datab (913:913:913) (1030:1030:1030))
        (PORT datac (1010:1010:1010) (1165:1165:1165))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT datab (534:534:534) (595:595:595))
        (PORT datac (1030:1030:1030) (1174:1174:1174))
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (568:568:568) (632:632:632))
        (PORT datac (1028:1028:1028) (1173:1173:1173))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (606:606:606))
        (PORT datac (1033:1033:1033) (1178:1178:1178))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (494:494:494) (572:572:572))
        (PORT datac (1031:1031:1031) (1176:1176:1176))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT asdata (1173:1173:1173) (1310:1310:1310))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1116:1116:1116))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1075:1075:1075) (1225:1225:1225))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1137:1137:1137))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (392:392:392) (459:459:459))
        (PORT d[1] (575:575:575) (662:662:662))
        (PORT clk (1293:1293:1293) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (2204:2204:2204))
        (PORT d[1] (2056:2056:2056) (2378:2378:2378))
        (PORT d[2] (2237:2237:2237) (2583:2583:2583))
        (PORT d[3] (2435:2435:2435) (2751:2751:2751))
        (PORT d[4] (2347:2347:2347) (2662:2662:2662))
        (PORT d[5] (2718:2718:2718) (3032:3032:3032))
        (PORT d[6] (1864:1864:1864) (2143:2143:2143))
        (PORT d[7] (2435:2435:2435) (2765:2765:2765))
        (PORT d[8] (1791:1791:1791) (2093:2093:2093))
        (PORT d[9] (2023:2023:2023) (2307:2307:2307))
        (PORT d[10] (2345:2345:2345) (2685:2685:2685))
        (PORT d[11] (2917:2917:2917) (3292:3292:3292))
        (PORT clk (1291:1291:1291) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (3267:3267:3267))
        (PORT clk (1291:1291:1291) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1312:1312:1312))
        (PORT d[0] (3239:3239:3239) (3560:3560:3560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (2111:2111:2111))
        (PORT d[1] (2201:2201:2201) (2514:2514:2514))
        (PORT d[2] (2524:2524:2524) (2836:2836:2836))
        (PORT d[3] (1995:1995:1995) (2327:2327:2327))
        (PORT d[4] (1698:1698:1698) (1975:1975:1975))
        (PORT d[5] (2001:2001:2001) (2314:2314:2314))
        (PORT d[6] (2469:2469:2469) (2823:2823:2823))
        (PORT d[7] (2253:2253:2253) (2511:2511:2511))
        (PORT d[8] (1057:1057:1057) (1235:1235:1235))
        (PORT d[9] (2620:2620:2620) (2964:2964:2964))
        (PORT d[10] (2093:2093:2093) (2440:2440:2440))
        (PORT d[11] (2248:2248:2248) (2561:2561:2561))
        (PORT clk (1268:1268:1268) (1295:1295:1295))
        (PORT ena (2977:2977:2977) (3265:3265:3265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1295:1295:1295))
        (PORT d[0] (2977:2977:2977) (3265:3265:3265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datab (814:814:814) (967:967:967))
        (PORT datac (1034:1034:1034) (1179:1179:1179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (1030:1030:1030) (1175:1175:1175))
        (PORT datad (747:747:747) (858:858:858))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (546:546:546) (636:636:636))
        (PORT datac (1033:1033:1033) (1178:1178:1178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (600:600:600))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (1031:1031:1031) (1176:1176:1176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (521:521:521) (595:595:595))
        (PORT datac (1031:1031:1031) (1178:1178:1178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (605:605:605))
        (PORT datac (1033:1033:1033) (1178:1178:1178))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1142:1142:1142))
        (PORT asdata (484:484:484) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1142:1142:1142))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (425:425:425))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (694:694:694) (795:795:795))
        (PORT d[1] (506:506:506) (574:574:574))
        (PORT clk (1311:1311:1311) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (2178:2178:2178))
        (PORT d[1] (1715:1715:1715) (1974:1974:1974))
        (PORT d[2] (2522:2522:2522) (2924:2924:2924))
        (PORT d[3] (2086:2086:2086) (2395:2395:2395))
        (PORT d[4] (2275:2275:2275) (2564:2564:2564))
        (PORT d[5] (2331:2331:2331) (2612:2612:2612))
        (PORT d[6] (2096:2096:2096) (2403:2403:2403))
        (PORT d[7] (2239:2239:2239) (2564:2564:2564))
        (PORT d[8] (1843:1843:1843) (2138:2138:2138))
        (PORT d[9] (1457:1457:1457) (1636:1636:1636))
        (PORT d[10] (1975:1975:1975) (2271:2271:2271))
        (PORT d[11] (2304:2304:2304) (2612:2612:2612))
        (PORT clk (1309:1309:1309) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2613:2613:2613))
        (PORT clk (1309:1309:1309) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1331:1331:1331))
        (PORT d[0] (2639:2639:2639) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (2057:2057:2057))
        (PORT d[1] (1361:1361:1361) (1546:1546:1546))
        (PORT d[2] (775:775:775) (927:927:927))
        (PORT d[3] (1756:1756:1756) (2036:2036:2036))
        (PORT d[4] (2012:2012:2012) (2355:2355:2355))
        (PORT d[5] (1925:1925:1925) (2221:2221:2221))
        (PORT d[6] (2190:2190:2190) (2443:2443:2443))
        (PORT d[7] (2117:2117:2117) (2453:2453:2453))
        (PORT d[8] (1007:1007:1007) (1189:1189:1189))
        (PORT d[9] (1866:1866:1866) (2109:2109:2109))
        (PORT d[10] (1664:1664:1664) (1911:1911:1911))
        (PORT d[11] (1908:1908:1908) (2163:2163:2163))
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (PORT ena (1623:1623:1623) (1761:1761:1761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (PORT d[0] (1623:1623:1623) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (1025:1025:1025) (1169:1169:1169))
        (PORT datad (330:330:330) (376:376:376))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (1030:1030:1030) (1179:1179:1179))
        (PORT datad (340:340:340) (391:391:391))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1203:1203:1203))
        (PORT datab (521:521:521) (600:600:600))
        (PORT datac (117:117:117) (160:160:160))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (600:600:600))
        (PORT datac (1031:1031:1031) (1179:1179:1179))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (798:798:798))
        (PORT datac (1029:1029:1029) (1174:1174:1174))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1157:1157:1157))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1115:1115:1115))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (977:977:977))
        (PORT datac (648:648:648) (765:765:765))
        (PORT datad (376:376:376) (462:462:462))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (384:384:384) (441:441:441))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (377:377:377) (461:461:461))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (475:475:475))
        (PORT datab (381:381:381) (438:438:438))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (476:476:476))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (485:485:485))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (258:258:258))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (424:424:424))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1136:1136:1136))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (868:868:868) (988:988:988))
        (PORT d[1] (978:978:978) (1116:1116:1116))
        (PORT clk (1293:1293:1293) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1638:1638:1638))
        (PORT d[1] (1993:1993:1993) (2278:2278:2278))
        (PORT d[2] (2031:2031:2031) (2364:2364:2364))
        (PORT d[3] (1399:1399:1399) (1608:1608:1608))
        (PORT d[4] (705:705:705) (804:804:804))
        (PORT d[5] (962:962:962) (1108:1108:1108))
        (PORT d[6] (1243:1243:1243) (1424:1424:1424))
        (PORT d[7] (1054:1054:1054) (1189:1189:1189))
        (PORT d[8] (1071:1071:1071) (1232:1232:1232))
        (PORT d[9] (855:855:855) (1019:1019:1019))
        (PORT d[10] (702:702:702) (822:822:822))
        (PORT d[11] (1021:1021:1021) (1163:1163:1163))
        (PORT clk (1291:1291:1291) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1256:1256:1256))
        (PORT clk (1291:1291:1291) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1312:1312:1312))
        (PORT d[0] (1432:1432:1432) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1288:1288:1288))
        (PORT d[1] (1828:1828:1828) (2097:2097:2097))
        (PORT d[2] (1414:1414:1414) (1606:1606:1606))
        (PORT d[3] (1594:1594:1594) (1858:1858:1858))
        (PORT d[4] (661:661:661) (774:774:774))
        (PORT d[5] (835:835:835) (962:962:962))
        (PORT d[6] (676:676:676) (792:792:792))
        (PORT d[7] (1219:1219:1219) (1396:1396:1396))
        (PORT d[8] (1231:1231:1231) (1404:1404:1404))
        (PORT d[9] (1045:1045:1045) (1210:1210:1210))
        (PORT d[10] (1038:1038:1038) (1192:1192:1192))
        (PORT d[11] (656:656:656) (759:759:759))
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (PORT ena (1099:1099:1099) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (PORT d[0] (1099:1099:1099) (1211:1211:1211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (342:342:342) (385:385:385))
        (PORT datad (365:365:365) (445:445:445))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (449:449:449) (510:510:510))
        (PORT datad (377:377:377) (460:460:460))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (439:439:439))
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (369:369:369) (451:451:451))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (436:436:436))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (367:367:367) (448:448:448))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (483:483:483))
        (PORT datac (458:458:458) (518:518:518))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (484:484:484))
        (PORT datab (481:481:481) (543:543:543))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (493:493:493))
        (PORT datac (349:349:349) (399:399:399))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (495:495:495))
        (PORT datac (482:482:482) (545:545:545))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (491:491:491))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (516:516:516) (583:583:583))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (490:490:490))
        (PORT datac (539:539:539) (605:605:605))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (497:497:497))
        (PORT datac (339:339:339) (381:381:381))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1134:1134:1134))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (412:412:412))
        (PORT datac (584:584:584) (659:659:659))
        (PORT datad (350:350:350) (416:416:416))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1064:1064:1064) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (598:598:598) (679:679:679))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1064:1064:1064) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (240:240:240))
        (PORT datac (584:584:584) (658:658:658))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1064:1064:1064) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (775:775:775) (885:885:885))
        (PORT datac (923:923:923) (1065:1065:1065))
        (PORT datad (670:670:670) (769:769:769))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (870:870:870))
        (PORT datab (942:942:942) (1090:1090:1090))
        (PORT datac (115:115:115) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (639:639:639))
        (PORT datac (910:910:910) (1051:1051:1051))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (629:629:629))
        (PORT datac (901:901:901) (1041:1041:1041))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (934:934:934) (1082:1082:1082))
        (PORT datac (849:849:849) (963:963:963))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (821:821:821))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (920:920:920) (1062:1062:1062))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (625:625:625))
        (PORT datac (919:919:919) (1060:1060:1060))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (618:618:618))
        (PORT datac (917:917:917) (1059:1059:1059))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (808:808:808) (915:915:915))
        (PORT datac (921:921:921) (1063:1063:1063))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (932:932:932))
        (PORT datab (926:926:926) (1073:1073:1073))
        (PORT datac (119:119:119) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (618:618:618))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (922:922:922) (1064:1064:1064))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (535:535:535) (619:619:619))
        (PORT datac (921:921:921) (1063:1063:1063))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (396:396:396))
        (PORT datac (909:909:909) (1049:1049:1049))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (447:447:447))
        (PORT datac (912:912:912) (1053:1053:1053))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (611:611:611))
        (PORT datac (905:905:905) (1044:1044:1044))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (646:646:646))
        (PORT datac (910:910:910) (1051:1051:1051))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1091:1091:1091) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (726:726:726))
        (PORT datac (945:945:945) (1093:1093:1093))
        (PORT datad (544:544:544) (612:612:612))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (667:667:667))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (945:945:945) (1093:1093:1093))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1120:1120:1120))
        (PORT datac (633:633:633) (717:717:717))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (183:183:183))
        (PORT datac (942:942:942) (1090:1090:1090))
        (PORT datad (643:643:643) (741:741:741))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1121:1121:1121))
        (PORT datac (651:651:651) (740:740:740))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (185:185:185))
        (PORT datac (946:946:946) (1094:1094:1094))
        (PORT datad (644:644:644) (725:725:725))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (666:666:666))
        (PORT datac (948:948:948) (1096:1096:1096))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (654:654:654))
        (PORT datac (949:949:949) (1097:1097:1097))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (504:504:504))
        (PORT datac (946:946:946) (1094:1094:1094))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (432:432:432) (489:489:489))
        (PORT datac (949:949:949) (1097:1097:1097))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2052:2052:2052) (2333:2333:2333))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1011:1011:1011) (1039:1039:1039))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (371:371:371) (440:440:440))
        (PORT d[1] (382:382:382) (455:455:455))
        (PORT clk (1311:1311:1311) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2543:2543:2543))
        (PORT d[1] (1724:1724:1724) (2002:2002:2002))
        (PORT d[2] (2377:2377:2377) (2749:2749:2749))
        (PORT d[3] (2464:2464:2464) (2799:2799:2799))
        (PORT d[4] (2472:2472:2472) (2765:2765:2765))
        (PORT d[5] (2535:2535:2535) (2833:2833:2833))
        (PORT d[6] (2434:2434:2434) (2771:2771:2771))
        (PORT d[7] (2528:2528:2528) (2878:2878:2878))
        (PORT d[8] (2208:2208:2208) (2537:2537:2537))
        (PORT d[9] (1616:1616:1616) (1828:1828:1828))
        (PORT d[10] (1985:1985:1985) (2263:2263:2263))
        (PORT d[11] (2597:2597:2597) (2905:2905:2905))
        (PORT clk (1309:1309:1309) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2788:2788:2788))
        (PORT clk (1309:1309:1309) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1331:1331:1331))
        (PORT d[0] (2992:2992:2992) (3312:3312:3312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1685:1685:1685))
        (PORT d[1] (1364:1364:1364) (1545:1545:1545))
        (PORT d[2] (958:958:958) (1125:1125:1125))
        (PORT d[3] (1551:1551:1551) (1811:1811:1811))
        (PORT d[4] (1659:1659:1659) (1943:1943:1943))
        (PORT d[5] (1743:1743:1743) (2020:2020:2020))
        (PORT d[6] (2575:2575:2575) (2878:2878:2878))
        (PORT d[7] (1924:1924:1924) (2239:2239:2239))
        (PORT d[8] (1214:1214:1214) (1411:1411:1411))
        (PORT d[9] (1664:1664:1664) (1879:1879:1879))
        (PORT d[10] (1506:1506:1506) (1763:1763:1763))
        (PORT d[11] (1885:1885:1885) (2161:2161:2161))
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (PORT ena (1932:1932:1932) (2105:2105:2105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1313:1313:1313))
        (PORT d[0] (1932:1932:1932) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (945:945:945) (1093:1093:1093))
        (PORT datad (636:636:636) (721:721:721))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datac (943:943:943) (1091:1091:1091))
        (PORT datad (660:660:660) (746:746:746))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (1016:1016:1016))
        (PORT datac (948:948:948) (1097:1097:1097))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datab (1035:1035:1035) (1216:1216:1216))
        (PORT datac (945:945:945) (1093:1093:1093))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (1118:1118:1118))
        (PORT datac (599:599:599) (668:668:668))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (681:681:681))
        (PORT datac (948:948:948) (1096:1096:1096))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1140:1140:1140))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1098:1098:1098))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT asdata (2590:2590:2590) (2943:2943:2943))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1135:1135:1135))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1162:1162:1162))
        (PORT asdata (2602:2602:2602) (2929:2929:2929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1296:1296:1296))
        (PORT d[1] (394:394:394) (470:470:470))
        (PORT clk (1344:1344:1344) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1768:1768:1768))
        (PORT d[1] (1519:1519:1519) (1755:1755:1755))
        (PORT d[2] (1443:1443:1443) (1674:1674:1674))
        (PORT d[3] (1321:1321:1321) (1499:1499:1499))
        (PORT d[4] (1573:1573:1573) (1764:1764:1764))
        (PORT d[5] (1794:1794:1794) (2009:2009:2009))
        (PORT d[6] (1703:1703:1703) (1968:1968:1968))
        (PORT d[7] (1503:1503:1503) (1694:1694:1694))
        (PORT d[8] (1468:1468:1468) (1725:1725:1725))
        (PORT d[9] (979:979:979) (1169:1169:1169))
        (PORT d[10] (1696:1696:1696) (1949:1949:1949))
        (PORT d[11] (1317:1317:1317) (1502:1502:1502))
        (PORT clk (1342:1342:1342) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1707:1707:1707))
        (PORT clk (1342:1342:1342) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1363:1363:1363))
        (PORT d[0] (1839:1839:1839) (2000:2000:2000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (931:931:931) (1063:1063:1063))
        (PORT d[1] (1629:1629:1629) (1895:1895:1895))
        (PORT d[2] (975:975:975) (1123:1123:1123))
        (PORT d[3] (989:989:989) (1155:1155:1155))
        (PORT d[4] (1578:1578:1578) (1847:1847:1847))
        (PORT d[5] (1153:1153:1153) (1312:1312:1312))
        (PORT d[6] (1136:1136:1136) (1298:1298:1298))
        (PORT d[7] (999:999:999) (1127:1127:1127))
        (PORT d[8] (1667:1667:1667) (1953:1953:1953))
        (PORT d[9] (1159:1159:1159) (1331:1331:1331))
        (PORT d[10] (1280:1280:1280) (1513:1513:1513))
        (PORT d[11] (1339:1339:1339) (1518:1518:1518))
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (PORT ena (2543:2543:2543) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (PORT d[0] (2543:2543:2543) (2884:2884:2884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1294:1294:1294))
        (PORT datab (640:640:640) (742:742:742))
        (PORT datac (785:785:785) (896:896:896))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (931:931:931))
        (PORT datac (119:119:119) (159:159:159))
        (PORT datad (648:648:648) (723:723:723))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (920:920:920))
        (PORT datab (756:756:756) (878:878:878))
        (PORT datac (119:119:119) (161:161:161))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (1131:1131:1131) (1258:1258:1258))
        (PORT datac (782:782:782) (893:893:893))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (611:611:611) (699:699:699))
        (PORT datac (787:787:787) (899:899:899))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (922:922:922))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (503:503:503) (580:580:580))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (535:535:535))
        (PORT datac (788:788:788) (902:902:902))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (554:554:554))
        (PORT datac (783:783:783) (894:894:894))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (595:595:595))
        (PORT datac (791:791:791) (902:902:902))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (609:609:609))
        (PORT datac (782:782:782) (892:892:892))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (763:763:763))
        (PORT datac (790:790:790) (902:902:902))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (681:681:681) (766:766:766))
        (PORT datac (791:791:791) (902:902:902))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (921:921:921))
        (PORT datac (509:509:509) (572:572:572))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (185:185:185))
        (PORT datab (545:545:545) (613:613:613))
        (PORT datac (787:787:787) (900:900:900))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1430:1430:1430))
        (PORT datac (782:782:782) (893:893:893))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1445:1445:1445))
        (PORT datac (790:790:790) (902:902:902))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1122:1122:1122) (1129:1129:1129))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (619:619:619))
        (PORT datab (998:998:998) (1142:1142:1142))
        (PORT datad (602:602:602) (666:666:666))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (599:599:599))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (971:971:971) (1102:1102:1102))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (426:426:426))
        (PORT datab (987:987:987) (1129:1129:1129))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (993:993:993) (1136:1136:1136))
        (PORT datac (362:362:362) (407:407:407))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (979:979:979) (1120:1120:1120))
        (PORT datac (348:348:348) (389:389:389))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (439:439:439))
        (PORT datac (115:115:115) (156:156:156))
        (PORT datad (961:961:961) (1091:1091:1091))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (521:521:521))
        (PORT datab (1000:1000:1000) (1144:1144:1144))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1000:1000:1000) (1145:1145:1145))
        (PORT datac (343:343:343) (384:384:384))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (428:428:428))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (972:972:972) (1104:1104:1104))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (375:375:375) (432:432:432))
        (PORT datad (984:984:984) (1118:1118:1118))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (894:894:894))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (981:981:981) (1114:1114:1114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (752:752:752) (870:870:870))
        (PORT datad (984:984:984) (1117:1117:1117))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (1043:1043:1043))
        (PORT datab (1001:1001:1001) (1146:1146:1146))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (183:183:183))
        (PORT datab (949:949:949) (1075:1075:1075))
        (PORT datad (980:980:980) (1112:1112:1112))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (978:978:978) (1119:1119:1119))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (324:324:324) (372:372:372))
        (PORT datad (970:970:970) (1101:1101:1101))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (705:705:705) (807:807:807))
        (PORT datac (527:527:527) (605:605:605))
        (PORT datad (1352:1352:1352) (1518:1518:1518))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (183:183:183))
        (PORT datab (688:688:688) (782:782:782))
        (PORT datad (1351:1351:1351) (1516:1516:1516))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (883:883:883) (1007:1007:1007))
        (PORT datad (1351:1351:1351) (1515:1515:1515))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (968:968:968))
        (PORT datab (1368:1368:1368) (1544:1544:1544))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1138:1138:1138) (1145:1145:1145))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (PORT ena (752:752:752) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (877:877:877) (1035:1035:1035))
        (PORT datac (443:443:443) (522:522:522))
        (PORT datad (353:353:353) (427:427:427))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1119:1119:1119))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1071:1071:1071) (1077:1077:1077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (441:441:441))
        (PORT datac (444:444:444) (522:522:522))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1119:1119:1119))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1071:1071:1071) (1077:1077:1077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (456:456:456))
        (PORT datac (441:441:441) (519:519:519))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1119:1119:1119))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1071:1071:1071) (1077:1077:1077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (434:434:434))
        (PORT datab (525:525:525) (617:617:617))
        (PORT datad (352:352:352) (418:418:418))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (452:452:452))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (507:507:507) (589:589:589))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (614:614:614))
        (PORT datac (342:342:342) (416:416:416))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (PORT ena (752:752:752) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datac (364:364:364) (443:443:443))
        (PORT datad (510:510:510) (591:591:591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (615:615:615))
        (PORT datac (351:351:351) (411:411:411))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1085:1085:1085) (1092:1092:1092))
        (PORT ena (752:752:752) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (536:536:536) (637:637:637))
        (PORT datad (506:506:506) (588:588:588))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (615:615:615))
        (PORT datac (343:343:343) (410:410:410))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (614:614:614))
        (PORT datac (423:423:423) (496:496:496))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (618:618:618))
        (PORT datac (445:445:445) (516:516:516))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (312:312:312) (352:352:352))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1117:1117:1117))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (PORT ena (625:625:625) (684:684:684))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (615:615:615))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (433:433:433) (486:486:486))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1117:1117:1117))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (PORT ena (625:625:625) (684:684:684))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (527:527:527) (621:621:621))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (592:592:592))
        (PORT datab (528:528:528) (621:621:621))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (416:416:416) (468:468:468))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1117:1117:1117))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (PORT ena (625:625:625) (684:684:684))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (620:620:620))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1092:1092:1092) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (550:550:550))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (460:460:460) (538:538:538))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (558:558:558))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (314:314:314))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1106:1106:1106))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (PORT ena (704:704:704) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (557:557:557))
        (PORT datac (115:115:115) (157:157:157))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1106:1106:1106))
        (PORT asdata (444:444:444) (476:476:476))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (PORT ena (704:704:704) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (555:555:555))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (546:546:546))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (119:119:119) (160:160:160))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (548:548:548))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (555:555:555))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (319:319:319))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1106:1106:1106))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1080:1080:1080) (1088:1088:1088))
        (PORT ena (704:704:704) (756:756:756))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (537:537:537))
        (PORT datac (445:445:445) (523:523:523))
        (PORT datad (474:474:474) (536:536:536))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (559:559:559))
        (PORT datac (438:438:438) (509:509:509))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1077:1077:1077) (1083:1083:1083))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (479:479:479))
        (PORT datac (378:378:378) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (481:481:481))
        (PORT datab (118:118:118) (151:151:151))
        (PORT datad (383:383:383) (458:458:458))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (512:512:512))
        (PORT datab (477:477:477) (556:556:556))
        (PORT datac (402:402:402) (476:476:476))
        (PORT datad (363:363:363) (439:439:439))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (504:504:504) (485:485:485))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (295:295:295))
        (PORT datab (168:168:168) (231:231:231))
        (PORT datac (122:122:122) (164:164:164))
        (PORT datad (142:142:142) (188:188:188))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (487:487:487))
        (PORT datab (387:387:387) (475:475:475))
        (PORT datac (107:107:107) (132:132:132))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (504:504:504) (485:485:485))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (300:300:300))
        (PORT datab (162:162:162) (224:224:224))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (141:141:141) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (175:175:175))
        (PORT datab (118:118:118) (157:157:157))
        (PORT datad (154:154:154) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (504:504:504) (485:485:485))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (213:213:213))
        (PORT datad (155:155:155) (207:207:207))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (118:118:118) (157:157:157))
        (PORT datad (121:121:121) (148:148:148))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (504:504:504) (485:485:485))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (301:301:301))
        (PORT datab (165:165:165) (229:229:229))
        (PORT datac (436:436:436) (530:530:530))
        (PORT datad (141:141:141) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2025:2025:2025) (1718:1718:1718))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (434:434:434) (530:530:530))
        (PORT datad (122:122:122) (151:151:151))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (512:512:512))
        (PORT datab (477:477:477) (557:557:557))
        (PORT datad (363:363:363) (440:440:440))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (520:520:520) (561:561:561))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (300:300:300))
        (PORT datab (158:158:158) (220:220:220))
        (PORT datac (440:440:440) (536:536:536))
        (PORT datad (146:146:146) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (170:170:170))
        (PORT datab (133:133:133) (181:181:181))
        (PORT datac (439:439:439) (533:533:533))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (520:520:520) (561:561:561))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (299:299:299))
        (PORT datab (165:165:165) (227:227:227))
        (PORT datac (437:437:437) (534:534:534))
        (PORT datad (141:141:141) (191:191:191))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (189:189:189) (222:222:222))
        (PORT datac (435:435:435) (529:529:529))
        (PORT datad (92:92:92) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (520:520:520) (561:561:561))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (295:295:295))
        (PORT datab (169:169:169) (233:233:233))
        (PORT datac (433:433:433) (530:530:530))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (559:559:559))
        (PORT datab (133:133:133) (180:180:180))
        (PORT datac (93:93:93) (114:114:114))
        (PORT datad (120:120:120) (144:144:144))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1125:1125:1125))
        (PORT asdata (336:336:336) (364:364:364))
        (PORT ena (435:435:435) (463:463:463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (468:468:468))
        (PORT datab (128:128:128) (176:176:176))
        (PORT datad (370:370:370) (437:437:437))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (198:198:198))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (763:763:763))
        (PORT datab (564:564:564) (660:660:660))
        (PORT datac (650:650:650) (748:748:748))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (684:684:684))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (288:288:288))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (545:545:545) (602:602:602))
        (PORT sload (402:402:402) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (197:197:197))
        (PORT datab (139:139:139) (192:192:192))
        (PORT datac (125:125:125) (171:171:171))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (295:295:295))
        (PORT datab (639:639:639) (739:739:739))
        (PORT datac (548:548:548) (639:639:639))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (102:102:102) (122:122:122))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (547:547:547) (603:603:603))
        (PORT sload (402:402:402) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (546:546:546) (602:602:602))
        (PORT sload (402:402:402) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (544:544:544) (601:601:601))
        (PORT sload (402:402:402) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1146:1146:1146))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (545:545:545) (601:601:601))
        (PORT sload (402:402:402) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (200:200:200))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datac (129:129:129) (174:174:174))
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datac (211:211:211) (272:272:272))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1141:1141:1141))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (605:605:605) (658:658:658))
        (PORT sload (402:402:402) (441:441:441))
        (PORT ena (640:640:640) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1167:1167:1167))
        (PORT asdata (670:670:670) (737:737:737))
        (PORT ena (1262:1262:1262) (1398:1398:1398))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (244:244:244))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1121:1121:1121))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1077:1077:1077) (1253:1253:1253))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT asdata (369:369:369) (415:415:415))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (637:637:637) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (474:474:474) (565:565:565))
        (PORT datad (301:301:301) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1155:1155:1155) (1294:1294:1294))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1077:1077:1077) (1253:1253:1253))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (412:412:412))
        (PORT datab (488:488:488) (589:589:589))
        (PORT datad (301:301:301) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1870:1870:1870) (2086:2086:2086))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1318:1318:1318))
        (PORT datac (195:195:195) (246:246:246))
        (PORT datad (193:193:193) (240:240:240))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2198:2198:2198) (2439:2439:2439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1014:1014:1014) (1189:1189:1189))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (918:918:918) (1072:1072:1072))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1870:1870:1870) (2086:2086:2086))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (918:918:918) (1073:1073:1073))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1155:1155:1155) (1294:1294:1294))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (258:258:258))
        (PORT datac (1131:1131:1131) (1295:1295:1295))
        (PORT datad (196:196:196) (244:244:244))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2198:2198:2198) (2439:2439:2439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1020:1020:1020) (1192:1192:1192))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT asdata (1143:1143:1143) (1282:1282:1282))
        (PORT ena (1870:1870:1870) (2086:2086:2086))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT asdata (1140:1140:1140) (1279:1279:1279))
        (PORT ena (1155:1155:1155) (1294:1294:1294))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (274:274:274))
        (PORT datac (1127:1127:1127) (1289:1289:1289))
        (PORT datad (183:183:183) (225:225:225))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2198:2198:2198) (2439:2439:2439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (363:363:363))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2083:2083:2083) (2373:2373:2373))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1870:1870:1870) (2086:2086:2086))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2080:2080:2080) (2370:2370:2370))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1155:1155:1155) (1294:1294:1294))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (274:274:274))
        (PORT datac (1124:1124:1124) (1286:1286:1286))
        (PORT datad (193:193:193) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2198:2198:2198) (2439:2439:2439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT asdata (948:948:948) (1083:1083:1083))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (566:566:566) (646:646:646))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1550:1550:1550) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (566:566:566) (646:646:646))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1153:1153:1153) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (670:670:670))
        (PORT datac (1124:1124:1124) (1291:1291:1291))
        (PORT datad (571:571:571) (667:667:667))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2198:2198:2198) (2439:2439:2439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1330:1330:1330) (1529:1529:1529))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1550:1550:1550) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1332:1332:1332) (1530:1530:1530))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1153:1153:1153) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (259:259:259))
        (PORT datac (983:983:983) (1131:1131:1131))
        (PORT datad (195:195:195) (242:242:242))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1919:1919:1919) (2135:2135:2135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT asdata (897:897:897) (1017:1017:1017))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (574:574:574) (660:660:660))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1550:1550:1550) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (573:573:573) (658:658:658))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1153:1153:1153) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (269:269:269))
        (PORT datac (985:985:985) (1132:1132:1132))
        (PORT datad (185:185:185) (229:229:229))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1919:1919:1919) (2135:2135:2135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (352:352:352) (426:426:426))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1096:1096:1096))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT asdata (1125:1125:1125) (1309:1309:1309))
        (PORT ena (1550:1550:1550) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT asdata (1125:1125:1125) (1309:1309:1309))
        (PORT ena (1153:1153:1153) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (1149:1149:1149))
        (PORT datab (201:201:201) (255:255:255))
        (PORT datac (185:185:185) (234:234:234))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1919:1919:1919) (2135:2135:2135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT asdata (1756:1756:1756) (2026:2026:2026))
        (PORT ena (1153:1153:1153) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT asdata (1758:1758:1758) (2028:2028:2028))
        (PORT ena (1550:1550:1550) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (1152:1152:1152))
        (PORT datac (186:186:186) (232:232:232))
        (PORT datad (193:193:193) (240:240:240))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1919:1919:1919) (2135:2135:2135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1483:1483:1483) (1710:1710:1710))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1550:1550:1550) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1481:1481:1481) (1708:1708:1708))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1153:1153:1153) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (197:197:197) (253:253:253))
        (PORT datac (976:976:976) (1122:1122:1122))
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1919:1919:1919) (2135:2135:2135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2305:2305:2305) (2646:2646:2646))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1280:1280:1280) (1436:1436:1436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2306:2306:2306) (2648:2648:2648))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1752:1752:1752) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (585:585:585) (674:674:674))
        (PORT datac (976:976:976) (1122:1122:1122))
        (PORT datad (580:580:580) (680:680:680))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1919:1919:1919) (2135:2135:2135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1886:1886:1886) (2133:2133:2133))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1752:1752:1752) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1888:1888:1888) (2135:2135:2135))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1280:1280:1280) (1436:1436:1436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[17\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (264:264:264))
        (PORT datac (1135:1135:1135) (1310:1310:1310))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2187:2187:2187) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT asdata (2324:2324:2324) (2586:2586:2586))
        (PORT ena (1752:1752:1752) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT asdata (2322:2322:2322) (2585:2585:2585))
        (PORT ena (1280:1280:1280) (1436:1436:1436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[18\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1337:1337:1337))
        (PORT datab (218:218:218) (276:276:276))
        (PORT datac (200:200:200) (253:253:253))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2187:2187:2187) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT asdata (2051:2051:2051) (2334:2334:2334))
        (PORT ena (1752:1752:1752) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT asdata (2049:2049:2049) (2332:2332:2332))
        (PORT ena (1280:1280:1280) (1436:1436:1436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[19\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1336:1336:1336))
        (PORT datab (328:328:328) (398:398:398))
        (PORT datac (201:201:201) (256:256:256))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2187:2187:2187) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1964:1964:1964) (2241:2241:2241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1280:1280:1280) (1436:1436:1436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1966:1966:1966) (2242:2242:2242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1752:1752:1752) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[20\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (265:265:265))
        (PORT datab (216:216:216) (274:274:274))
        (PORT datac (1129:1129:1129) (1304:1304:1304))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2187:2187:2187) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT asdata (1465:1465:1465) (1709:1709:1709))
        (PORT ena (1870:1870:1870) (2086:2086:2086))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT asdata (1469:1469:1469) (1713:1713:1713))
        (PORT ena (1155:1155:1155) (1294:1294:1294))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[21\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (359:359:359))
        (PORT datac (1127:1127:1127) (1301:1301:1301))
        (PORT datad (284:284:284) (333:333:333))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2187:2187:2187) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT asdata (2153:2153:2153) (2445:2445:2445))
        (PORT ena (1752:1752:1752) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT asdata (2152:2152:2152) (2444:2444:2444))
        (PORT ena (1280:1280:1280) (1436:1436:1436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[22\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1324:1324:1324))
        (PORT datab (203:203:203) (262:262:262))
        (PORT datac (202:202:202) (257:257:257))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2187:2187:2187) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT asdata (1915:1915:1915) (2171:2171:2171))
        (PORT ena (1752:1752:1752) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT asdata (1911:1911:1911) (2167:2167:2167))
        (PORT ena (1280:1280:1280) (1436:1436:1436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[23\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (286:286:286))
        (PORT datac (1130:1130:1130) (1309:1309:1309))
        (PORT datad (199:199:199) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2187:2187:2187) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (726:726:726) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1160:1160:1160))
        (PORT asdata (1466:1466:1466) (1627:1627:1627))
        (PORT ena (1142:1142:1142) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[24\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (192:192:192))
        (PORT datac (765:765:765) (881:881:881))
        (PORT datad (350:350:350) (417:417:417))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1262:1262:1262) (1398:1398:1398))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (455:455:455) (528:528:528))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1117:1117:1117) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1727:1727:1727))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (817:817:817) (951:951:951))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1526:1526:1526) (1730:1730:1730))
        (PORT datab (129:129:129) (178:178:178))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1728:1728:1728))
        (PORT datab (131:131:131) (181:181:181))
        (PORT datac (118:118:118) (161:161:161))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1523:1523:1523) (1731:1731:1731))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1526:1526:1526) (1729:1729:1729))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (116:116:116) (157:157:157))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1726:1726:1726))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (119:119:119) (160:160:160))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1727:1727:1727))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1748:1748:1748) (1990:1990:1990))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1752:1752:1752) (1949:1949:1949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1746:1746:1746) (1988:1988:1988))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1280:1280:1280) (1436:1436:1436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (263:263:263))
        (PORT datac (1133:1133:1133) (1306:1306:1306))
        (PORT datad (191:191:191) (238:238:238))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2187:2187:2187) (2417:2417:2417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1730:1730:1730))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1131:1131:1131) (1138:1138:1138))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (183:183:183))
        (PORT datab (600:600:600) (693:693:693))
        (PORT datac (1250:1250:1250) (1408:1408:1408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (1249:1249:1249) (1406:1406:1406))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1439:1439:1439))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (117:117:117) (158:158:158))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (1250:1250:1250) (1409:1409:1409))
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (351:351:351) (416:416:416))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1096:1096:1096))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1364:1364:1364) (1555:1555:1555))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1153:1153:1153) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1360:1360:1360) (1551:1551:1551))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1550:1550:1550) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (270:270:270))
        (PORT datab (198:198:198) (253:253:253))
        (PORT datac (982:982:982) (1129:1129:1129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1919:1919:1919) (2135:2135:2135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (1250:1250:1250) (1408:1408:1408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (357:357:357) (431:431:431))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1096:1096:1096))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT asdata (1476:1476:1476) (1638:1638:1638))
        (PORT ena (1153:1153:1153) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT asdata (1476:1476:1476) (1638:1638:1638))
        (PORT ena (1550:1550:1550) (1733:1733:1733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (405:405:405))
        (PORT datab (198:198:198) (254:254:254))
        (PORT datac (982:982:982) (1130:1130:1130))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1919:1919:1919) (2135:2135:2135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (1251:1251:1251) (1409:1409:1409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (177:177:177))
        (PORT datac (1255:1255:1255) (1415:1415:1415))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datac (1249:1249:1249) (1408:1408:1408))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1144:1144:1144) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (1509:1509:1509) (1708:1708:1708))
        (PORT datad (560:560:560) (637:637:637))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (178:178:178))
        (PORT datac (1511:1511:1511) (1709:1709:1709))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT asdata (306:306:306) (345:345:345))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1673:1673:1673) (1924:1924:1924))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1870:1870:1870) (2086:2086:2086))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1669:1669:1669) (1920:1920:1920))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1155:1155:1155) (1294:1294:1294))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1312:1312:1312))
        (PORT datab (195:195:195) (251:251:251))
        (PORT datac (185:185:185) (234:234:234))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2198:2198:2198) (2439:2439:2439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (1510:1510:1510) (1709:1709:1709))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT asdata (1869:1869:1869) (2107:2107:2107))
        (PORT ena (1155:1155:1155) (1294:1294:1294))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT asdata (1868:1868:1868) (2107:2107:2107))
        (PORT ena (1870:1870:1870) (2086:2086:2086))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (257:257:257))
        (PORT datab (197:197:197) (252:252:252))
        (PORT datac (1124:1124:1124) (1287:1287:1287))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2198:2198:2198) (2439:2439:2439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (1506:1506:1506) (1702:1702:1702))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1111:1111:1111))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1514:1514:1514) (1752:1752:1752))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1870:1870:1870) (2086:2086:2086))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1513:1513:1513) (1751:1751:1751))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1155:1155:1155) (1294:1294:1294))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (197:197:197) (253:253:253))
        (PORT datac (1127:1127:1127) (1291:1291:1291))
        (PORT datad (193:193:193) (240:240:240))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2198:2198:2198) (2439:2439:2439))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (1505:1505:1505) (1702:1702:1702))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (1504:1504:1504) (1702:1702:1702))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (1505:1505:1505) (1701:1701:1701))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datac (1504:1504:1504) (1702:1702:1702))
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1132:1132:1132) (1139:1139:1139))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (486:486:486))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1361:1361:1361) (1584:1584:1584))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1969:1969:1969) (1657:1657:1657))
        (PORT datad (673:673:673) (785:785:785))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1095:1095:1095) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (431:431:431))
        (PORT datac (322:322:322) (384:384:384))
        (PORT datad (107:107:107) (127:127:127))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (391:391:391))
        (PORT datab (506:506:506) (596:596:596))
        (PORT datad (328:328:328) (387:387:387))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (206:206:206))
        (PORT datab (360:360:360) (436:436:436))
        (PORT datac (445:445:445) (495:495:495))
        (PORT datad (362:362:362) (412:412:412))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1114:1114:1114))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1088:1088:1088) (1096:1096:1096))
        (PORT ena (637:637:637) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (432:432:432))
        (PORT datac (323:323:323) (386:386:386))
        (PORT datad (106:106:106) (123:123:123))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (471:471:471))
        (PORT datab (362:362:362) (437:437:437))
        (PORT datac (208:208:208) (260:260:260))
        (PORT datad (1957:1957:1957) (1656:1656:1656))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (506:506:506) (543:543:543))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (292:292:292))
        (PORT datab (362:362:362) (436:436:436))
        (PORT datac (361:361:361) (438:438:438))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (506:506:506) (543:543:543))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (288:288:288))
        (PORT datab (361:361:361) (439:439:439))
        (PORT datac (367:367:367) (444:444:444))
        (PORT datad (189:189:189) (235:235:235))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (506:506:506) (543:543:543))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (285:285:285))
        (PORT datab (361:361:361) (436:436:436))
        (PORT datac (365:365:365) (440:440:440))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (506:506:506) (543:543:543))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (288:288:288))
        (PORT datab (361:361:361) (438:438:438))
        (PORT datac (366:366:366) (444:444:444))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (506:506:506) (543:543:543))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (292:292:292))
        (PORT datab (365:365:365) (441:441:441))
        (PORT datac (362:362:362) (436:436:436))
        (PORT datad (299:299:299) (357:357:357))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1144:1144:1144))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (506:506:506) (543:543:543))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (434:434:434))
        (PORT datab (365:365:365) (437:437:437))
        (PORT datac (295:295:295) (333:333:333))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (645:645:645))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (433:433:433))
        (PORT datab (310:310:310) (354:354:354))
        (PORT datac (115:115:115) (156:156:156))
        (PORT datad (346:346:346) (411:411:411))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (645:645:645))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (433:433:433))
        (PORT datab (364:364:364) (436:436:436))
        (PORT datac (294:294:294) (332:332:332))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (645:645:645))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (431:431:431))
        (PORT datab (210:210:210) (269:269:269))
        (PORT datad (485:485:485) (568:568:568))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1108:1108:1108))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1084:1084:1084) (1090:1090:1090))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (376:376:376) (456:456:456))
        (PORT datac (305:305:305) (356:356:356))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (645:645:645))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (380:380:380))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (799:799:799) (924:924:924))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (645:645:645))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datac (307:307:307) (359:359:359))
        (PORT datad (369:369:369) (440:440:440))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (645:645:645))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (613:613:613) (713:713:713))
        (PORT datac (308:308:308) (359:359:359))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (645:645:645))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (429:429:429))
        (PORT datab (368:368:368) (440:440:440))
        (PORT datac (288:288:288) (325:325:325))
        (PORT datad (118:118:118) (153:153:153))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (645:645:645))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (470:470:470))
        (PORT datad (356:356:356) (423:423:423))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (565:565:565))
        (PORT datab (352:352:352) (420:420:420))
        (PORT datac (291:291:291) (342:342:342))
        (PORT datad (96:96:96) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (309:309:309) (362:362:362))
        (PORT datad (109:109:109) (128:128:128))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (645:645:645))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (569:569:569))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (303:303:303) (355:355:355))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (645:645:645))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (567:567:567))
        (PORT datab (354:354:354) (423:423:423))
        (PORT datac (303:303:303) (354:354:354))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (645:645:645))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (294:294:294) (347:347:347))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (516:516:516))
        (PORT datab (494:494:494) (590:590:590))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (424:424:424))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (337:337:337) (411:411:411))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (441:441:441))
        (PORT datac (456:456:456) (513:513:513))
        (PORT datad (405:405:405) (486:486:486))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (526:526:526))
        (PORT datab (2227:2227:2227) (1893:1893:1893))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (200:200:200))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (218:218:218))
        (PORT datac (144:144:144) (198:198:198))
        (PORT datad (139:139:139) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (210:210:210))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (199:199:199))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (211:211:211))
        (PORT datac (630:630:630) (727:727:727))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (157:157:157))
        (PORT datab (172:172:172) (228:228:228))
        (PORT datac (487:487:487) (579:579:579))
        (PORT datad (360:360:360) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (394:394:394) (453:453:453))
        (PORT ena (489:489:489) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (144:144:144))
        (PORT datab (152:152:152) (208:208:208))
        (PORT datac (130:130:130) (178:178:178))
        (PORT datad (189:189:189) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (394:394:394) (453:453:453))
        (PORT ena (489:489:489) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (200:200:200))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (394:394:394) (453:453:453))
        (PORT ena (489:489:489) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (211:211:211))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (394:394:394) (453:453:453))
        (PORT ena (489:489:489) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (394:394:394) (453:453:453))
        (PORT ena (489:489:489) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (610:610:610))
        (PORT datab (348:348:348) (427:427:427))
        (PORT datac (370:370:370) (455:455:455))
        (PORT datad (138:138:138) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (214:214:214))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (139:139:139) (193:193:193))
        (PORT datad (136:136:136) (180:180:180))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (214:214:214))
        (PORT datab (145:145:145) (203:203:203))
        (PORT datac (144:144:144) (193:193:193))
        (PORT datad (139:139:139) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (249:249:249))
        (PORT datab (152:152:152) (208:208:208))
        (PORT datac (371:371:371) (456:456:456))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (480:480:480))
        (PORT datab (2317:2317:2317) (1989:1989:1989))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (191:191:191) (223:223:223))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (158:158:158))
        (PORT datab (172:172:172) (230:230:230))
        (PORT datac (487:487:487) (578:578:578))
        (PORT datad (360:360:360) (434:434:434))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (517:517:517) (557:557:557))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (478:478:478))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (144:144:144) (198:198:198))
        (PORT datad (139:139:139) (184:184:184))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (348:348:348) (427:427:427))
        (PORT datac (497:497:497) (588:588:588))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (517:517:517) (557:557:557))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (145:145:145))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (131:131:131) (177:177:177))
        (PORT datad (224:224:224) (273:273:273))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (212:212:212))
        (PORT datab (108:108:108) (140:140:140))
        (PORT datac (139:139:139) (191:191:191))
        (PORT datad (136:136:136) (180:180:180))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (157:157:157) (211:211:211))
        (PORT datac (626:626:626) (723:723:723))
        (PORT datad (168:168:168) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (434:434:434) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (224:224:224))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (178:178:178) (206:206:206))
        (PORT datad (163:163:163) (209:209:209))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (434:434:434) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (2206:2206:2206) (1879:1879:1879))
        (PORT datad (145:145:145) (190:190:190))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (412:412:412) (505:505:505))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (178:178:178))
        (PORT datad (149:149:149) (190:190:190))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (146:146:146) (189:189:189))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datad (145:145:145) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1133:1133:1133))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (434:434:434) (515:515:515))
        (PORT datac (398:398:398) (471:471:471))
        (PORT datad (348:348:348) (416:416:416))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (355:355:355) (438:438:438))
        (PORT datac (308:308:308) (367:367:367))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (131:131:131))
        (PORT datac (397:397:397) (471:471:471))
        (PORT datad (601:601:601) (698:698:698))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (146:146:146))
        (PORT datab (356:356:356) (438:438:438))
        (PORT datac (308:308:308) (367:367:367))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (395:395:395) (468:468:468))
        (PORT datad (93:93:93) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1110:1110:1110))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (504:504:504) (545:545:545))
        (PORT ena (649:649:649) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (310:310:310) (367:367:367))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (131:131:131) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (389:389:389) (462:462:462))
      )
    )
  )
)
