Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb 19 20:33:28 2024
| Host         : Zenbook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ana_kod_timing_summary_routed.rpt -pb ana_kod_timing_summary_routed.pb -rpx ana_kod_timing_summary_routed.rpx -warn_on_violation
| Design       : ana_kod
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            a_to_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.481ns  (logic 5.390ns (51.428%)  route 5.091ns (48.572%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.007     3.485    D1/sw_IBUF[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.154     3.639 r  D1/a_to_g_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.084     6.722    a_to_g_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758    10.481 r  a_to_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.481    a_to_g[5]
    R10                                                               r  a_to_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            a_to_g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.060ns  (logic 5.178ns (51.471%)  route 4.882ns (48.529%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           1.954     3.431    D1/sw_IBUF[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.124     3.555 r  D1/a_to_g_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.929     6.483    a_to_g_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.060 r  a_to_g_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.060    a_to_g[6]
    T10                                                               r  a_to_g[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            a_to_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.846ns  (logic 5.390ns (54.741%)  route 4.456ns (45.259%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.788     3.267    D1/sw_IBUF[1]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.152     3.419 r  D1/a_to_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.668     6.088    a_to_g_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     9.846 r  a_to_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.846    a_to_g[3]
    K13                                                               r  a_to_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            a_to_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.631ns  (logic 5.162ns (53.602%)  route 4.468ns (46.398%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.788     3.265    D1/sw_IBUF[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.124     3.389 r  D1/a_to_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.681     6.070    a_to_g_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.631 r  a_to_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.631    a_to_g[1]
    T11                                                               r  a_to_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            a_to_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.201ns  (logic 5.095ns (55.368%)  route 4.107ns (44.632%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.007     3.485    D1/sw_IBUF[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.124     3.609 r  D1/a_to_g_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.100     5.708    a_to_g_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.201 r  a_to_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.201    a_to_g[4]
    K16                                                               r  a_to_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            a_to_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.060ns  (logic 5.137ns (56.703%)  route 3.923ns (43.297%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.788     3.267    D1/sw_IBUF[1]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.124     3.391 r  D1/a_to_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.135     5.526    a_to_g_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.060 r  a_to_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.060    a_to_g[2]
    P15                                                               r  a_to_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            a_to_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 5.371ns (60.525%)  route 3.503ns (39.475%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.785     3.265    D1/sw_IBUF[1]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.152     3.417 r  D1/a_to_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.718     5.135    a_to_g_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739     8.874 r  a_to_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.874    a_to_g[0]
    L18                                                               r  a_to_g[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_to_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.601ns (68.547%)  route 0.735ns (31.453%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.373     0.626    D1/sw_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.048     0.674 r  D1/a_to_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.362     1.036    a_to_g_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     2.336 r  a_to_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.336    a_to_g[0]
    L18                                                               r  a_to_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_to_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.532ns (62.369%)  route 0.925ns (37.631%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.374     0.627    D1/sw_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.045     0.672 r  D1/a_to_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.551     1.222    a_to_g_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.457 r  a_to_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.457    a_to_g[2]
    P15                                                               r  a_to_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_to_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.492ns (59.461%)  route 1.017ns (40.539%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.502     0.755    D1/sw_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.045     0.800 r  D1/a_to_g_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.516     1.315    a_to_g_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.510 r  a_to_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.510    a_to_g[4]
    K16                                                               r  a_to_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_to_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.559ns (57.823%)  route 1.137ns (42.177%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.373     0.626    D1/sw_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.671 r  D1/a_to_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.765     1.435    a_to_g_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.697 r  a_to_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.697    a_to_g[1]
    T11                                                               r  a_to_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_to_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.620ns (58.838%)  route 1.133ns (41.162%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.374     0.627    D1/sw_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.049     0.676 r  D1/a_to_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.759     1.435    a_to_g_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     2.753 r  a_to_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.753    a_to_g[3]
    K13                                                               r  a_to_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_to_g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.963ns  (logic 1.575ns (53.167%)  route 1.388ns (46.833%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.499     0.752    D1/sw_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.797 r  D1/a_to_g_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.889     1.686    a_to_g_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.963 r  a_to_g_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.963    a_to_g[6]
    T10                                                               r  a_to_g[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_to_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.062ns  (logic 1.618ns (52.838%)  route 1.444ns (47.162%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.502     0.755    D1/sw_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.044     0.799 r  D1/a_to_g_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.943     1.741    a_to_g_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.321     3.062 r  a_to_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.062    a_to_g[5]
    R10                                                               r  a_to_g[5] (OUT)
  -------------------------------------------------------------------    -------------------





