+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[13]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[13]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[12]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[14]|
| isp_pclk_base_clk_wiz_0_0 |isp_pclk_base_clk_wiz_0_0 |                       base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[4]/D|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[12]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[26]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[30]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[13]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[30]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[31]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[5]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[22]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[6]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[5]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[10]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[7]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[22]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[10]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[20]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[27]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[8]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIADI[14]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[25]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[12]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[31]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIADI[13]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[15]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[14]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[10]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIADI[14]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[29]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[2]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[9]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[15]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[24]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[15]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[1]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[5]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[11]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[21]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[3]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[11]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[14]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[4]|
| isp_pclk_base_clk_wiz_0_0 |isp_pclk_base_clk_wiz_0_0 |                       base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]/D|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[21]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[15]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[10]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[11]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[14]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIADI[13]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIADI[15]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[8]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[0]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[26]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[6]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[10]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[28]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[6]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[28]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[9]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[7]|
| isp_pclk_base_clk_wiz_0_0 |isp_pclk_base_clk_wiz_0_0 |                      base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[10]/D|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[20]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[12]|
| isp_pclk_base_clk_wiz_0_0 |isp_pclk_base_clk_wiz_0_0 |                       base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]/D|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[8]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[4]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[9]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[10]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIBDI[0]|
| isp_pclk_base_clk_wiz_0_0 |isp_pclk_base_clk_wiz_0_0 |                       base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[8]/D|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[27]|
| isp_pclk_base_clk_wiz_0_0 |isp_pclk_base_clk_wiz_0_0 |                       base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[1]/D|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[25]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[6]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIADI[12]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[24]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[8]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[14]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIADI[5]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[11]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[3]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[29]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[2]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[15]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[9]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[19]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[4]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[6]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[7]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIADI[10]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[7]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[19]|
| isp_pclk_base_clk_wiz_0_0 |isp_pclk_base_clk_wiz_0_0 |                       base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[0]/D|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[13]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[13]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[18]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[13]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[15]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIADI[9]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[17]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[18]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[6]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIADI[11]|
| isp_pclk_base_clk_wiz_0_0 |isp_pclk_base_clk_wiz_0_0 |                  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[0]/D|
| isp_pclk_base_clk_wiz_0_0 |isp_pclk_base_clk_wiz_0_0 |                  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[6]/D|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[17]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[10]|
| isp_pclk_base_clk_wiz_0_0 |isp_pclk_base_clk_wiz_0_0 |                  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[1]/D|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[13]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[0]|
| isp_pclk_base_clk_wiz_0_0 |isp_pclk_base_clk_wiz_0_0 |                  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[3]/D|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[1]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[2]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[3]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DIBDI[2]|
| isp_pclk_base_clk_wiz_0_0 |isp_pclk_base_clk_wiz_0_0 |                  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/c_reg_reg[7]/D|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[23]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[16]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[8]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[5]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[23]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIADI[8]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[16]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[15]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[12]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[11]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[8]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DIBDI[6]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[3]|
| isp_pclk_base_clk_wiz_0_0 |               clk_fpga_1 |base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIADI[7]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
