From 90c59f6792f56f11fc48d010cad558cd085da73d Mon Sep 17 00:00:00 2001
From: Tom Englund <tomenglund26@gmail.com>
Date: Wed, 27 Jan 2021 10:13:30 +0100
Subject: [PATCH] delay tRWSR on 1066

---
 src/northbridge/intel/sandybridge/raminit_common.c | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/src/northbridge/intel/sandybridge/raminit_common.c b/src/northbridge/intel/sandybridge/raminit_common.c
index 97ad4b167c..ad9df0cea9 100644
--- a/src/northbridge/intel/sandybridge/raminit_common.c
+++ b/src/northbridge/intel/sandybridge/raminit_common.c
@@ -2839,6 +2839,7 @@ void set_read_write_timings(ramctr_timing *ctrl)
 {
 	/* Use a larger delay when running fast to improve stability */
 	const u32 tRWDRDD_inc = ctrl->tCK <= TCK_1066MHZ ? 4 : 2;
+	const u32 tRWSR_inc = ctrl->tCK <= TCK_1066MHZ ? 4 : 2;
 
 	int channel, slotrank;
 
@@ -2864,7 +2865,7 @@ void set_read_write_timings(ramctr_timing *ctrl)
 			.tWWDD   = val,
 			.tRWDRDD = ctrl->ref_card_offset[channel] + tRWDRDD_inc,
 			.tWRDRDD = tWRDRDD,
-			.tRWSR   = 2,
+			.tRWSR   = tRWSR_inc,
 			.dec_wrd = 1,
 		};
 		MCHBAR32(TC_RWP_ch(channel)) = tc_rwp.raw;
-- 
2.30.0

