Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Dec  3 10:52:03 2023
| Host         : xjh-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s100-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.442        0.000                      0                  401        0.151        0.000                      0                  401        4.500        0.000                       0                   202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.442        0.000                      0                  401        0.151        0.000                      0                  401        4.500        0.000                       0                   202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.642ns (19.122%)  route 2.715ns (80.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 15.164 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.794     5.392    present_encrypt_inst/clk
    SLICE_X8Y177         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.265     6.175    present_encrypt_inst/done
    SLICE_X9Y177         LUT2 (Prop_lut2_I1_O)        0.124     6.299 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.450     8.749    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.747    15.164    present_encrypt_inst/clk
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[17]/C
                         clock pessimism              0.268    15.432    
                         clock uncertainty           -0.035    15.397    
    SLICE_X3Y177         FDRE (Setup_fdre_C_CE)      -0.205    15.192    present_encrypt_inst/key_state_reg[17]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[84]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.642ns (19.122%)  route 2.715ns (80.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 15.164 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.794     5.392    present_encrypt_inst/clk
    SLICE_X8Y177         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.265     6.175    present_encrypt_inst/done
    SLICE_X9Y177         LUT2 (Prop_lut2_I1_O)        0.124     6.299 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.450     8.749    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[84]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.747    15.164    present_encrypt_inst/clk
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[84]/C
                         clock pessimism              0.268    15.432    
                         clock uncertainty           -0.035    15.397    
    SLICE_X3Y177         FDRE (Setup_fdre_C_CE)      -0.205    15.192    present_encrypt_inst/key_state_reg[84]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[85]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.642ns (19.122%)  route 2.715ns (80.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 15.164 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.794     5.392    present_encrypt_inst/clk
    SLICE_X8Y177         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.265     6.175    present_encrypt_inst/done
    SLICE_X9Y177         LUT2 (Prop_lut2_I1_O)        0.124     6.299 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.450     8.749    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[85]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.747    15.164    present_encrypt_inst/clk
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[85]/C
                         clock pessimism              0.268    15.432    
                         clock uncertainty           -0.035    15.397    
    SLICE_X3Y177         FDRE (Setup_fdre_C_CE)      -0.205    15.192    present_encrypt_inst/key_state_reg[85]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/state_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.642ns (19.122%)  route 2.715ns (80.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 15.164 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.794     5.392    present_encrypt_inst/clk
    SLICE_X8Y177         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.265     6.175    present_encrypt_inst/done
    SLICE_X9Y177         LUT2 (Prop_lut2_I1_O)        0.124     6.299 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.450     8.749    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/state_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.747    15.164    present_encrypt_inst/clk
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/state_reg[21]/C
                         clock pessimism              0.268    15.432    
                         clock uncertainty           -0.035    15.397    
    SLICE_X3Y177         FDRE (Setup_fdre_C_CE)      -0.205    15.192    present_encrypt_inst/state_reg[21]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 present_encrypt_inst/key_state_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/state_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.704ns (20.766%)  route 2.686ns (79.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 15.165 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.875     5.473    present_encrypt_inst/clk
    SLICE_X7Y180         FDRE                                         r  present_encrypt_inst/key_state_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y180         FDRE (Prop_fdre_C_Q)         0.456     5.929 r  present_encrypt_inst/key_state_reg[82]/Q
                         net (fo=2, routed)           1.195     7.124    present_encrypt_inst/key_shift[15]
    SLICE_X8Y180         LUT2 (Prop_lut2_I0_O)        0.124     7.248 r  present_encrypt_inst/ciphertext[52]_INST_0_i_3/O
                         net (fo=8, routed)           1.491     8.739    present_encrypt_inst/ciphertext[52]_INST_0_i_3_n_0
    SLICE_X4Y180         LUT6 (Prop_lut6_I1_O)        0.124     8.863 r  present_encrypt_inst/state[36]_i_1/O
                         net (fo=1, routed)           0.000     8.863    present_encrypt_inst/state[36]_i_1_n_0
    SLICE_X4Y180         FDRE                                         r  present_encrypt_inst/state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.748    15.165    present_encrypt_inst/clk
    SLICE_X4Y180         FDRE                                         r  present_encrypt_inst/state_reg[36]/C
                         clock pessimism              0.284    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X4Y180         FDRE (Setup_fdre_C_D)        0.029    15.443    present_encrypt_inst/state_reg[36]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_next0__2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.642ns (19.711%)  route 2.615ns (80.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.794     5.392    present_encrypt_inst/clk
    SLICE_X8Y177         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.265     6.175    present_encrypt_inst/done
    SLICE_X9Y177         LUT2 (Prop_lut2_I1_O)        0.124     6.299 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.350     8.649    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X2Y179         FDRE                                         r  present_encrypt_inst/key_state_next0__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.750    15.167    present_encrypt_inst/clk
    SLICE_X2Y179         FDRE                                         r  present_encrypt_inst/key_state_next0__2/C
                         clock pessimism              0.268    15.435    
                         clock uncertainty           -0.035    15.400    
    SLICE_X2Y179         FDRE (Setup_fdre_C_CE)      -0.169    15.231    present_encrypt_inst/key_state_next0__2
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[123]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.642ns (19.711%)  route 2.615ns (80.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.794     5.392    present_encrypt_inst/clk
    SLICE_X8Y177         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.265     6.175    present_encrypt_inst/done
    SLICE_X9Y177         LUT2 (Prop_lut2_I1_O)        0.124     6.299 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.350     8.649    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X2Y179         FDRE                                         r  present_encrypt_inst/key_state_reg[123]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.750    15.167    present_encrypt_inst/clk
    SLICE_X2Y179         FDRE                                         r  present_encrypt_inst/key_state_reg[123]/C
                         clock pessimism              0.268    15.435    
                         clock uncertainty           -0.035    15.400    
    SLICE_X2Y179         FDRE (Setup_fdre_C_CE)      -0.169    15.231    present_encrypt_inst/key_state_reg[123]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/state_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.642ns (19.711%)  route 2.615ns (80.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.794     5.392    present_encrypt_inst/clk
    SLICE_X8Y177         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.265     6.175    present_encrypt_inst/done
    SLICE_X9Y177         LUT2 (Prop_lut2_I1_O)        0.124     6.299 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.350     8.649    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X2Y179         FDRE                                         r  present_encrypt_inst/state_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.750    15.167    present_encrypt_inst/clk
    SLICE_X2Y179         FDRE                                         r  present_encrypt_inst/state_reg[31]/C
                         clock pessimism              0.268    15.435    
                         clock uncertainty           -0.035    15.400    
    SLICE_X2Y179         FDRE (Setup_fdre_C_CE)      -0.169    15.231    present_encrypt_inst/state_reg[31]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/state_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.642ns (19.711%)  route 2.615ns (80.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.794     5.392    present_encrypt_inst/clk
    SLICE_X8Y177         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.265     6.175    present_encrypt_inst/done
    SLICE_X9Y177         LUT2 (Prop_lut2_I1_O)        0.124     6.299 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.350     8.649    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X2Y179         FDRE                                         r  present_encrypt_inst/state_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.750    15.167    present_encrypt_inst/clk
    SLICE_X2Y179         FDRE                                         r  present_encrypt_inst/state_reg[62]/C
                         clock pessimism              0.268    15.435    
                         clock uncertainty           -0.035    15.400    
    SLICE_X2Y179         FDRE (Setup_fdre_C_CE)      -0.169    15.231    present_encrypt_inst/state_reg[62]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 present_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.642ns (19.954%)  route 2.575ns (80.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 15.166 - 10.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.794     5.392    present_encrypt_inst/clk
    SLICE_X8Y177         FDRE                                         r  present_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  present_encrypt_inst/done_reg/Q
                         net (fo=2, routed)           0.265     6.175    present_encrypt_inst/done
    SLICE_X9Y177         LUT2 (Prop_lut2_I1_O)        0.124     6.299 r  present_encrypt_inst/key_state[127]_i_1/O
                         net (fo=192, routed)         2.310     8.610    present_encrypt_inst/key_state[127]_i_1_n_0
    SLICE_X3Y178         FDRE                                         r  present_encrypt_inst/key_state_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.749    15.166    present_encrypt_inst/clk
    SLICE_X3Y178         FDRE                                         r  present_encrypt_inst/key_state_reg[18]/C
                         clock pessimism              0.268    15.434    
                         clock uncertainty           -0.035    15.399    
    SLICE_X3Y178         FDRE (Setup_fdre_C_CE)      -0.205    15.194    present_encrypt_inst/key_state_reg[18]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  6.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 present_encrypt_inst/r0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.641     1.563    present_encrypt_inst/clk
    SLICE_X9Y177         FDRE                                         r  present_encrypt_inst/r0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  present_encrypt_inst/r0_reg[6]/Q
                         net (fo=3, routed)           0.098     1.802    present_encrypt_inst/r0_reg__0[6]
    SLICE_X8Y177         LUT4 (Prop_lut4_I1_O)        0.045     1.847 r  present_encrypt_inst/done_i_1/O
                         net (fo=1, routed)           0.000     1.847    present_encrypt_inst/p_0_in__1
    SLICE_X8Y177         FDRE                                         r  present_encrypt_inst/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.914     2.082    present_encrypt_inst/clk
    SLICE_X8Y177         FDRE                                         r  present_encrypt_inst/done_reg/C
                         clock pessimism             -0.506     1.576    
    SLICE_X8Y177         FDRE (Hold_fdre_C_D)         0.120     1.696    present_encrypt_inst/done_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 present_encrypt_inst/key_state_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_next0__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.847%)  route 0.132ns (41.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.671     1.593    present_encrypt_inst/clk
    SLICE_X1Y179         FDRE                                         r  present_encrypt_inst/key_state_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.141     1.734 r  present_encrypt_inst/key_state_reg[126]/Q
                         net (fo=2, routed)           0.132     1.866    present_encrypt_inst/key_shift[59]
    SLICE_X2Y179         LUT3 (Prop_lut3_I0_O)        0.048     1.914 r  present_encrypt_inst/key_state_next0__2_i_1/O
                         net (fo=1, routed)           0.000     1.914    present_encrypt_inst/key_state_next0__2_i_1_n_0
    SLICE_X2Y179         FDRE                                         r  present_encrypt_inst/key_state_next0__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.945     2.113    present_encrypt_inst/clk
    SLICE_X2Y179         FDRE                                         r  present_encrypt_inst/key_state_next0__2/C
                         clock pessimism             -0.506     1.607    
    SLICE_X2Y179         FDRE (Hold_fdre_C_D)         0.133     1.740    present_encrypt_inst/key_state_next0__2
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 present_encrypt_inst/key_state_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.768%)  route 0.138ns (42.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.674     1.596    present_encrypt_inst/clk
    SLICE_X3Y182         FDRE                                         r  present_encrypt_inst/key_state_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y182         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  present_encrypt_inst/key_state_reg[106]/Q
                         net (fo=2, routed)           0.138     1.875    present_encrypt_inst/key_shift[39]
    SLICE_X3Y183         LUT3 (Prop_lut3_I0_O)        0.048     1.923 r  present_encrypt_inst/key_state[39]_i_1/O
                         net (fo=1, routed)           0.000     1.923    present_encrypt_inst/p_0_in__0[39]
    SLICE_X3Y183         FDRE                                         r  present_encrypt_inst/key_state_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.949     2.117    present_encrypt_inst/clk
    SLICE_X3Y183         FDRE                                         r  present_encrypt_inst/key_state_reg[39]/C
                         clock pessimism             -0.506     1.611    
    SLICE_X3Y183         FDRE (Hold_fdre_C_D)         0.105     1.716    present_encrypt_inst/key_state_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 present_encrypt_inst/key_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_next0__5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.299%)  route 0.156ns (42.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.641     1.563    present_encrypt_inst/clk
    SLICE_X8Y178         FDRE                                         r  present_encrypt_inst/key_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.164     1.727 r  present_encrypt_inst/key_state_reg[3]/Q
                         net (fo=2, routed)           0.156     1.883    present_encrypt_inst/key_shift[64]
    SLICE_X10Y179        LUT4 (Prop_lut4_I1_O)        0.045     1.928 r  present_encrypt_inst/key_state_next0__5_i_1/O
                         net (fo=1, routed)           0.000     1.928    present_encrypt_inst/key_state_next0__5_i_1_n_0
    SLICE_X10Y179        FDRE                                         r  present_encrypt_inst/key_state_next0__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.916     2.084    present_encrypt_inst/clk
    SLICE_X10Y179        FDRE                                         r  present_encrypt_inst/key_state_next0__5/C
                         clock pessimism             -0.484     1.600    
    SLICE_X10Y179        FDRE (Hold_fdre_C_D)         0.120     1.720    present_encrypt_inst/key_state_next0__5
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 present_encrypt_inst/r0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/r0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.641     1.563    present_encrypt_inst/clk
    SLICE_X10Y177        FDRE                                         r  present_encrypt_inst/r0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y177        FDRE (Prop_fdre_C_Q)         0.164     1.727 r  present_encrypt_inst/r0_reg[5]/Q
                         net (fo=4, routed)           0.149     1.876    present_encrypt_inst/r0_reg__0[5]
    SLICE_X10Y177        LUT6 (Prop_lut6_I5_O)        0.045     1.921 r  present_encrypt_inst/r0[5]_i_1/O
                         net (fo=1, routed)           0.000     1.921    present_encrypt_inst/p_0_in__2[5]
    SLICE_X10Y177        FDRE                                         r  present_encrypt_inst/r0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.914     2.082    present_encrypt_inst/clk
    SLICE_X10Y177        FDRE                                         r  present_encrypt_inst/r0_reg[5]/C
                         clock pessimism             -0.519     1.563    
    SLICE_X10Y177        FDRE (Hold_fdre_C_D)         0.121     1.684    present_encrypt_inst/r0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 present_encrypt_inst/r0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/r0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.641     1.563    present_encrypt_inst/clk
    SLICE_X9Y177         FDRE                                         r  present_encrypt_inst/r0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  present_encrypt_inst/r0_reg[6]/Q
                         net (fo=3, routed)           0.167     1.871    present_encrypt_inst/r0_reg__0[6]
    SLICE_X9Y177         LUT4 (Prop_lut4_I0_O)        0.042     1.913 r  present_encrypt_inst/r0[7]_i_3/O
                         net (fo=1, routed)           0.000     1.913    present_encrypt_inst/p_0_in__2[7]
    SLICE_X9Y177         FDRE                                         r  present_encrypt_inst/r0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.914     2.082    present_encrypt_inst/clk
    SLICE_X9Y177         FDRE                                         r  present_encrypt_inst/r0_reg[7]/C
                         clock pessimism             -0.519     1.563    
    SLICE_X9Y177         FDRE (Hold_fdre_C_D)         0.107     1.670    present_encrypt_inst/r0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 present_encrypt_inst/key_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_next0__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.457%)  route 0.214ns (53.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.645     1.567    present_encrypt_inst/clk
    SLICE_X9Y182         FDRE                                         r  present_encrypt_inst/key_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  present_encrypt_inst/key_state_reg[5]/Q
                         net (fo=2, routed)           0.214     1.923    present_encrypt_inst/key_shift[66]
    SLICE_X10Y180        LUT4 (Prop_lut4_I1_O)        0.045     1.968 r  present_encrypt_inst/key_state_next0__3_i_1/O
                         net (fo=1, routed)           0.000     1.968    present_encrypt_inst/key_state_next0__3_i_1_n_0
    SLICE_X10Y180        FDRE                                         r  present_encrypt_inst/key_state_next0__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.917     2.085    present_encrypt_inst/clk
    SLICE_X10Y180        FDRE                                         r  present_encrypt_inst/key_state_next0__3/C
                         clock pessimism             -0.484     1.601    
    SLICE_X10Y180        FDRE (Hold_fdre_C_D)         0.121     1.722    present_encrypt_inst/key_state_next0__3
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 present_encrypt_inst/key_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_next0__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.839%)  route 0.146ns (41.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.639     1.561    present_encrypt_inst/clk
    SLICE_X8Y176         FDRE                                         r  present_encrypt_inst/key_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.164     1.725 r  present_encrypt_inst/key_state_reg[4]/Q
                         net (fo=2, routed)           0.146     1.871    present_encrypt_inst/key_shift[65]
    SLICE_X9Y176         LUT4 (Prop_lut4_I1_O)        0.045     1.916 r  present_encrypt_inst/key_state_next0__4_i_1/O
                         net (fo=1, routed)           0.000     1.916    present_encrypt_inst/key_state_next0__4_i_1_n_0
    SLICE_X9Y176         FDRE                                         r  present_encrypt_inst/key_state_next0__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.912     2.080    present_encrypt_inst/clk
    SLICE_X9Y176         FDRE                                         r  present_encrypt_inst/key_state_next0__4/C
                         clock pessimism             -0.506     1.574    
    SLICE_X9Y176         FDRE (Hold_fdre_C_D)         0.091     1.665    present_encrypt_inst/key_state_next0__4
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 present_encrypt_inst/key_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_next0__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.643     1.565    present_encrypt_inst/clk
    SLICE_X11Y180        FDRE                                         r  present_encrypt_inst/key_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y180        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  present_encrypt_inst/key_state_reg[0]/Q
                         net (fo=1, routed)           0.158     1.864    present_encrypt_inst/key_state_reg_n_0_[0]
    SLICE_X11Y180        LUT3 (Prop_lut3_I0_O)        0.045     1.909 r  present_encrypt_inst/key_state_next0__0_i_1/O
                         net (fo=1, routed)           0.000     1.909    present_encrypt_inst/key_state_next0__0_i_1_n_0
    SLICE_X11Y180        FDRE                                         r  present_encrypt_inst/key_state_next0__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.917     2.085    present_encrypt_inst/clk
    SLICE_X11Y180        FDRE                                         r  present_encrypt_inst/key_state_next0__0/C
                         clock pessimism             -0.520     1.565    
    SLICE_X11Y180        FDRE (Hold_fdre_C_D)         0.092     1.657    present_encrypt_inst/key_state_next0__0
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 present_encrypt_inst/key_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            present_encrypt_inst/key_state_next0__6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.918%)  route 0.201ns (49.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.639     1.561    present_encrypt_inst/clk
    SLICE_X8Y176         FDRE                                         r  present_encrypt_inst/key_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.164     1.725 r  present_encrypt_inst/key_state_reg[2]/Q
                         net (fo=1, routed)           0.201     1.927    present_encrypt_inst/key_shift[63]
    SLICE_X10Y178        LUT4 (Prop_lut4_I1_O)        0.045     1.972 r  present_encrypt_inst/key_state_next0__6_i_1/O
                         net (fo=1, routed)           0.000     1.972    present_encrypt_inst/key_state_next0__6_i_1_n_0
    SLICE_X10Y178        FDRE                                         r  present_encrypt_inst/key_state_next0__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.915     2.083    present_encrypt_inst/clk
    SLICE_X10Y178        FDRE                                         r  present_encrypt_inst/key_state_next0__6/C
                         clock pessimism             -0.484     1.599    
    SLICE_X10Y178        FDRE (Hold_fdre_C_D)         0.120     1.719    present_encrypt_inst/key_state_next0__6
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y177   present_encrypt_inst/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y178   present_encrypt_inst/key_state_next0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y180  present_encrypt_inst/key_state_next0__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y180   present_encrypt_inst/key_state_next0__1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y179   present_encrypt_inst/key_state_next0__2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y180  present_encrypt_inst/key_state_next0__3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y176   present_encrypt_inst/key_state_next0__4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y179  present_encrypt_inst/key_state_next0__5/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y178  present_encrypt_inst/key_state_next0__6/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y177   present_encrypt_inst/done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y177   present_encrypt_inst/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y178   present_encrypt_inst/key_state_next0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y178   present_encrypt_inst/key_state_next0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y180  present_encrypt_inst/key_state_next0__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y180  present_encrypt_inst/key_state_next0__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y180   present_encrypt_inst/key_state_next0__1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y180   present_encrypt_inst/key_state_next0__1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y179   present_encrypt_inst/key_state_next0__2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y179   present_encrypt_inst/key_state_next0__2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y177   present_encrypt_inst/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y177   present_encrypt_inst/done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y178   present_encrypt_inst/key_state_next0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y178   present_encrypt_inst/key_state_next0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y180  present_encrypt_inst/key_state_next0__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y180  present_encrypt_inst/key_state_next0__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y180   present_encrypt_inst/key_state_next0__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y180   present_encrypt_inst/key_state_next0__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y179   present_encrypt_inst/key_state_next0__2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y179   present_encrypt_inst/key_state_next0__2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           392 Endpoints
Min Delay           392 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.468ns  (logic 1.677ns (22.455%)  route 5.791ns (77.545%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         4.984     6.508    present_encrypt_inst/rst_n
    SLICE_X6Y181         LUT3 (Prop_lut3_I1_O)        0.153     6.661 r  present_encrypt_inst/key_state[12]_i_1/O
                         net (fo=1, routed)           0.807     7.468    present_encrypt_inst/p_0_in__0[12]
    SLICE_X6Y181         FDRE                                         r  present_encrypt_inst/key_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.749     5.166    present_encrypt_inst/clk
    SLICE_X6Y181         FDRE                                         r  present_encrypt_inst/key_state_reg[12]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 1.674ns (23.391%)  route 5.482ns (76.609%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         4.921     6.445    present_encrypt_inst/rst_n
    SLICE_X6Y182         LUT3 (Prop_lut3_I1_O)        0.150     6.595 r  present_encrypt_inst/key_state[6]_i_1/O
                         net (fo=1, routed)           0.562     7.156    present_encrypt_inst/p_0_in__0[6]
    SLICE_X8Y181         FDRE                                         r  present_encrypt_inst/key_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.672     5.089    present_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  present_encrypt_inst/key_state_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.646ns  (logic 1.648ns (24.797%)  route 4.998ns (75.203%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         4.998     6.522    present_encrypt_inst/rst_n
    SLICE_X6Y181         LUT6 (Prop_lut6_I4_O)        0.124     6.646 r  present_encrypt_inst/state[6]_i_1/O
                         net (fo=1, routed)           0.000     6.646    present_encrypt_inst/state[6]_i_1_n_0
    SLICE_X6Y181         FDRE                                         r  present_encrypt_inst/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.749     5.166    present_encrypt_inst/clk
    SLICE_X6Y181         FDRE                                         r  present_encrypt_inst/state_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.418ns  (logic 1.676ns (26.112%)  route 4.742ns (73.888%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         4.742     6.266    present_encrypt_inst/rst_n
    SLICE_X8Y181         LUT3 (Prop_lut3_I1_O)        0.152     6.418 r  present_encrypt_inst/key_state[115]_i_1/O
                         net (fo=1, routed)           0.000     6.418    present_encrypt_inst/p_0_in__0[115]
    SLICE_X8Y181         FDRE                                         r  present_encrypt_inst/key_state_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.672     5.089    present_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  present_encrypt_inst/key_state_reg[115]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.390ns  (logic 1.648ns (25.789%)  route 4.742ns (74.211%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         4.742     6.266    present_encrypt_inst/rst_n
    SLICE_X8Y181         LUT3 (Prop_lut3_I1_O)        0.124     6.390 r  present_encrypt_inst/key_state[114]_i_1/O
                         net (fo=1, routed)           0.000     6.390    present_encrypt_inst/p_0_in__0[114]
    SLICE_X8Y181         FDRE                                         r  present_encrypt_inst/key_state_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.672     5.089    present_encrypt_inst/clk
    SLICE_X8Y181         FDRE                                         r  present_encrypt_inst/key_state_reg[114]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/state_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.220ns  (logic 1.648ns (26.494%)  route 4.572ns (73.506%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         4.572     6.096    present_encrypt_inst/rst_n
    SLICE_X9Y181         LUT6 (Prop_lut6_I4_O)        0.124     6.220 r  present_encrypt_inst/state[44]_i_1/O
                         net (fo=1, routed)           0.000     6.220    present_encrypt_inst/state[44]_i_1_n_0
    SLICE_X9Y181         FDRE                                         r  present_encrypt_inst/state_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.672     5.089    present_encrypt_inst/clk
    SLICE_X9Y181         FDRE                                         r  present_encrypt_inst/state_reg[44]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_next0__5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.070ns  (logic 1.648ns (27.150%)  route 4.422ns (72.850%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         4.422     5.946    present_encrypt_inst/rst_n
    SLICE_X10Y179        LUT4 (Prop_lut4_I2_O)        0.124     6.070 r  present_encrypt_inst/key_state_next0__5_i_1/O
                         net (fo=1, routed)           0.000     6.070    present_encrypt_inst/key_state_next0__5_i_1_n_0
    SLICE_X10Y179        FDRE                                         r  present_encrypt_inst/key_state_next0__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.672     5.089    present_encrypt_inst/clk
    SLICE_X10Y179        FDRE                                         r  present_encrypt_inst/key_state_next0__5/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.060ns  (logic 1.648ns (27.195%)  route 4.412ns (72.805%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         4.412     5.936    present_encrypt_inst/rst_n
    SLICE_X10Y179        LUT6 (Prop_lut6_I4_O)        0.124     6.060 r  present_encrypt_inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.060    present_encrypt_inst/state[0]_i_1_n_0
    SLICE_X10Y179        FDRE                                         r  present_encrypt_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.672     5.089    present_encrypt_inst/clk
    SLICE_X10Y179        FDRE                                         r  present_encrypt_inst/state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/state_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.055ns  (logic 1.648ns (27.217%)  route 4.407ns (72.783%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         4.407     5.931    present_encrypt_inst/rst_n
    SLICE_X11Y179        LUT6 (Prop_lut6_I4_O)        0.124     6.055 r  present_encrypt_inst/state[48]_i_1/O
                         net (fo=1, routed)           0.000     6.055    present_encrypt_inst/state[48]_i_1_n_0
    SLICE_X11Y179        FDRE                                         r  present_encrypt_inst/state_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.672     5.089    present_encrypt_inst/clk
    SLICE_X11Y179        FDRE                                         r  present_encrypt_inst/state_reg[48]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.037ns  (logic 1.677ns (27.780%)  route 4.360ns (72.220%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         4.360     5.884    present_encrypt_inst/rst_n
    SLICE_X8Y179         LUT3 (Prop_lut3_I1_O)        0.153     6.037 r  present_encrypt_inst/key_state[113]_i_1/O
                         net (fo=1, routed)           0.000     6.037    present_encrypt_inst/p_0_in__0[113]
    SLICE_X8Y179         FDRE                                         r  present_encrypt_inst/key_state_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.671     5.088    present_encrypt_inst/clk
    SLICE_X8Y179         FDRE                                         r  present_encrypt_inst/key_state_reg[113]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.339ns (43.878%)  route 0.434ns (56.122%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.434     0.725    present_encrypt_inst/rst_n
    SLICE_X3Y177         LUT3 (Prop_lut3_I1_O)        0.048     0.773 r  present_encrypt_inst/key_state[17]_i_1/O
                         net (fo=1, routed)           0.000     0.773    present_encrypt_inst/p_0_in__0[17]
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.943     2.111    present_encrypt_inst/clk
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[17]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/state_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.336ns (43.378%)  route 0.439ns (56.622%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.439     0.730    present_encrypt_inst/rst_n
    SLICE_X2Y177         LUT6 (Prop_lut6_I4_O)        0.045     0.775 r  present_encrypt_inst/state[37]_i_1/O
                         net (fo=1, routed)           0.000     0.775    present_encrypt_inst/state[37]_i_1_n_0
    SLICE_X2Y177         FDRE                                         r  present_encrypt_inst/state_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.943     2.111    present_encrypt_inst/clk
    SLICE_X2Y177         FDRE                                         r  present_encrypt_inst/state_reg[37]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.336ns (36.749%)  route 0.579ns (63.251%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.579     0.870    present_encrypt_inst/rst_n
    SLICE_X3Y177         LUT3 (Prop_lut3_I1_O)        0.045     0.915 r  present_encrypt_inst/key_state[84]_i_1/O
                         net (fo=1, routed)           0.000     0.915    present_encrypt_inst/p_0_in__0[84]
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.943     2.111    present_encrypt_inst/clk
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[84]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.336ns (36.749%)  route 0.579ns (63.251%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.579     0.870    present_encrypt_inst/rst_n
    SLICE_X3Y177         LUT3 (Prop_lut3_I1_O)        0.045     0.915 r  present_encrypt_inst/key_state[85]_i_1/O
                         net (fo=1, routed)           0.000     0.915    present_encrypt_inst/p_0_in__0[85]
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.943     2.111    present_encrypt_inst/clk
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[85]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.336ns (36.709%)  route 0.580ns (63.291%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.580     0.871    present_encrypt_inst/rst_n
    SLICE_X3Y177         LUT6 (Prop_lut6_I4_O)        0.045     0.916 r  present_encrypt_inst/state[21]_i_1/O
                         net (fo=1, routed)           0.000     0.916    present_encrypt_inst/state[21]_i_1_n_0
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.943     2.111    present_encrypt_inst/clk
    SLICE_X3Y177         FDRE                                         r  present_encrypt_inst/state_reg[21]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.334ns (36.226%)  route 0.589ns (63.774%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.589     0.880    present_encrypt_inst/rst_n
    SLICE_X7Y177         LUT3 (Prop_lut3_I1_O)        0.043     0.923 r  present_encrypt_inst/key_state[81]_i_1/O
                         net (fo=1, routed)           0.000     0.923    present_encrypt_inst/p_0_in__0[81]
    SLICE_X7Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.942     2.110    present_encrypt_inst/clk
    SLICE_X7Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[81]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.336ns (36.364%)  route 0.589ns (63.636%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.589     0.880    present_encrypt_inst/rst_n
    SLICE_X7Y177         LUT3 (Prop_lut3_I1_O)        0.045     0.925 r  present_encrypt_inst/key_state[80]_i_1/O
                         net (fo=1, routed)           0.000     0.925    present_encrypt_inst/p_0_in__0[80]
    SLICE_X7Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.942     2.110    present_encrypt_inst/clk
    SLICE_X7Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[80]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/key_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.336ns (34.081%)  route 0.651ns (65.919%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.535     0.826    present_encrypt_inst/rst_n
    SLICE_X5Y177         LUT3 (Prop_lut3_I1_O)        0.045     0.871 r  present_encrypt_inst/key_state[20]_i_1/O
                         net (fo=1, routed)           0.116     0.987    present_encrypt_inst/p_0_in__0[20]
    SLICE_X5Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.942     2.110    present_encrypt_inst/clk
    SLICE_X5Y177         FDRE                                         r  present_encrypt_inst/key_state_reg[20]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/state_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.336ns (33.551%)  route 0.666ns (66.449%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.666     0.957    present_encrypt_inst/rst_n
    SLICE_X4Y177         LUT6 (Prop_lut6_I4_O)        0.045     1.002 r  present_encrypt_inst/state[53]_i_1/O
                         net (fo=1, routed)           0.000     1.002    present_encrypt_inst/state[53]_i_1_n_0
    SLICE_X4Y177         FDRE                                         r  present_encrypt_inst/state_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.942     2.110    present_encrypt_inst/clk
    SLICE_X4Y177         FDRE                                         r  present_encrypt_inst/state_reg[53]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            present_encrypt_inst/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.336ns (33.333%)  route 0.673ns (66.667%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=194, routed)         0.673     0.964    present_encrypt_inst/rst_n
    SLICE_X4Y177         LUT6 (Prop_lut6_I4_O)        0.045     1.009 r  present_encrypt_inst/state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.009    present_encrypt_inst/state[5]_i_1_n_0
    SLICE_X4Y177         FDRE                                         r  present_encrypt_inst/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.942     2.110    present_encrypt_inst/clk
    SLICE_X4Y177         FDRE                                         r  present_encrypt_inst/state_reg[5]/C





