`include "head.h"
module IFreg(
    input  wire   clk,
    input  wire   resetn,
    // inst sram interface
    output wire         inst_sram_req,//req å¯¹åº” en     1
    output wire [ 3:0]  inst_sram_wr,//wr å¯¹åº”ï¼ˆ|wenï¿??  4
    output wire [ 1:0]  inst_sram_size,                 //2
    output wire [ 3:0]  inst_sram_wstrb,                //4
    output wire [31:0]  inst_sram_addr,                 //32
    output wire [31:0]  inst_sram_wdata,                //32
    input  wire         inst_sram_addr_ok,              //1
    input  wire         inst_sram_data_ok,              //1
    input  wire [31:0]  inst_sram_rdata,                //32
    
    // ds to fs interface
    input  wire         ds_allowin,                     //1
    input  wire [33:0]  br_zip,                         //34
    // fs to ds interface
    output wire         fs2ds_valid,                    //1
    output wire [`FS2DS_BUS-1:0]  fs2ds_bus,                      //65
    // exception interface
    input  wire         wb_ex,                          //1
    input  wire         ertn_flush,                     //1
    input  wire [31:0]  ex_entry,                       //32
    input  wire [31:0]  ertn_entry,                      //32

    // tlb
    output wire [18:0] s0_vppn,         //è™šæ‹Ÿé¡µå·ï¼Œå½“å‰è®¿é—®åœ°ï¿??çš„é«˜ä½éƒ¨ï¿??
    output wire        s0_va_bit12,     //è™šæ‹Ÿåœ°å€ï¿??12ä½ï¼ŒåŒºåˆ†é¡µå†…åœ°å€
    input  wire        s0_found,        //TLBæŸ¥æ‰¾æ˜¯å¦å‘½ä¸­
    input  wire [$clog2(`TLBNUM)-1:0] s0_index,//å‘½ä¸­æ¡ç›®ç´¢å¼•
    input  wire [19:0] s0_ppn,          //å‘½ä¸­çš„ç‰©ç†é¡µï¿??
    input  wire [ 5:0] s0_ps,           //é¡µé¢å¤§å°
    input  wire [ 1:0] s0_plv,          //æƒé™çº§åˆ«
    //input  wire [ 1:0] s0_mat,          //å†…å­˜è®¿é—®ç±»å‹,æ²¡ç”¨åˆ?
    //input  wire        s0_d,            //é¡µé¢æ˜¯å¦è¢«ä¿®ï¿??
    input  wire        s0_v,            //é¡µé¢æ˜¯å¦æœ‰æ•ˆ
    input  wire [ 1:0] crmd_plv_CSRoutput,//å½“å‰ç‰¹æƒçº§ï¼Œæ¥è‡ªcsr
    // DMW0  ç›´æ¥å°†è™šæ‹Ÿåœ°ï¿??æ˜ å°„åˆ°ç‰©ç†åœ°ï¿??ï¼Œç»•è¿‡TLBï¿??
    input  wire        csr_dmw0_plv0,   //ç”¨æˆ·çº§åˆ«0
    input  wire        csr_dmw0_plv3,   //ç”¨æˆ·çº§åˆ«3
    input  wire [ 2:0] csr_dmw0_pseg,   //ç›´æ¥æ˜ å°„çš„ç‰©ç†åœ°ï¿??ï¿??
    input  wire [ 2:0] csr_dmw0_vseg,   //ç›´æ¥æ˜ å°„çš„è™šæ‹Ÿåœ°ï¿??ï¿??
    // DMW1
    input  wire        csr_dmw1_plv0,   
    input  wire        csr_dmw1_plv3,
    input  wire [ 2:0] csr_dmw1_pseg,
    input  wire [ 2:0] csr_dmw1_vseg,
    // ç›´æ¥åœ°å€ç¿»è¯‘
    input  wire        csr_direct_addr,  //ç›´æ¥åœ°å€
    //ICACHE ADD!
    output wire [31:0]  inst_addr_vrtl
);

    wire        pf_ready_go;//preIFçš„ready-go
    wire        to_fs_valid;
    reg         fs_valid;
    wire        fs_ready_go;
    wire        fs_allowin;


    wire [31:0] seq_pc;
    //wire [31:0] nextpc;
    wire [31:0] nextpc_vrtl; // è™šæ‹Ÿåœ°å€ ADDED EXP19
    wire [31:0] nextpc_phy;  // ç‰©ç†åœ°å€ ADDED EXP19
    assign inst_addr_vrtl =nextpc_vrtl;

    wire         br_stall;
    wire         br_taken;
    wire [ 31:0] br_target;

    reg          br_taken_r;
    reg          wb_ex_r;
    reg          ertn_flush_r;
    reg  [31:0]  br_target_r;
    reg  [31:0]  ex_entry_r;
    reg  [31:0]  ertn_entry_r;

    assign {br_stall,br_taken, br_target} = br_zip;//34

    wire [31:0] fs_inst;
    reg  [31:0] fs_pc;
    reg  [31:0] fs_inst_buf;
    reg         inst_buf_valid;  // åˆ¤æ–­æŒ‡ä»¤ç¼“å­˜æ˜¯å¦æœ‰æ•ˆ
    reg         inst_sram_addr_ack;

    wire        fs_cancel;
    wire        pf_cancel;
    reg         inst_discard;   // åˆ¤æ–­cancelä¹‹åæ˜¯å¦ï¿??è¦ä¸¢æ‰ä¸€æ¡æŒ‡ï¿??
    reg         pf_block;

    wire [`TLB_ERRLEN-1:0] fs_tlb_exc;

    // addr translation
    wire        dmw0_hit;   //æ˜¯å¦å‘½ä¸­
    wire        dmw1_hit;
    wire [31:0] dmw0_paddr; //å­˜å‚¨æ˜ å°„åçš„ç‰©ç†åœ°å€
    wire [31:0] dmw1_paddr;
    wire [31:0] tlb_paddr ; //ç¿»è¯‘åçš„ç‰©ç†åœ°å€
    wire        tlb_used  ; // ç¡®å®ç”¨åˆ°äº†TLBè¿›è¡Œåœ°å€ç¿»è¯‘
//------------------------------inst sram interface---------------------------------------
    
    assign inst_sram_req    = fs_allowin & resetn & (~br_stall | wb_ex | ertn_flush) & ~pf_block & ~inst_sram_addr_ack_r;
    //assign inst_sram_req    = fs_allowin & resetn & ~br_stall & ~pf_block & ~inst_sram_addr_ack;
    assign inst_sram_wr     = |inst_sram_wstrb;
    assign inst_sram_wstrb  = 4'b0;
    assign inst_sram_addr   = nextpc_phy;//ä»å®åœ°å€å–æ•°ï¿??
    assign inst_sram_wdata  = 32'b0;
    assign inst_sram_size   = 3'b0;

//------------------------------prIF control signal---------------------------------------
    assign pf_ready_go      = inst_sram_req & inst_sram_addr_ok; 
    assign to_fs_valid      = pf_ready_go & ~pf_block & ~pf_cancel;
    assign seq_pc           = fs_pc + 3'h4;  
    assign nextpc_vrtl      = wb_ex_r? ex_entry_r: wb_ex? ex_entry:
                              ertn_flush_r? ertn_entry_r: ertn_flush? ertn_entry:
                              br_taken_r? br_target_r: br_taken ? br_target : seq_pc;
    always @(posedge clk) begin
        if(~resetn) begin
            {wb_ex_r, ertn_flush_r, br_taken_r} <= 3'b0;
            {ex_entry_r, ertn_entry_r, br_target_r} <= {3{32'b0}};
        end
        // å½“å‰ä»…å½“é‡åˆ°fs_cancelæ—¶æœªç­‰åˆ°pf_ready_goï¼Œéœ€è¦å°†cancelç›¸å…³ä¿¡å·å­˜å‚¨åœ¨å¯„å­˜å™¨
        else if(wb_ex  ) begin
            ex_entry_r <= ex_entry;
            wb_ex_r <= 1'b1;
        end
        else if(ertn_flush ) begin
            ertn_entry_r <= ertn_entry;
            ertn_flush_r <= 1'b1;
        end    
        else if(br_taken ) begin
            br_target_r <= br_target;
            br_taken_r <= 1'b1;
        end
        // è‹¥å¯¹åº”åœ°ï¿??å·²ç»è·å¾—äº†æ¥è‡ªæŒ‡ä»¤SRAMçš„okï¼Œåç»­nextpc_vrtlä¸å†ä»å¯„å­˜å™¨ä¸­å–
        else if(pf_ready_go) begin
            {wb_ex_r, ertn_flush_r, br_taken_r} <= 3'b0;
        end
    end

    always @(posedge clk) begin
        if(~resetn)
            pf_block <= 1'b0;
        // else if(pf_cancel  & ~inst_sram_data_ok)
        //     pf_block <= 1'b1;
        else if(inst_sram_data_ok)
            pf_block <= 1'b0;
    end

    // åˆ¤æ–­å½“å‰åœ°å€æ˜¯å¦å·²ç»æ¡æ‰‹æˆåŠŸï¼Œè‹¥æˆåŠŸåˆ™æ‹‰ä½reqï¼Œé¿å…é‡å¤ç”³ï¿??
    always @(posedge clk) begin
        if(~resetn)
            inst_sram_addr_ack <= 1'b0;
        else if(pf_ready_go)
            inst_sram_addr_ack <= 1'b1;
        else if(inst_sram_data_ok)
            inst_sram_addr_ack <= 1'b0;
    end

    wire inst_sram_addr_ack_r;
    assign inst_sram_addr_ack_r = inst_sram_addr_ack & ~inst_sram_data_ok;
//------------------------------IF control signal---------------------------------------
    assign fs_ready_go      = (inst_sram_data_ok | inst_buf_valid) & ~inst_discard;
    assign fs_allowin       = (~fs_valid) | fs_ready_go & ds_allowin;     
    assign fs2ds_valid      = fs_valid & fs_ready_go;
    always @(posedge clk) begin
        if(~resetn)
            fs_valid <= 1'b0;
        else if(fs_allowin)
            fs_valid <= to_fs_valid; // åœ¨resetæ’¤é”€çš„ä¸‹ï¿??ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿æ‰å¼€å§‹å–ï¿??
        else if(fs_cancel)
            fs_valid <= 1'b0;
    end
//------------------------------exception---------------------------------------
    wire   fs_except_adef;
    assign fs_except_adef = (|nextpc_vrtl[1:0]) & fs_valid; 

//------------------------------cancel relevant---------------------------------------
    assign fs_cancel = wb_ex | ertn_flush | br_taken;
    assign pf_cancel = fs_cancel;
    always @(posedge clk) begin
        if(~resetn)
            inst_discard <= 1'b0;
        // æµæ°´çº§å–æ¶ˆï¼šå½“pre-IFé˜¶æ®µå‘ï¿½?ï¿½é”™è¯¯åœ°ï¿??è¯·æ±‚å·²è¢«æŒ‡ä»¤SRAMæ¥å— or IFå†…æœ‰æœ‰æ•ˆæŒ‡ä»¤ä¸”æ­£åœ¨ç­‰å¾…æ•°æ®è¿”å›æ—¶ï¼Œéœ€è¦ä¸¢å¼ƒä¸€æ¡æŒ‡ï¿??
        else if(fs_cancel & ~fs_allowin & ~fs_ready_go | pf_cancel & inst_sram_req&inst_sram_addr_ok)
            inst_discard <= 1'b1;
        else if(inst_discard & inst_sram_data_ok)
            inst_discard <= 1'b0;
    end
//------------------------------fs and ds state interface---------------------------------------
    //fs_pcå­˜å‰ï¿??æ¡æŒ‡ä»¤çš„pcï¿??
    always @(posedge clk) begin
        if(~resetn)
            fs_pc <= 32'h1BFF_FFFC;
        else if(to_fs_valid & fs_allowin)
            fs_pc <= nextpc_vrtl;
    end
    // è®¾ç½®å¯„å­˜å™¨ï¼Œæš‚å­˜æŒ‡ä»¤ï¼Œå¹¶ç”¨validä¿¡å·è¡¨ç¤ºå…¶å†…æŒ‡ä»¤æ˜¯å¦æœ‰æ•ˆ
    always @(posedge clk) begin
        if(~resetn) begin
            fs_inst_buf <= 32'b0;
            inst_buf_valid <= 1'b0;
        end
        else if(to_fs_valid & fs_allowin)   // ç¼“å­˜å·²ç»æµå‘ä¸‹ä¸€æµæ°´ï¿??
            inst_buf_valid <= 1'b0;
        else if(fs_cancel)                  // IFå–æ¶ˆåéœ€è¦æ¸…ç©ºå½“å‰buffer
            inst_buf_valid <= 1'b0;
        else if(~inst_buf_valid & inst_sram_data_ok & ~inst_discard) begin
            fs_inst_buf <= fs_inst;
            inst_buf_valid <= 1'b1;
        end
    end

    //assign fs_inst    = inst_sram_rdata;
    assign fs_inst    = inst_buf_valid ? fs_inst_buf : inst_sram_rdata;
    assign fs2ds_bus  = {fs_tlb_exc,fs_inst, fs_pc,fs_except_adef}; // 8+32+32+1=73

//------------------------------tlb---------------------------
    assign {s0_vppn, s0_va_bit12} = nextpc_vrtl[31:12];
    //?3ä½åœ¨æŒ‡å®šçš„è™šæ‹Ÿæ®µèŒƒå›´? && æƒé™çº§åˆ«å’Œå…è®¸æƒé™è®¿?
    assign dmw0_hit  = (nextpc_vrtl[31:29] == csr_dmw0_vseg) && (crmd_plv_CSRoutput == 2'd0 && csr_dmw0_plv0 || crmd_plv_CSRoutput == 2'd3 && csr_dmw0_plv3);
    assign dmw1_hit  = (nextpc_vrtl[31:29] == csr_dmw1_vseg) && (crmd_plv_CSRoutput == 2'd0 && csr_dmw1_plv0 || crmd_plv_CSRoutput == 2'd3 && csr_dmw1_plv3);
    //æ˜ å°„çš„ç‰©ç†åœ°ï¿??
    assign dmw0_paddr = {csr_dmw0_pseg, nextpc_vrtl[28:0]};
    assign dmw1_paddr = {csr_dmw1_pseg, nextpc_vrtl[28:0]};
    //tlbç‰©ç†åœ°å€ï¼?4MB
    assign tlb_paddr  = (s0_ps == 6'd21) ? {s0_ppn[19:10], nextpc_vrtl[21:0]} : {s0_ppn, nextpc_vrtl[11:0]}; // æ ¹æ®Page Sizeå†³å®š
    assign nextpc_phy = csr_direct_addr ? nextpc_vrtl :
                        dmw0_hit        ? dmw0_paddr  :
                        dmw1_hit        ? dmw1_paddr  :
                                          tlb_paddr   ;     

    assign tlb_used = ~csr_direct_addr && ~dmw0_hit && ~dmw1_hit;
    assign {fs_tlb_exc[`EARRAY_PIL],fs_tlb_exc[`EARRAY_PIS],fs_tlb_exc[`EARRAY_PME],fs_tlb_exc[`EARRAY_TLBR_MEM], fs_tlb_exc[`EARRAY_PPI_MEM]} = 5'h0;
    assign fs_tlb_exc[`EARRAY_TLBR_FETCH] = fs_valid & tlb_used & ~s0_found;//æœªå‘½ï¿??
    assign fs_tlb_exc[`EARRAY_PIF ] = fs_valid & tlb_used & ~fs_tlb_exc[`EARRAY_TLBR_FETCH] & ~s0_v;//é¡µè¡¨é¡¹æ— ï¿??
    assign fs_tlb_exc[`EARRAY_PPI_FETCH ] = fs_valid & tlb_used & ~fs_tlb_exc[`EARRAY_PIF ] & (crmd_plv_CSRoutput > s0_plv);//æƒé™ä¸è¶³

endmodule