#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Nov 04 15:32:26 2020
# Process ID: 11464
# Log file: D:/CE/2-1/01076006 Digital System Fundamentals/Lab/lab09/planAhead_run_2/planAhead.log
# Journal file: D:/CE/2-1/01076006 Digital System Fundamentals/Lab/lab09/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/CE/2-1/01076006 Digital System Fundamentals/Lab/lab09/pa.fromHdl.tcl}
# create_project -name lab09 -dir "D:/CE/2-1/01076006 Digital System Fundamentals/Lab/lab09/planAhead_run_2" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "alu.ucf" [current_fileset -constrset]
Adding file 'D:/CE/2-1/01076006 Digital System Fundamentals/Lab/lab09/alu.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {twoBitCounter.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {xor_state.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {shift_state.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MUX4.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Mux16.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {demux1to4.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ClockDivider.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BCD_0_F_Decoder.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {arith.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {alu.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top alu $srcset
# add_files [list {alu.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/CE/2-1/01076006 Digital System Fundamentals/Lab/lab09/alu.vf" into library work
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/CE/2-1/01076006 Digital System Fundamentals/Lab/lab09/alu.ucf]
Finished Parsing UCF File [D:/CE/2-1/01076006 Digital System Fundamentals/Lab/lab09/alu.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1a629b5c
open_rtl_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 622.328 ; gain = 132.148
update_compile_order -fileset sim_1
startgroup
set_property package_pin P112 [get_ports {DAT_B[0]}]
endgroup
startgroup
set_property package_pin P111 [get_ports {DAT_B[1]}]
endgroup
startgroup
set_property package_pin P105 [get_ports {DAT_B[2]}]
endgroup
startgroup
set_property package_pin P102 [get_ports {DAT_B[3]}]
endgroup
startgroup
set_property package_pin P101 [get_ports {DAT_B[4]}]
endgroup
set_property package_pin "" [get_ports [list  {DAT_B[5]}]]
startgroup
set_property package_pin P104 [get_ports {DAT_B[3]}]
endgroup
startgroup
set_property package_pin P102 [get_ports {DAT_B[4]}]
endgroup
startgroup
set_property package_pin P101 [get_ports {DAT_B[5]}]
endgroup
startgroup
set_property package_pin P100 [get_ports {DAT_B[6]}]
endgroup
startgroup
set_property package_pin P99 [get_ports {DAT_B[7]}]
endgroup
startgroup
set_property package_pin P66 [get_ports {DAT_A[0]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {DAT_A[1]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {DAT_A[2]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {DAT_A[3]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {DAT_A[4]}]
endgroup
startgroup
set_property package_pin P57 [get_ports {DAT_A[5]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {DAT_A[6]}]
endgroup
startgroup
set_property package_pin P55 [get_ports {DAT_A[7]}]
endgroup
startgroup
set_property package_pin P41 [get_ports A]
endgroup
startgroup
set_property package_pin P40 [get_ports B]
endgroup
startgroup
set_property package_pin P35 [get_ports C]
endgroup
startgroup
set_property package_pin P34 [get_ports CLK]
endgroup
startgroup
set_property package_pin P32 [get_ports Common0]
endgroup
startgroup
set_property package_pin P29 [get_ports Common1]
endgroup
startgroup
set_property package_pin P123 [get_ports CLK]
endgroup
startgroup
set_property package_pin P44 [get_ports Common0]
endgroup
startgroup
set_property package_pin P43 [get_ports Common1]
endgroup
startgroup
set_property package_pin P34 [get_ports D]
endgroup
startgroup
set_property package_pin P32 [get_ports E]
endgroup
startgroup
set_property package_pin P29 [get_ports F]
endgroup
startgroup
set_property package_pin P27 [get_ports G]
endgroup
startgroup
set_property package_pin P45 [get_ports toggleMode]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See D:/CE/2-1/01076006 Digital System Fundamentals/Lab/lab09\planAhead_pid11464.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Nov 04 15:36:26 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
