Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/shift_13.v" into library work
Parsing module <shift_13>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/cmp_11.v" into library work
Parsing module <cmp_11>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/boole_12.v" into library work
Parsing module <boole_12>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/adder_10.v" into library work
Parsing module <adder_10>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/pipeline_14.v" into library work
Parsing module <pipeline_14>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/digit_lut_17.v" into library work
Parsing module <digit_lut_17>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/decoder_18.v" into library work
Parsing module <decoder_18>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/counter_16.v" into library work
Parsing module <counter_16>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/testcase_8.v" into library work
Parsing module <testcase_8>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v" into library work
Parsing module <reset_conditioner_2>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multi_seven_seg_7.v" into library work
Parsing module <multi_seven_seg_7>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/edge_detector_5.v" into library work
Parsing module <edge_detector_5>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/button_conditioner_3.v" into library work
Parsing module <button_conditioner_3>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/bin_to_dec_9.v" into library work
Parsing module <bin_to_dec_9>.
Analyzing Verilog file "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <adder_10>.

Elaborating module <cmp_11>.

Elaborating module <boole_12>.

Elaborating module <shift_13>.

Elaborating module <reset_conditioner_2>.

Elaborating module <button_conditioner_3>.

Elaborating module <pipeline_14>.

Elaborating module <edge_detector_5>.

Elaborating module <multi_seven_seg_7>.

Elaborating module <counter_16>.

Elaborating module <digit_lut_17>.

Elaborating module <decoder_18>.
WARNING:HDLCompiler:413 - "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multi_seven_seg_7.v" Line 50: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <testcase_8>.
WARNING:HDLCompiler:1127 - "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/testcase_8.v" Line 26: Assignment to M_alu_zvn ignored, since the identifier is never used

Elaborating module <bin_to_dec_9>.
WARNING:HDLCompiler:413 - "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/bin_to_dec_9.v" Line 39: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/bin_to_dec_9.v" Line 51: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/bin_to_dec_9.v" Line 52: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 119: Assignment to M_digits_digits ignored, since the identifier is never used
WARNING:Xst:2972 - "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 117. All outputs of instance <digits> of block <bin_to_dec_9> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_button<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 117: Output port <digits> of the instance <digits> is unconnected or connected to loadless signal.
    Found 6-bit register for signal <M_alufn_st_q>.
    Found 16-bit register for signal <M_input_a_st_q>.
    Found 16-bit register for signal <M_input_b_st_q>.
    Found 1-bit register for signal <M_send_q>.
    Found 1-bit register for signal <M_send2_q>.
    Found 8-bit register for signal <led>.
    Found 3-bit register for signal <M_state_q>.
    Found 16-bit register for signal <M_display_value_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 2                                              |
    | Outputs            | 15                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <spi_miso> created at line 122
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 122
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 122
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 122
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 122
    Found 1-bit tristate buffer for signal <avr_rx> created at line 122
    Found 16-bit comparator greater for signal <M_input_a_st_q[15]_M_input_b_st_q[15]_LessThan_16_o> created at line 216
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_1.v".
    Found 16-bit 4-to-1 multiplexer for signal <alu> created at line 80.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_1> synthesized.

Synthesizing Unit <adder_10>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/adder_10.v".
WARNING:Xst:647 - Input <alufn<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 26.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 23.
    Found 16x16-bit multiplier for signal <n0024> created at line 32.
    Found 16-bit 4-to-1 multiplexer for signal <sum> created at line 21.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <adder_10> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_4_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_4_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_4_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_4_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_4_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_4_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_4_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_4_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_4_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_4_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_4_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_4_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_4_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_4_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_4_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_4_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

Synthesizing Unit <cmp_11>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/cmp_11.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <cmp> created at line 21.
    Summary:
	inferred   1 Multiplexer(s).
Unit <cmp_11> synthesized.

Synthesizing Unit <boole_12>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/boole_12.v".
    Found 3-bit adder for signal <n0278[2:0]> created at line 22.
    Found 3-bit adder for signal <n0281[2:0]> created at line 22.
    Found 3-bit adder for signal <n0284[2:0]> created at line 22.
    Found 3-bit adder for signal <n0287[2:0]> created at line 22.
    Found 3-bit adder for signal <n0290[2:0]> created at line 22.
    Found 3-bit adder for signal <n0293[2:0]> created at line 22.
    Found 3-bit adder for signal <n0296[2:0]> created at line 22.
    Found 3-bit adder for signal <n0299[2:0]> created at line 22.
    Found 3-bit adder for signal <n0302[2:0]> created at line 22.
    Found 3-bit adder for signal <n0305[2:0]> created at line 22.
    Found 3-bit adder for signal <n0308[2:0]> created at line 22.
    Found 3-bit adder for signal <n0311[2:0]> created at line 22.
    Found 3-bit adder for signal <n0314[2:0]> created at line 22.
    Found 3-bit adder for signal <n0317[2:0]> created at line 22.
    Found 3-bit adder for signal <n0320[2:0]> created at line 22.
    Found 3-bit adder for signal <n0323[2:0]> created at line 22.
    Found 1-bit 4-to-1 multiplexer for signal <_n0537> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0544> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0551> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0558> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0565> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0572> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0579> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0586> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0593> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0600> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0607> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0614> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0621> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0628> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0635> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <_n0642> created at line 11.
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <boole_12> synthesized.

Synthesizing Unit <shift_13>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/shift_13.v".
WARNING:Xst:647 - Input <alufn<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_shift_bit[4]_shift_left_0_OUT> created at line 20
    Found 16-bit shifter logical right for signal <a[15]_shift_bit[4]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_shift_bit[4]_shift_right_2_OUT> created at line 26
    Found 16-bit 4-to-1 multiplexer for signal <shift_out> created at line 18.
    Summary:
	inferred   4 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift_13> synthesized.

Synthesizing Unit <reset_conditioner_2>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_2> synthesized.

Synthesizing Unit <button_conditioner_3>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/button_conditioner_3.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_12_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_3> synthesized.

Synthesizing Unit <pipeline_14>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/pipeline_14.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_14> synthesized.

Synthesizing Unit <edge_detector_5>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/edge_detector_5.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_5> synthesized.

Synthesizing Unit <multi_seven_seg_7>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multi_seven_seg_7.v".
WARNING:Xst:647 - Input <decimal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit adder for signal <M_ctr_value[1]_GND_15_o_add_0_OUT> created at line 49.
    Found 31-bit shifter logical right for signal <n0011> created at line 49
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_7> synthesized.

Synthesizing Unit <counter_16>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/counter_16.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_16_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_16> synthesized.

Synthesizing Unit <digit_lut_17>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/digit_lut_17.v".
    Found 16x8-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <digit_lut_17> synthesized.

Synthesizing Unit <decoder_18>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/decoder_18.v".
    Summary:
	no macro.
Unit <decoder_18> synthesized.

Synthesizing Unit <testcase_8>.
    Related source file is "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/testcase_8.v".
INFO:Xst:3210 - "C:/Users/ZhiYao/Documents/GitHub/1D_ALU_CI03_7_/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/testcase_8.v" line 21: Output port <zvn> of the instance <alu> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <M_input_a_df_q>.
    Found 16-bit register for signal <M_input_b_df_q>.
    Found 16-bit register for signal <M_display_v_q>.
    Found 1-bit register for signal <M_button_q>.
    Found 5-bit register for signal <M_state_q>.
    Found 6-bit register for signal <M_alufn_df_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 44                                             |
    | Inputs             | 1                                              |
    | Outputs            | 43                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit 24-to-1 multiplexer for signal <M_display_v_d> created at line 75.
    Summary:
	inferred  55 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <testcase_8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 102
 16-bit addsub                                         : 2
 17-bit adder                                          : 4
 18-bit adder                                          : 5
 19-bit adder                                          : 4
 20-bit adder                                          : 6
 21-bit adder                                          : 4
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 24-bit adder                                          : 4
 25-bit adder                                          : 4
 26-bit adder                                          : 4
 27-bit adder                                          : 4
 28-bit adder                                          : 4
 29-bit adder                                          : 4
 3-bit adder                                           : 32
 30-bit adder                                          : 4
 31-bit adder                                          : 4
 32-bit adder                                          : 4
 4-bit adder                                           : 1
# Registers                                            : 20
 1-bit register                                        : 5
 16-bit register                                       : 6
 18-bit register                                       : 1
 2-bit register                                        : 2
 20-bit register                                       : 2
 4-bit register                                        : 1
 6-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 35
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 2
 28-bit comparator lessequal                           : 2
 29-bit comparator lessequal                           : 2
 30-bit comparator lessequal                           : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 582
 1-bit 2-to-1 multiplexer                              : 524
 1-bit 4-to-1 multiplexer                              : 34
 16-bit 2-to-1 multiplexer                             : 14
 16-bit 24-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 4
 18-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 4
# Logic shifters                                       : 7
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 31-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_3>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_3> synthesized (advanced).

Synthesizing (advanced) Unit <counter_16>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_16> synthesized (advanced).

Synthesizing (advanced) Unit <digit_lut_17>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <value>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <digit_lut_17> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 67
 16-bit adder carry in                                 : 32
 16-bit addsub                                         : 2
 3-bit adder                                           : 32
 4-bit adder                                           : 1
# Counters                                             : 3
 18-bit up counter                                     : 1
 20-bit up counter                                     : 2
# Registers                                            : 129
 Flip-Flops                                            : 129
# Comparators                                          : 35
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 2
 28-bit comparator lessequal                           : 2
 29-bit comparator lessequal                           : 2
 30-bit comparator lessequal                           : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 581
 1-bit 2-to-1 multiplexer                              : 524
 1-bit 4-to-1 multiplexer                              : 34
 16-bit 2-to-1 multiplexer                             : 14
 16-bit 24-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 4
# Logic shifters                                       : 7
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 31-bit shifter logical right                          : 1
# FSMs                                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <M_check_input_q_4> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <testcase/FSM_1> on signal <M_state_q[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
 10001 | 10001
 10010 | 10010
 10011 | 10011
 10100 | 10100
 10101 | 10101
-------------------
WARNING:Xst:1293 - FF/Latch <M_display_v_q_6> has a constant value of 0 in block <testcase_8>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <M_input_b_df_q_7> in Unit <testcase_8> is equivalent to the following 8 FFs/Latches, which will be removed : <M_input_b_df_q_8> <M_input_b_df_q_9> <M_input_b_df_q_10> <M_input_b_df_q_11> <M_input_b_df_q_12> <M_input_b_df_q_13> <M_input_b_df_q_14> <M_input_b_df_q_15> 
INFO:Xst:2261 - The FF/Latch <M_input_a_df_q_8> in Unit <testcase_8> is equivalent to the following 3 FFs/Latches, which will be removed : <M_input_a_df_q_9> <M_input_a_df_q_10> <M_input_a_df_q_11> 
INFO:Xst:2261 - The FF/Latch <M_display_v_q_0> in Unit <testcase_8> is equivalent to the following 3 FFs/Latches, which will be removed : <M_display_v_q_1> <M_display_v_q_2> <M_display_v_q_3> 
INFO:Xst:2261 - The FF/Latch <M_input_a_df_q_12> in Unit <testcase_8> is equivalent to the following 2 FFs/Latches, which will be removed : <M_input_a_df_q_13> <M_input_a_df_q_14> 
INFO:Xst:2261 - The FF/Latch <M_display_v_q_5> in Unit <testcase_8> is equivalent to the following FF/Latch, which will be removed : <M_display_v_q_7> 

Optimizing unit <mojo_top_0> ...

Optimizing unit <testcase_8> ...

Optimizing unit <adder_10> ...

Optimizing unit <div_16u_16u> ...
WARNING:Xst:1293 - FF/Latch <testcase/M_display_v_q_14> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <M_display_value_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_display_value_q_2> 
INFO:Xst:2261 - The FF/Latch <M_display_value_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_display_value_q_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 29.
FlipFlop testcase/M_input_a_df_q_12 has been replicated 4 time(s)
FlipFlop testcase/M_input_a_df_q_15 has been replicated 4 time(s)
FlipFlop testcase/M_input_b_df_q_0 has been replicated 3 time(s)
FlipFlop testcase/M_input_b_df_q_1 has been replicated 3 time(s)
FlipFlop testcase/M_input_b_df_q_2 has been replicated 3 time(s)
FlipFlop testcase/M_input_b_df_q_3 has been replicated 3 time(s)
FlipFlop testcase/M_input_b_df_q_4 has been replicated 4 time(s)
FlipFlop testcase/M_input_b_df_q_5 has been replicated 3 time(s)
FlipFlop testcase/M_input_b_df_q_6 has been replicated 3 time(s)
FlipFlop testcase/M_input_b_df_q_7 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <button_condd/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_condd2/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 202
 Flip-Flops                                            : 202
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2492
#      GND                         : 12
#      INV                         : 24
#      LUT1                        : 55
#      LUT2                        : 39
#      LUT3                        : 222
#      LUT4                        : 356
#      LUT5                        : 363
#      LUT6                        : 607
#      MUXCY                       : 474
#      MUXF7                       : 28
#      VCC                         : 12
#      XORCY                       : 300
# FlipFlops/Latches                : 204
#      FD                          : 21
#      FDE                         : 113
#      FDR                         : 26
#      FDRE                        : 40
#      FDS                         : 4
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 77
#      IBUF                        : 27
#      OBUF                        : 44
#      OBUFT                       : 6
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             204  out of  11440     1%  
 Number of Slice LUTs:                 1668  out of   5720    29%  
    Number used as Logic:              1666  out of   5720    29%  
    Number used as Memory:                2  out of   1440     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1762
   Number with an unused Flip Flop:    1558  out of   1762    88%  
   Number with an unused LUT:            94  out of   1762     5%  
   Number of fully used LUT-FF pairs:   110  out of   1762     6%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  78  out of    102    76%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 208   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 53.312ns (Maximum Frequency: 18.758MHz)
   Minimum input arrival time before clock: 5.125ns
   Maximum output required time after clock: 55.996ns
   Maximum combinational path delay: 12.882ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 53.312ns (frequency: 18.758MHz)
  Total number of paths / destination ports: 246393326978771810000 / 418
-------------------------------------------------------------------------
Delay:               53.312ns (Levels of Logic = 89)
  Source:            testcase/M_input_b_df_q_5_1 (FF)
  Destination:       testcase/M_display_v_q_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: testcase/M_input_b_df_q_5_1 to testcase/M_display_v_q_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   1.156  M_input_b_df_q_5_1 (M_input_b_df_q_5_1)
     begin scope: 'testcase/alu:M_input_b_df_q_5_1'
     begin scope: 'testcase/alu/add_call:M_input_b_df_q_5_1'
     begin scope: 'testcase/alu/add_call/a[15]_b[15]_div_2:M_input_b_df_q_5_1'
     LUT5:I0->O            9   0.254   0.976  o<15>221 (o<15>22)
     LUT6:I5->O            1   0.254   0.910  Mmux_a[0]_GND_4_o_MUX_186_o161 (a[15]_GND_4_o_MUX_171_o)
     LUT6:I3->O            3   0.235   1.042  Mmux_a[0]_GND_4_o_MUX_244_o161 (a[15]_GND_4_o_MUX_229_o)
     LUT5:I1->O            0   0.254   0.000  Mcompar_o<12>_lutdi1 (Mcompar_o<12>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O          10   0.235   1.008  Mcompar_o<12>_cy<4> (o<12>)
     LUT5:I4->O            8   0.254   1.172  Mmux_a[0]_GND_4_o_MUX_300_o141 (a[13]_GND_4_o_MUX_287_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<11>_lut<1> (Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          15   0.235   1.155  Mcompar_o<11>_cy<4> (o<11>)
     LUT6:I5->O            8   0.254   1.220  Mmux_a[0]_GND_4_o_MUX_354_o151 (a[14]_GND_4_o_MUX_340_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<10>_lut<2> (Mcompar_o<10>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          29   0.235   1.470  Mcompar_o<10>_cy<4> (o<10>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_4_o_MUX_406_o111 (a[10]_GND_4_o_MUX_396_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<9>_lutdi (Mcompar_o<9>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<0> (Mcompar_o<9>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<1> (Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<2> (Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          28   0.235   1.453  Mcompar_o<9>_cy<5> (o<9>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_4_o_MUX_456_o121 (a[11]_GND_4_o_MUX_445_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<8>_lutdi1 (Mcompar_o<8>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<8>_cy<1> (Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<2> (Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          34   0.235   1.553  Mcompar_o<8>_cy<5> (o<8>)
     LUT3:I2->O            5   0.254   1.117  Mmux_a[0]_GND_4_o_MUX_504_o151 (a[14]_GND_4_o_MUX_490_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<7>_lutdi3 (Mcompar_o<7>_lutdi3)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          34   0.235   1.553  Mcompar_o<7>_cy<5> (o<7>)
     LUT5:I4->O            7   0.254   1.186  Mmux_a[0]_GND_4_o_MUX_550_o141 (a[13]_GND_4_o_MUX_537_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<6>_lutdi3 (Mcompar_o<6>_lutdi3)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          44   0.235   1.721  Mcompar_o<6>_cy<5> (o<6>)
     LUT3:I2->O            5   0.254   1.117  Mmux_a[0]_GND_4_o_MUX_594_o131 (a[12]_GND_4_o_MUX_582_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<5>_lutdi3 (Mcompar_o<5>_lutdi3)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          42   0.235   1.687  Mcompar_o<5>_cy<6> (o<5>)
     LUT5:I4->O            7   0.254   1.186  Mmux_a[0]_GND_4_o_MUX_636_o121 (a[11]_GND_4_o_MUX_625_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<4>_lutdi3 (Mcompar_o<4>_lutdi3)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          54   0.023   1.852  Mcompar_o<4>_cy<6> (o<4>)
     LUT3:I2->O            6   0.254   1.152  Mmux_a[0]_GND_4_o_MUX_676_o116 (a[10]_GND_4_o_MUX_666_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<3>_lutdi3 (Mcompar_o<3>_lutdi3)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<3>_cy<3> (Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     MUXCY:CI->O          60   0.023   1.899  Mcompar_o<3>_cy<6> (o<3>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_4_o_MUX_714_o191 (a[3]_GND_4_o_MUX_711_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<2>_lutdi (Mcompar_o<2>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<2>_cy<0> (Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<1> (Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          45   0.023   1.737  Mcompar_o<2>_cy<7> (o<2>)
     LUT5:I4->O            4   0.254   1.080  Mmux_a[0]_GND_4_o_MUX_750_o1141 (a[8]_GND_4_o_MUX_742_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<1>_lutdi3 (Mcompar_o<1>_lutdi3)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     MUXCY:CI->O          34   0.235   1.553  Mcompar_o<1>_cy<7> (o<1>)
     end scope: 'testcase/alu/add_call/a[15]_b[15]_div_2:o<1>'
     end scope: 'testcase/alu/add_call:a[15]_b[15]_div_2_OUT<1>'
     LUT6:I5->O           10   0.254   1.008  Mmux_alu311_SW0 (N71)
     begin scope: 'testcase/alu/add_call:N71'
     LUT6:I5->O           21   0.254   1.310  Mmux_sum317_SW1 (N178)
     end scope: 'testcase/alu/add_call:N178'
     LUT5:I4->O            1   0.254   0.682  Mmux_alu312_SW12 (N249)
     end scope: 'testcase/alu:N249'
     LUT6:I5->O            1   0.254   0.682  Mmux_M_display_v_d227 (Mmux_M_display_v_d226)
     LUT6:I5->O            1   0.254   0.682  Mmux_M_display_v_d2210 (Mmux_M_display_v_d229)
     LUT6:I5->O            1   0.254   0.000  Mmux_M_display_v_d2211 (M_display_v_d<8>)
     FD:D                      0.074          M_display_v_q_8
    ----------------------------------------
    Total                     53.312ns (13.790ns logic, 39.521ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 82 / 80
-------------------------------------------------------------------------
Offset:              5.125ns (Levels of Logic = 3)
  Source:            io_dip<22> (PAD)
  Destination:       M_check_input_q_3 (FF)
  Destination Clock: clk rising

  Data Path: io_dip<22> to M_check_input_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.328   2.167  io_dip_22_IBUF (io_dip_22_IBUF)
     LUT5:I0->O            8   0.254   1.052  Mmux_io_led2111 (Mmux_io_led211)
     LUT4:I2->O            1   0.250   0.000  Mmux_M_check_input_d<3>11 (M_check_input_d<3>)
     FD:D                      0.074          M_check_input_q_3
    ----------------------------------------
    Total                      5.125ns (1.906ns logic, 3.219ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 52982836038144590000 / 42
-------------------------------------------------------------------------
Offset:              55.996ns (Levels of Logic = 115)
  Source:            M_input_b_st_q_1 (FF)
  Destination:       io_led<0> (PAD)
  Source Clock:      clk rising

  Data Path: M_input_b_st_q_1 to io_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            107   0.525   2.339  M_input_b_st_q_1 (M_input_b_st_q_1)
     begin scope: 'alu:b<1>'
     begin scope: 'alu/add_call:b<1>'
     begin scope: 'alu/add_call/a[15]_b[15]_div_2:b<1>'
     LUT3:I1->O            1   0.250   0.910  o<13>31_SW1_SW1 (N280)
     LUT6:I3->O            1   0.235   0.910  o<13>31_SW1 (N159)
     LUT6:I3->O            6   0.235   1.152  Mmux_a[0]_GND_4_o_MUX_244_o141 (a[13]_GND_4_o_MUX_231_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<12>_lutdi (Mcompar_o<12>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<12>_cy<0> (Mcompar_o<12>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O           9   0.235   0.976  Mcompar_o<12>_cy<4> (o<12>)
     LUT5:I4->O            8   0.254   1.172  Mmux_a[0]_GND_4_o_MUX_300_o141 (a[13]_GND_4_o_MUX_287_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<11>_lut<1> (Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          16   0.235   1.182  Mcompar_o<11>_cy<4> (o<11>)
     LUT6:I5->O            6   0.254   1.152  Mmux_a[0]_GND_4_o_MUX_354_o151 (a[14]_GND_4_o_MUX_340_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<10>_lut<2> (Mcompar_o<10>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          17   0.235   1.209  Mcompar_o<10>_cy<4> (o<10>)
     LUT6:I5->O            6   0.254   1.152  Mmux_a[0]_GND_4_o_MUX_406_o131 (a[12]_GND_4_o_MUX_394_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<9>_lutdi1 (Mcompar_o<9>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<1> (Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<2> (Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          29   0.235   1.470  Mcompar_o<9>_cy<5> (o<9>)
     LUT3:I2->O            2   0.254   1.002  Mmux_a[0]_GND_4_o_MUX_456_o1151 (a[9]_GND_4_o_MUX_447_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<8>_lutdi (Mcompar_o<8>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<8>_cy<0> (Mcompar_o<8>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<1> (Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<2> (Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          19   0.235   1.261  Mcompar_o<8>_cy<5> (o<8>)
     LUT5:I4->O            6   0.254   1.152  Mmux_a[0]_GND_4_o_MUX_504_o111 (a[10]_GND_4_o_MUX_494_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<7>_lutdi1 (Mcompar_o<7>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<7>_cy<1> (Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<2> (Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          37   0.235   1.604  Mcompar_o<7>_cy<5> (o<7>)
     LUT3:I2->O            2   0.254   1.002  Mmux_a[0]_GND_4_o_MUX_550_o1131 (a[7]_GND_4_o_MUX_543_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<6>_lutdi (Mcompar_o<6>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<6>_cy<0> (Mcompar_o<6>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<1> (Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<2> (Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          23   0.235   1.358  Mcompar_o<6>_cy<5> (o<6>)
     LUT5:I4->O            6   0.254   1.152  Mmux_a[0]_GND_4_o_MUX_594_o1141 (a[8]_GND_4_o_MUX_586_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<5>_lutdi1 (Mcompar_o<5>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<5>_cy<1> (Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<2> (Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          45   0.235   1.737  Mcompar_o<5>_cy<6> (o<5>)
     LUT3:I2->O            2   0.254   1.002  Mmux_a[0]_GND_4_o_MUX_636_o1111 (a[5]_GND_4_o_MUX_631_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<4>_lutdi (Mcompar_o<4>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<4>_cy<0> (Mcompar_o<4>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<1> (Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<2> (Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          27   0.235   1.436  Mcompar_o<4>_cy<6> (o<4>)
     LUT5:I4->O            6   0.254   1.152  Mmux_a[0]_GND_4_o_MUX_676_o1121 (a[6]_GND_4_o_MUX_670_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<3>_lutdi1 (Mcompar_o<3>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<3>_cy<1> (Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<2> (Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<3> (Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     MUXCY:CI->O          53   0.023   1.844  Mcompar_o<3>_cy<6> (o<3>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_4_o_MUX_714_o191 (a[3]_GND_4_o_MUX_711_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<2>_lutdi (Mcompar_o<2>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<2>_cy<0> (Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<1> (Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          43   0.023   1.704  Mcompar_o<2>_cy<7> (o<2>)
     LUT3:I2->O            2   0.254   1.002  Mmux_a[0]_GND_4_o_MUX_750_o181 (a[2]_GND_4_o_MUX_748_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<1>_lutdi (Mcompar_o<1>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<1>_cy<0> (Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<1> (Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<2> (Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     MUXCY:CI->O          16   0.023   1.182  Mcompar_o<1>_cy<7> (o<1>)
     LUT3:I2->O            2   0.254   1.002  Mmux_n095081 (n0950<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<0>_lutdi (Mcompar_o<0>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<0>_cy<0> (Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<1> (Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<2> (Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<3> (Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<4> (Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<5> (Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<6> (Mcompar_o<0>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<7> (o<0>)
     end scope: 'alu/add_call/a[15]_b[15]_div_2:o<0>'
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum317_cy (a[15]_b[15]_div_2_OUT<0>_l1)
     MUXCY:CI->O           3   0.023   1.196  Mmux_sum317_cy1 (sum_out<0>)
     LUT6:I1->O            1   0.254   0.790  zvn<0>3 (M_alu_zvn<0>)
     end scope: 'alu/add_call:zvn<0>'
     end scope: 'alu:zvn<0>'
     LUT5:I3->O            1   0.250   0.000  Mmux_io_led413_G (N553)
     MUXF7:I1->O           1   0.175   0.790  Mmux_io_led413 (Mmux_io_led411)
     LUT6:I4->O            1   0.250   0.681  Mmux_io_led414 (io_led_0_OBUF)
     OBUF:I->O                 2.912          io_led_0_OBUF (io_led<0>)
    ----------------------------------------
    Total                     55.996ns (17.281ns logic, 38.715ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 147 / 24
-------------------------------------------------------------------------
Delay:               12.882ns (Levels of Logic = 8)
  Source:            io_dip<22> (PAD)
  Destination:       io_led<14> (PAD)

  Data Path: io_dip<22> to io_led<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.328   1.737  io_dip_22_IBUF (io_dip_22_IBUF)
     LUT3:I2->O            1   0.254   1.137  Mmux_io_led193 (Mmux_io_led192)
     LUT6:I0->O            1   0.254   0.958  Mmux_io_led194 (Mmux_io_led193)
     LUT6:I2->O            1   0.254   0.682  Mmux_io_led197 (Mmux_io_led196)
     LUT6:I5->O            1   0.254   1.137  Mmux_io_led198 (Mmux_io_led197)
     LUT6:I0->O            1   0.254   0.790  Mmux_io_led199 (Mmux_io_led198)
     LUT6:I4->O            1   0.250   0.681  Mmux_io_led1910 (io_led_14_OBUF)
     OBUF:I->O                 2.912          io_led_14_OBUF (io_led<14>)
    ----------------------------------------
    Total                     12.882ns (5.760ns logic, 7.122ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   53.312|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.09 secs
 
--> 

Total memory usage is 273192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :   12 (   0 filtered)

