#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Feb 22 17:14:52 2023
# Process ID: 7740
# Current directory: C:/Users/Administrator/Desktop/lab12
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7932 C:\Users\Administrator\Desktop\lab12\lab12.xpr
# Log file: C:/Users/Administrator/Desktop/lab12/vivado.log
# Journal file: C:/Users/Administrator/Desktop/lab12\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/lab12/lab12.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/lab12/coefile/instr.coe' provided. It will be converted relative to IP Instance files '../../../../coefile/instr.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/Administrator/Desktop/lab12/coefile/instr.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/lab12/coefile/instr.coe' provided. It will be converted relative to IP Instance files '../../../../coefile/instr.coe'
generate_target all [get_files  C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 10
[Wed Feb 22 17:18:22 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab12/lab12.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/lab12/coefile/instr_d.coe' provided. It will be converted relative to IP Instance files '../../../../coefile/instr_d.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/Administrator/Desktop/lab12/coefile/instr_d.coe}] [get_ips mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/lab12/coefile/instr_d.coe' provided. It will be converted relative to IP Instance files '../../../../coefile/instr_d.coe'
generate_target all [get_files  C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/mem/mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mem'...
catch { config_ip_cache -export [get_ips -all mem] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/mem/mem.xci] -no_script -sync -force -quiet
reset_run mem_synth_1
launch_runs mem_synth_1 -jobs 10
[Wed Feb 22 17:19:00 2023] Launched mem_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab12/lab12.runs/mem_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/mem/mem.xci] -directory C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Feb 22 17:21:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab12/lab12.runs/synth_1/runme.log
[Wed Feb 22 17:21:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab12/lab12.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.516 ; gain = 9.301
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61CC9A
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/lab12/lab12.runs/impl_1/lab12.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/lab12/lab12.runs/impl_1/lab12.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/lab12/coefile/i_d.coe' provided. It will be converted relative to IP Instance files '../../../../coefile/i_d.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/Administrator/Desktop/lab12/coefile/i_d.coe}] [get_ips mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/lab12/coefile/i_d.coe' provided. It will be converted relative to IP Instance files '../../../../coefile/i_d.coe'
generate_target all [get_files  C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/mem/mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mem'...
catch { config_ip_cache -export [get_ips -all mem] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/mem/mem.xci] -no_script -sync -force -quiet
reset_run mem_synth_1
launch_runs mem_synth_1 -jobs 10
[Wed Feb 22 17:31:14 2023] Launched mem_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab12/lab12.runs/mem_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/mem/mem.xci] -directory C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/lab12/coefile/i.coe' provided. It will be converted relative to IP Instance files '../../../../coefile/i.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/Administrator/Desktop/lab12/coefile/i.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/lab12/coefile/i.coe' provided. It will be converted relative to IP Instance files '../../../../coefile/i.coe'
generate_target all [get_files  C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/lab12/lab12.runs/blk_mem_gen_0_synth_1

launch_runs blk_mem_gen_0_synth_1 -jobs 10
[Wed Feb 22 17:31:29 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab12/lab12.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Feb 22 17:32:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab12/lab12.runs/synth_1/runme.log
[Wed Feb 22 17:32:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab12/lab12.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2805.008 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61CC9A
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/lab12/lab12.runs/impl_1/lab12.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/lab12/lab12.runs/impl_1/lab12.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/lab12/coefile/modi_d.coe' provided. It will be converted relative to IP Instance files '../../../../coefile/modi_d.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/Administrator/Desktop/lab12/coefile/modi_d.coe}] [get_ips mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/lab12/coefile/modi_d.coe' provided. It will be converted relative to IP Instance files '../../../../coefile/modi_d.coe'
generate_target all [get_files  C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/mem/mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mem'...
catch { config_ip_cache -export [get_ips -all mem] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/mem/mem.xci] -no_script -sync -force -quiet
reset_run mem_synth_1
launch_runs mem_synth_1 -jobs 10
[Wed Feb 22 17:42:52 2023] Launched mem_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab12/lab12.runs/mem_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/mem/mem.xci] -directory C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/lab12/coefile/modi.coe' provided. It will be converted relative to IP Instance files '../../../../coefile/modi.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/Administrator/Desktop/lab12/coefile/modi.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/lab12/coefile/modi.coe' provided. It will be converted relative to IP Instance files '../../../../coefile/modi.coe'
generate_target all [get_files  C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/lab12/lab12.runs/blk_mem_gen_0_synth_1

launch_runs blk_mem_gen_0_synth_1 -jobs 10
[Wed Feb 22 17:43:12 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab12/lab12.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Feb 22 17:45:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab12/lab12.runs/synth_1/runme.log
[Wed Feb 22 17:45:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab12/lab12.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2849.316 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61CC9A
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/lab12/lab12.runs/impl_1/lab12.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/lab12/lab12.runs/impl_1/lab12.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61CC9A
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/lab12/lab12.runs/impl_1/lab12.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/lab12/lab12.runs/impl_1/lab12.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {8192}] [get_ips vgaram]
generate_target all [get_files  C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/vgaram/vgaram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vgaram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vgaram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vgaram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'vgaram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vgaram'...
catch { config_ip_cache -export [get_ips -all vgaram] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/vgaram/vgaram.xci] -no_script -sync -force -quiet
reset_run vgaram_synth_1
launch_runs vgaram_synth_1 -jobs 10
[Wed Feb 22 17:51:45 2023] Launched vgaram_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab12/lab12.runs/vgaram_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/vgaram/vgaram.xci] -directory C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {16384}] [get_ips vgaram]
generate_target all [get_files  C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/vgaram/vgaram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vgaram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vgaram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vgaram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'vgaram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vgaram'...
catch { config_ip_cache -export [get_ips -all vgaram] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/vgaram/vgaram.xci] -no_script -sync -force -quiet
reset_run vgaram_synth_1
launch_runs vgaram_synth_1 -jobs 10
[Wed Feb 22 17:54:20 2023] Launched vgaram_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab12/lab12.runs/vgaram_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/lab12/lab12.srcs/sources_1/ip/vgaram/vgaram.xci] -directory C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/lab12/lab12.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/lab12/lab12.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
