library verilog;
use verilog.vl_types.all;
entity B_aux is
    port(
        clka            : in     vl_logic;
        addra           : in     vl_logic_vector(6 downto 0);
        douta           : out    vl_logic_vector(22 downto 0)
    );
end B_aux;
