<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RealTime_Home: ASF/sam0/utils/cmsis/samd21/include/component/dsu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RealTime_Home
   &#160;<span id="projectnumber">2.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2dsu_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">dsu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component_2dsu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef _SAMD21_DSU_COMPONENT_</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define _SAMD21_DSU_COMPONENT_</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga8aec87ba15ad5773fa8672a0b7ac1167">   43</a></span>&#160;<span class="preprocessor">#define DSU_U2209</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf465c179d3af87802176de84057eaf96">   44</a></span>&#160;<span class="preprocessor">#define REV_DSU                     0x203</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* -------- DSU_CTRL : (DSU Offset: 0x0000) ( /W  8) Control -------- */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html">   48</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#a9334d5ac0548802c90a8129c52c8e490">   50</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___c_t_r_l___type.html#a9334d5ac0548802c90a8129c52c8e490">SWRST</a>:1;          </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#a8b4eebe79ded0459acec2f4950102ba3">   51</a></span>&#160;    uint8_t  :1;               </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#a3c0a02ddbd40208239429e7c15046afe">   52</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___c_t_r_l___type.html#a3c0a02ddbd40208239429e7c15046afe">CRC</a>:1;            </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#aab65dd9b182f6be2254611db5d495217">   53</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___c_t_r_l___type.html#aab65dd9b182f6be2254611db5d495217">MBIST</a>:1;          </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#a0d48069acca0d7c87aa3b848f2959714">   54</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___c_t_r_l___type.html#a0d48069acca0d7c87aa3b848f2959714">CE</a>:1;             </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#a77f12d2e278bd5c07712648ac0df5e08">   55</a></span>&#160;    uint8_t  :3;               </div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  } bit;                       </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#a9428adc9af4653a2050e2536b55dec8d">   57</a></span>&#160;  uint8_t <a class="code" href="union_d_s_u___c_t_r_l___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;} <a class="code" href="union_d_s_u___c_t_r_l___type.html">DSU_CTRL_Type</a>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga16d35bf197958eb309724f1d0fd8e842">   61</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_OFFSET             0x0000       </span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga2d27ac9a8ec8798ed407281b387c2fd0">   62</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_RESETVALUE         0x00ul       </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga2d08bbc3f34f53bc95415ac1c3d2ae72">   64</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_SWRST_Pos          0            </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga271a775cfa8f562f64ab3a6f0e328a51">   65</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_SWRST              (0x1ul &lt;&lt; DSU_CTRL_SWRST_Pos)</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga3f42a18f629eccf5698c46d591b827bc">   66</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_CRC_Pos            2            </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaa949503f8848f8d688497ed13a2e29b1">   67</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_CRC                (0x1ul &lt;&lt; DSU_CTRL_CRC_Pos)</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gae2f8bb8c8fde9739e8e15e76b5a052fc">   68</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_MBIST_Pos          3            </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga29a4889c6f02e7f58d390da5cb809eab">   69</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_MBIST              (0x1ul &lt;&lt; DSU_CTRL_MBIST_Pos)</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaef5ca1fd2f78e579bae1661fb54ccae7">   70</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_CE_Pos             4            </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga5e11b643b12c8d48be1e324bc42008b6">   71</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_CE                 (0x1ul &lt;&lt; DSU_CTRL_CE_Pos)</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gad7cc167d8a8791942e3149bd93278134">   72</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_MASK               0x1Dul       </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_STATUSA : (DSU Offset: 0x0001) (R/W  8) Status A -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a295c2c25da3e0e18cc0cbc3183eca78b">   78</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a295c2c25da3e0e18cc0cbc3183eca78b">DONE</a>:1;           </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html#af9d195a1c78e470049421a77e45be4b6">   79</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#af9d195a1c78e470049421a77e45be4b6">CRSTEXT</a>:1;        </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html#aeab82c88ce67ca69cc642d276ca635a8">   80</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#aeab82c88ce67ca69cc642d276ca635a8">BERR</a>:1;           </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a04c9f40b75c1bd1e983e8f193dd03202">   81</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a04c9f40b75c1bd1e983e8f193dd03202">FAIL</a>:1;           </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html#abb41b7932a36f56f81f4531b37cbd1d1">   82</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#abb41b7932a36f56f81f4531b37cbd1d1">PERR</a>:1;           </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a8b4eebe79ded0459acec2f4950102ba3">   83</a></span>&#160;    uint8_t  :3;               </div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  } bit;                       </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a9428adc9af4653a2050e2536b55dec8d">   85</a></span>&#160;  uint8_t <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;} <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html">DSU_STATUSA_Type</a>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga5bbcb19f47173c3bdee8ce58b612eac0">   89</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_OFFSET          0x0001       </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga39ce3f6cadacf2ea11a0e8ab5d6bcd4b">   90</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_RESETVALUE      0x00ul       </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga608007c6aa3ae0221483e370d9ca999b">   92</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_DONE_Pos        0            </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga824b2ff5600830ebc7971da3eeea0b7b">   93</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_DONE            (0x1ul &lt;&lt; DSU_STATUSA_DONE_Pos)</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gab5c6d644e1ec7f67cf2a9ad97a5262a2">   94</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_CRSTEXT_Pos     1            </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga4ce5d24ab18ad2bf2cc5925d30432907">   95</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_CRSTEXT         (0x1ul &lt;&lt; DSU_STATUSA_CRSTEXT_Pos)</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gafa02b78e838184c6f5a895f0f16c213a">   96</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_BERR_Pos        2            </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga74dbd3779decac8f909b6f2fde2df451">   97</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_BERR            (0x1ul &lt;&lt; DSU_STATUSA_BERR_Pos)</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga379cd81ca596d64fff4cdf4cd0642e9d">   98</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_FAIL_Pos        3            </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gacfa2c317afc818826c5ee60f7fd5b06a">   99</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_FAIL            (0x1ul &lt;&lt; DSU_STATUSA_FAIL_Pos)</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga2d5f7f64db290d822709d358b9d8baf6">  100</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_PERR_Pos        4            </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga0d09a64d9359e44b57ebd1734163e059">  101</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_PERR            (0x1ul &lt;&lt; DSU_STATUSA_PERR_Pos)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga054a84324fddaaecb1b58f35c2314bc7">  102</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_MASK            0x1Ful       </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_STATUSB : (DSU Offset: 0x0002) (R/   8) Status B -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html">  106</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a66457368a03947abde79b962839522f1">  108</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a66457368a03947abde79b962839522f1">PROT</a>:1;           </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a88c9c064c950eeb1f75f17995efa16d4">  109</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a88c9c064c950eeb1f75f17995efa16d4">DBGPRES</a>:1;        </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#ade5e10ab0c9b4e563410c2ca2186fbf4">  110</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#ade5e10ab0c9b4e563410c2ca2186fbf4">DCCD0</a>:1;          </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a4a639c1b4a8423cee0e7758623ba3a56">  111</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a4a639c1b4a8423cee0e7758623ba3a56">DCCD1</a>:1;          </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#ae95474c33b0667baa841e73584687093">  112</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#ae95474c33b0667baa841e73584687093">HPE</a>:1;            </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a8b4eebe79ded0459acec2f4950102ba3">  113</a></span>&#160;    uint8_t  :3;               </div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  } bit;                       </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    uint8_t  :2;               </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a0be1ba67b2fad522a310659af793a7bb">  117</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a0be1ba67b2fad522a310659af793a7bb">DCCD</a>:2;           </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a77f12d2e278bd5c07712648ac0df5e08">  118</a></span>&#160;    uint8_t  :4;               </div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  } vec;                       </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a9428adc9af4653a2050e2536b55dec8d">  120</a></span>&#160;  uint8_t <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;} <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html">DSU_STATUSB_Type</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga6633a1098b38470e1cefd46795f0cf93">  124</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_OFFSET          0x0002       </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaef2faaac59541260b63b58569da04dee">  125</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_RESETVALUE      0x10ul       </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gacd0a6b404b8ba52afe784b653e1b4ee7">  127</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_PROT_Pos        0            </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga0ba62e190f2b944deffdbfc40a7ce33a">  128</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_PROT            (0x1ul &lt;&lt; DSU_STATUSB_PROT_Pos)</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga36bd47009661963b8c71c9dc4cb62ecb">  129</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DBGPRES_Pos     1            </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga9eae843ddddb99bef3d7358ccb5e8dc9">  130</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DBGPRES         (0x1ul &lt;&lt; DSU_STATUSB_DBGPRES_Pos)</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gadc27fc361eacd9fdd30cad6459bdc7c4">  131</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD0_Pos       2            </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gac68c39af9734e2a6e6db0dc67bf12507">  132</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD0           (1 &lt;&lt; DSU_STATUSB_DCCD0_Pos)</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga43c23fdfaa496f809db2e9b7d0bea8a9">  133</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD1_Pos       3            </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gad229e036a6ca3ec924ca37250b6ea81c">  134</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD1           (1 &lt;&lt; DSU_STATUSB_DCCD1_Pos)</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga93a180646ddd3ecc99793ef1b5bde5aa">  135</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD_Pos        2            </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga044e55aae67a53e47ac714df1cfda6da">  136</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD_Msk        (0x3ul &lt;&lt; DSU_STATUSB_DCCD_Pos)</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaef2128822b4dc82be7e1c4971676c6ad">  137</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD(value)     (DSU_STATUSB_DCCD_Msk &amp; ((value) &lt;&lt; DSU_STATUSB_DCCD_Pos))</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga99433528b614cd9294b33c828a1a5003">  138</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_HPE_Pos         4            </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gab622c042fd6dd7d2d8b619ab875d2cda">  139</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_HPE             (0x1ul &lt;&lt; DSU_STATUSB_HPE_Pos)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga81d42e65d6d856087a32f89cd8ebcc23">  140</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_MASK            0x1Ful       </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_ADDR : (DSU Offset: 0x0004) (R/W 32) Address -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="union_d_s_u___a_d_d_r___type.html">  144</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="union_d_s_u___a_d_d_r___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  146</a></span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="union_d_s_u___a_d_d_r___type.html#ac9f49eaa00ec245d66e5342c02bcce9f">  147</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___a_d_d_r___type.html#ac9f49eaa00ec245d66e5342c02bcce9f">ADDR</a>:30;          </div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  } bit;                       </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="union_d_s_u___a_d_d_r___type.html#a6b91636401516a477989a336376d7b40">  149</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___a_d_d_r___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;} <a class="code" href="union_d_s_u___a_d_d_r___type.html">DSU_ADDR_Type</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gabf4bde31f974267a5be16e838fb4c385">  153</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_OFFSET             0x0004       </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga20348917b1dead19b4cf118c7470c2e4">  154</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga028619d29a30f3abc4ff67ce0797952c">  156</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_ADDR_Pos           2            </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gabd32d0522daddb84bbf02228c190fc49">  157</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_ADDR_Msk           (0x3FFFFFFFul &lt;&lt; DSU_ADDR_ADDR_Pos)</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga87f4d8a3d868be1f3d8cc880a0b67b65">  158</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_ADDR(value)        (DSU_ADDR_ADDR_Msk &amp; ((value) &lt;&lt; DSU_ADDR_ADDR_Pos))</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gadfb5c4d624bfbe3736315ad712fc3238">  159</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_MASK               0xFFFFFFFCul </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_LENGTH : (DSU Offset: 0x0008) (R/W 32) Length -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="union_d_s_u___l_e_n_g_t_h___type.html">  163</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="union_d_s_u___l_e_n_g_t_h___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  165</a></span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="union_d_s_u___l_e_n_g_t_h___type.html#a8daf77f63a1ab40042b7fd517a40e580">  166</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html#a8daf77f63a1ab40042b7fd517a40e580">LENGTH</a>:30;        </div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  } bit;                       </div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="union_d_s_u___l_e_n_g_t_h___type.html#a6b91636401516a477989a336376d7b40">  168</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;} <a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html">DSU_LENGTH_Type</a>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaa51326ede30d0596a90a8758846527b9">  172</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_OFFSET           0x0008       </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga055ab4dd190617fd309ed8db03c185ac">  173</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_RESETVALUE       0x00000000ul </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga6aa7babac0719eb769c08ca1a945aa57">  175</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_LENGTH_Pos       2            </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf8420428fca225dd9b92fb53c4498124">  176</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_LENGTH_Msk       (0x3FFFFFFFul &lt;&lt; DSU_LENGTH_LENGTH_Pos)</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga89bbb4abfbd477e9791957d57d5baf5f">  177</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_LENGTH(value)    (DSU_LENGTH_LENGTH_Msk &amp; ((value) &lt;&lt; DSU_LENGTH_LENGTH_Pos))</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga1bdb22215616287bf9f8ee6b97e7f803">  178</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_MASK             0xFFFFFFFCul </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_DATA : (DSU Offset: 0x000C) (R/W 32) Data -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="union_d_s_u___d_a_t_a___type.html">  182</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="union_d_s_u___d_a_t_a___type.html#aad20077939fb7b9e145416f55028ea37">  184</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_a_t_a___type.html#aad20077939fb7b9e145416f55028ea37">DATA</a>:32;          </div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  } bit;                       </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="union_d_s_u___d_a_t_a___type.html#a6b91636401516a477989a336376d7b40">  186</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___d_a_t_a___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;} <a class="code" href="union_d_s_u___d_a_t_a___type.html">DSU_DATA_Type</a>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga723e04c18648c402a75cce7e93de351a">  190</a></span>&#160;<span class="preprocessor">#define DSU_DATA_OFFSET             0x000C       </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga3a9b805b6870ba197f179b0c6cc366ab">  191</a></span>&#160;<span class="preprocessor">#define DSU_DATA_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga035409bf73a654618f87c65e2742bc35">  193</a></span>&#160;<span class="preprocessor">#define DSU_DATA_DATA_Pos           0            </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga23b8e4cde6cb91cf05bb65a48c1250c2">  194</a></span>&#160;<span class="preprocessor">#define DSU_DATA_DATA_Msk           (0xFFFFFFFFul &lt;&lt; DSU_DATA_DATA_Pos)</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaeb9ece8dc9d2857876bb710844551cda">  195</a></span>&#160;<span class="preprocessor">#define DSU_DATA_DATA(value)        (DSU_DATA_DATA_Msk &amp; ((value) &lt;&lt; DSU_DATA_DATA_Pos))</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga8ef0cc4d206f8b748482d8f40d4743e5">  196</a></span>&#160;<span class="preprocessor">#define DSU_DATA_MASK               0xFFFFFFFFul </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_DCC : (DSU Offset: 0x0010) (R/W 32) Debug Communication Channel n -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="union_d_s_u___d_c_c___type.html">  200</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="union_d_s_u___d_c_c___type.html#aad20077939fb7b9e145416f55028ea37">  202</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_c_c___type.html#aad20077939fb7b9e145416f55028ea37">DATA</a>:32;          </div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  } bit;                       </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="union_d_s_u___d_c_c___type.html#a6b91636401516a477989a336376d7b40">  204</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___d_c_c___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;} <a class="code" href="union_d_s_u___d_c_c___type.html">DSU_DCC_Type</a>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga79bf45c7c66b3d6ce28c7c9f9e6b3b89">  208</a></span>&#160;<span class="preprocessor">#define DSU_DCC_OFFSET              0x0010       </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf005efb1f6ed05574d398463365093b8">  209</a></span>&#160;<span class="preprocessor">#define DSU_DCC_RESETVALUE          0x00000000ul </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga5d96d9ba36151557c8211afc631280c6">  211</a></span>&#160;<span class="preprocessor">#define DSU_DCC_DATA_Pos            0            </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga10a910bf866c48cce4bafb987cdbe360">  212</a></span>&#160;<span class="preprocessor">#define DSU_DCC_DATA_Msk            (0xFFFFFFFFul &lt;&lt; DSU_DCC_DATA_Pos)</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga64c66dc7faaa799d1f4f852504d8e65c">  213</a></span>&#160;<span class="preprocessor">#define DSU_DCC_DATA(value)         (DSU_DCC_DATA_Msk &amp; ((value) &lt;&lt; DSU_DCC_DATA_Pos))</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga68f123ca6976eeb7b1320d0075b315d2">  214</a></span>&#160;<span class="preprocessor">#define DSU_DCC_MASK                0xFFFFFFFFul </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_DID : (DSU Offset: 0x0018) (R/  32) Device Identification -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html">  218</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#a8da25d83c426e8cb319e3c88c9e46ad9">  220</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#a8da25d83c426e8cb319e3c88c9e46ad9">DEVSEL</a>:8;         </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#a8f4be4e701bc29e4363db19a3452906a">  221</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#a8f4be4e701bc29e4363db19a3452906a">REVISION</a>:4;       </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#afc409b59dc5040a5a7df75191b1272ed">  222</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#afc409b59dc5040a5a7df75191b1272ed">DIE</a>:4;            </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#aec1777cca650ee0df32be9620d7e6800">  223</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#aec1777cca650ee0df32be9620d7e6800">SERIES</a>:6;         </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  224</a></span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#a944ef987106b4a0159e66f52d6301185">  225</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#a944ef987106b4a0159e66f52d6301185">FAMILY</a>:5;         </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#a53a30227239ed5e9e6fef6459081810c">  226</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#a53a30227239ed5e9e6fef6459081810c">PROCESSOR</a>:4;      </div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  } bit;                       </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#a6b91636401516a477989a336376d7b40">  228</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;} <a class="code" href="union_d_s_u___d_i_d___type.html">DSU_DID_Type</a>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga1f8a682ec241602def0bb6f06481e4ed">  232</a></span>&#160;<span class="preprocessor">#define DSU_DID_OFFSET              0x0018       </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf7877874825444352e8c546a2e1a2595">  234</a></span>&#160;<span class="preprocessor">#define DSU_DID_DEVSEL_Pos          0            </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga00a89f3dabb49fc218fa169f510affb1">  235</a></span>&#160;<span class="preprocessor">#define DSU_DID_DEVSEL_Msk          (0xFFul &lt;&lt; DSU_DID_DEVSEL_Pos)</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gae7f77a8a06e459bf42b0bb130c1a1e58">  236</a></span>&#160;<span class="preprocessor">#define DSU_DID_DEVSEL(value)       (DSU_DID_DEVSEL_Msk &amp; ((value) &lt;&lt; DSU_DID_DEVSEL_Pos))</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gadf8c7ee986cf2cceec0a4d82efb513a2">  237</a></span>&#160;<span class="preprocessor">#define DSU_DID_REVISION_Pos        8            </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gab5dba5b8a06073b6c8a2cdffe5b4fc20">  238</a></span>&#160;<span class="preprocessor">#define DSU_DID_REVISION_Msk        (0xFul &lt;&lt; DSU_DID_REVISION_Pos)</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga1c662b22d53f1e09610c2c4df24e26d8">  239</a></span>&#160;<span class="preprocessor">#define DSU_DID_REVISION(value)     (DSU_DID_REVISION_Msk &amp; ((value) &lt;&lt; DSU_DID_REVISION_Pos))</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gacd344f630eefc7e02ceb5f8210017b8b">  240</a></span>&#160;<span class="preprocessor">#define DSU_DID_DIE_Pos             12           </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga41443f7e74fd63e24f7990557d9ebb28">  241</a></span>&#160;<span class="preprocessor">#define DSU_DID_DIE_Msk             (0xFul &lt;&lt; DSU_DID_DIE_Pos)</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gadcbee73ae2aeed99b44050be79c41b6d">  242</a></span>&#160;<span class="preprocessor">#define DSU_DID_DIE(value)          (DSU_DID_DIE_Msk &amp; ((value) &lt;&lt; DSU_DID_DIE_Pos))</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga7f9f64f65c0ec3d507ba5bc03b1a9b68">  243</a></span>&#160;<span class="preprocessor">#define DSU_DID_SERIES_Pos          16           </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf0a694364add4f49a3d7ad19af011e0b">  244</a></span>&#160;<span class="preprocessor">#define DSU_DID_SERIES_Msk          (0x3Ful &lt;&lt; DSU_DID_SERIES_Pos)</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaa8e2293c54c5435c7b90cc4ab8b0c91b">  245</a></span>&#160;<span class="preprocessor">#define DSU_DID_SERIES(value)       (DSU_DID_SERIES_Msk &amp; ((value) &lt;&lt; DSU_DID_SERIES_Pos))</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga738ead915cfef1cb2261b900bc2125e7">  246</a></span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY_Pos          23           </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gafadbeccaa25afb79e44bfa3e1585c116">  247</a></span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY_Msk          (0x1Ful &lt;&lt; DSU_DID_FAMILY_Pos)</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga60b98d79fd8846339905b75d8df68abb">  248</a></span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY(value)       (DSU_DID_FAMILY_Msk &amp; ((value) &lt;&lt; DSU_DID_FAMILY_Pos))</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf39e8c9b37c218a74228db9507493fa2">  249</a></span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_Pos       28           </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gad4accb27c5fd296512c1ed43dd84c93d">  250</a></span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_Msk       (0xFul &lt;&lt; DSU_DID_PROCESSOR_Pos)</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga7631b295029e2c4f2068fb1aeef05634">  251</a></span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR(value)    (DSU_DID_PROCESSOR_Msk &amp; ((value) &lt;&lt; DSU_DID_PROCESSOR_Pos))</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gac1403dba443577379c24df9d1bff8cb1">  252</a></span>&#160;<span class="preprocessor">#define DSU_DID_MASK                0xFFBFFFFFul </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_ENTRY : (DSU Offset: 0x1000) (R/  32) Coresight ROM Table Entry n -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_t_r_y___type.html">  256</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_t_r_y___type.html#a0327e9070e0d0a28eaa35ab6c3bc013e">  258</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___e_n_t_r_y___type.html#a0327e9070e0d0a28eaa35ab6c3bc013e">EPRES</a>:1;          </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_t_r_y___type.html#af0366b5197677d31db7bb05d8049ec01">  259</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___e_n_t_r_y___type.html#af0366b5197677d31db7bb05d8049ec01">FMT</a>:1;            </div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_t_r_y___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  260</a></span>&#160;    uint32_t :10;              </div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_t_r_y___type.html#ad6278bf12a3043ae4eab61592fb5186a">  261</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___e_n_t_r_y___type.html#ad6278bf12a3043ae4eab61592fb5186a">ADDOFF</a>:20;        </div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  } bit;                       </div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_t_r_y___type.html#a6b91636401516a477989a336376d7b40">  263</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___e_n_t_r_y___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;} <a class="code" href="union_d_s_u___e_n_t_r_y___type.html">DSU_ENTRY_Type</a>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gabf579a43c4cd13d6c94af6656ad564fd">  267</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_OFFSET            0x1000       </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gac085c78a25a715450028693587be6f33">  268</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_RESETVALUE        0x00000002ul </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga17db89e8a7cdd4950fb0f754cdf91c9e">  270</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_EPRES_Pos         0            </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf9d14d3c1085ee9a8ddc2e7c0f4e2c1d">  271</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_EPRES             (0x1ul &lt;&lt; DSU_ENTRY_EPRES_Pos)</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga64b5a6e8e4e1cb7c47f263c9ec0c0eb0">  272</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_FMT_Pos           1            </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga4cd9b410d66436af77429ab7c66fe798">  273</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_FMT               (0x1ul &lt;&lt; DSU_ENTRY_FMT_Pos)</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gab71d31f158a348f32e1a357991d598e4">  274</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_ADDOFF_Pos        12           </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga5aed4c8d11cb4035eb6e903e323f1bd2">  275</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_ADDOFF_Msk        (0xFFFFFul &lt;&lt; DSU_ENTRY_ADDOFF_Pos)</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga2b06caa1302db199b3b62849e2b5200f">  276</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_ADDOFF(value)     (DSU_ENTRY_ADDOFF_Msk &amp; ((value) &lt;&lt; DSU_ENTRY_ADDOFF_Pos))</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf0cc765a53fad8ea6a66d738de6e1613">  277</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_MASK              0xFFFFF003ul </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_END : (DSU Offset: 0x1008) (R/  32) Coresight ROM Table End -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_d___type.html">  281</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_d___type.html#af277b315c1b43fe00b788fdf5d3dd540">  283</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___e_n_d___type.html#af277b315c1b43fe00b788fdf5d3dd540">END</a>:32;           </div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  } bit;                       </div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_d___type.html#a6b91636401516a477989a336376d7b40">  285</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___e_n_d___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;} <a class="code" href="union_d_s_u___e_n_d___type.html">DSU_END_Type</a>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gae6ea9aca4f5434a9e01445fc08782f59">  289</a></span>&#160;<span class="preprocessor">#define DSU_END_OFFSET              0x1008       </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaa4380f101e160fd70e41789f57871f63">  290</a></span>&#160;<span class="preprocessor">#define DSU_END_RESETVALUE          0x00000000ul </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga490d2f02762f42681fc4dcaa0db570bb">  292</a></span>&#160;<span class="preprocessor">#define DSU_END_END_Pos             0            </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaaf87e985a2898109e146e505e1bc603e">  293</a></span>&#160;<span class="preprocessor">#define DSU_END_END_Msk             (0xFFFFFFFFul &lt;&lt; DSU_END_END_Pos)</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga7f75f47734b0964eae647d11b91f7748">  294</a></span>&#160;<span class="preprocessor">#define DSU_END_END(value)          (DSU_END_END_Msk &amp; ((value) &lt;&lt; DSU_END_END_Pos))</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gac1fdb41335952f536cc506c75a0f2e5f">  295</a></span>&#160;<span class="preprocessor">#define DSU_END_MASK                0xFFFFFFFFul </span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_MEMTYPE : (DSU Offset: 0x1FCC) (R/  32) Coresight ROM Table Memory Type -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="union_d_s_u___m_e_m_t_y_p_e___type.html">  299</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="union_d_s_u___m_e_m_t_y_p_e___type.html#a2b3f5c16e144ac7f8a0f7448a27e8eed">  301</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html#a2b3f5c16e144ac7f8a0f7448a27e8eed">SMEMP</a>:1;          </div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="union_d_s_u___m_e_m_t_y_p_e___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  302</a></span>&#160;    uint32_t :31;              </div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  } bit;                       </div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="union_d_s_u___m_e_m_t_y_p_e___type.html#a6b91636401516a477989a336376d7b40">  304</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;} <a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html">DSU_MEMTYPE_Type</a>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga9cfb1a386c96d79aa14d0556e89a9847">  308</a></span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_OFFSET          0x1FCC       </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gae696aac50623781af5c363bb4819a651">  309</a></span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_RESETVALUE      0x00000000ul </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf9e3cd3a0a5383eb7790554b6b26b2d3">  311</a></span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_SMEMP_Pos       0            </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaab193425e2e460aea861c9c2ef10fd42">  312</a></span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_SMEMP           (0x1ul &lt;&lt; DSU_MEMTYPE_SMEMP_Pos)</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga1452bd6135db23612661a14aba71c287">  313</a></span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_MASK            0x00000001ul </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID4 : (DSU Offset: 0x1FD0) (R/  32) Peripheral Identification 4 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d4___type.html">  317</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d4___type.html#a2ba9c1edf4631b95ad43c26007a2343b">  319</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d4___type.html#a2ba9c1edf4631b95ad43c26007a2343b">JEPCC</a>:4;          </div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d4___type.html#a45b73f7720c1b8b402d327cdf09ed7e7">  320</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d4___type.html#a45b73f7720c1b8b402d327cdf09ed7e7">FKBC</a>:4;           </div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d4___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  321</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  } bit;                       </div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d4___type.html#a6b91636401516a477989a336376d7b40">  323</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___p_i_d4___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;} <a class="code" href="union_d_s_u___p_i_d4___type.html">DSU_PID4_Type</a>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga9b2486d7ffbc473daa210a53c58ae205">  327</a></span>&#160;<span class="preprocessor">#define DSU_PID4_OFFSET             0x1FD0       </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gabff45dc09472f6ef982d193afd7841cc">  328</a></span>&#160;<span class="preprocessor">#define DSU_PID4_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga09592aca2e0907f95a7a1b7898f77734">  330</a></span>&#160;<span class="preprocessor">#define DSU_PID4_JEPCC_Pos          0            </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga2a82152e8d4b608bac249b7a20648725">  331</a></span>&#160;<span class="preprocessor">#define DSU_PID4_JEPCC_Msk          (0xFul &lt;&lt; DSU_PID4_JEPCC_Pos)</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga5fd67c05238d1180cab16bd3363d12e3">  332</a></span>&#160;<span class="preprocessor">#define DSU_PID4_JEPCC(value)       (DSU_PID4_JEPCC_Msk &amp; ((value) &lt;&lt; DSU_PID4_JEPCC_Pos))</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaa75dd4a5e3f39a78aacfe256a1db4df9">  333</a></span>&#160;<span class="preprocessor">#define DSU_PID4_FKBC_Pos           4            </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gacf7090567b13986ca1ee4903dfbc1157">  334</a></span>&#160;<span class="preprocessor">#define DSU_PID4_FKBC_Msk           (0xFul &lt;&lt; DSU_PID4_FKBC_Pos)</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gac37ce079f68b9fd6e3fc8b02bc876590">  335</a></span>&#160;<span class="preprocessor">#define DSU_PID4_FKBC(value)        (DSU_PID4_FKBC_Msk &amp; ((value) &lt;&lt; DSU_PID4_FKBC_Pos))</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga4d757ce3a91f809a48fe7fbe9a72724e">  336</a></span>&#160;<span class="preprocessor">#define DSU_PID4_MASK               0x000000FFul </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID0 : (DSU Offset: 0x1FE0) (R/  32) Peripheral Identification 0 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d0___type.html">  340</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d0___type.html#a97838df28c1bc21b366053f3b09102f5">  342</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d0___type.html#a97838df28c1bc21b366053f3b09102f5">PARTNBL</a>:8;        </div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  343</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  } bit;                       </div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d0___type.html#a6b91636401516a477989a336376d7b40">  345</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___p_i_d0___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;} <a class="code" href="union_d_s_u___p_i_d0___type.html">DSU_PID0_Type</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaea9d171f0922c1d3459cd94571421b57">  349</a></span>&#160;<span class="preprocessor">#define DSU_PID0_OFFSET             0x1FE0       </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gafbf547350eaa735fb153d3b6dcc09408">  350</a></span>&#160;<span class="preprocessor">#define DSU_PID0_RESETVALUE         0x000000D0ul </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf2273a145c71eec0de2c40ddd80e4283">  352</a></span>&#160;<span class="preprocessor">#define DSU_PID0_PARTNBL_Pos        0            </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga54a82c896045decd005d66a532015c5f">  353</a></span>&#160;<span class="preprocessor">#define DSU_PID0_PARTNBL_Msk        (0xFFul &lt;&lt; DSU_PID0_PARTNBL_Pos)</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga7ae8e82452e6c2e7bafadf3233ca549b">  354</a></span>&#160;<span class="preprocessor">#define DSU_PID0_PARTNBL(value)     (DSU_PID0_PARTNBL_Msk &amp; ((value) &lt;&lt; DSU_PID0_PARTNBL_Pos))</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gae813809af590e3ba3aa212704b194593">  355</a></span>&#160;<span class="preprocessor">#define DSU_PID0_MASK               0x000000FFul </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID1 : (DSU Offset: 0x1FE4) (R/  32) Peripheral Identification 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d1___type.html">  359</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d1___type.html#a2c986ac59c285a22c13815824d169842">  361</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d1___type.html#a2c986ac59c285a22c13815824d169842">PARTNBH</a>:4;        </div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d1___type.html#a0f4893153b1ef366310a83de468f0a08">  362</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d1___type.html#a0f4893153b1ef366310a83de468f0a08">JEPIDCL</a>:4;        </div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d1___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  363</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  } bit;                       </div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d1___type.html#a6b91636401516a477989a336376d7b40">  365</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___p_i_d1___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;} <a class="code" href="union_d_s_u___p_i_d1___type.html">DSU_PID1_Type</a>;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga1114e2adaab2fe61ed027acf899418de">  369</a></span>&#160;<span class="preprocessor">#define DSU_PID1_OFFSET             0x1FE4       </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga257a59dab5e1bef2c233b637968f2786">  370</a></span>&#160;<span class="preprocessor">#define DSU_PID1_RESETVALUE         0x000000FCul </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga6dff7e586efe49ba2aa268119a27218d">  372</a></span>&#160;<span class="preprocessor">#define DSU_PID1_PARTNBH_Pos        0            </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga03bce9efd137e37e8c749cdb2bdfe890">  373</a></span>&#160;<span class="preprocessor">#define DSU_PID1_PARTNBH_Msk        (0xFul &lt;&lt; DSU_PID1_PARTNBH_Pos)</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga61b0efd1cd16141a3808d1bad644a5aa">  374</a></span>&#160;<span class="preprocessor">#define DSU_PID1_PARTNBH(value)     (DSU_PID1_PARTNBH_Msk &amp; ((value) &lt;&lt; DSU_PID1_PARTNBH_Pos))</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga64528557ce517ad0117a1416e03e0be9">  375</a></span>&#160;<span class="preprocessor">#define DSU_PID1_JEPIDCL_Pos        4            </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf45a07f7bcaedb965d705f1575f1438f">  376</a></span>&#160;<span class="preprocessor">#define DSU_PID1_JEPIDCL_Msk        (0xFul &lt;&lt; DSU_PID1_JEPIDCL_Pos)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaea602fc378fd5fb10111e3d8e9022cf3">  377</a></span>&#160;<span class="preprocessor">#define DSU_PID1_JEPIDCL(value)     (DSU_PID1_JEPIDCL_Msk &amp; ((value) &lt;&lt; DSU_PID1_JEPIDCL_Pos))</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga2398899995a62f2a20b4390051c5d269">  378</a></span>&#160;<span class="preprocessor">#define DSU_PID1_MASK               0x000000FFul </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID2 : (DSU Offset: 0x1FE8) (R/  32) Peripheral Identification 2 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d2___type.html">  382</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d2___type.html#a2429b5d152af8acfa9e7190711ea3c0e">  384</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d2___type.html#a2429b5d152af8acfa9e7190711ea3c0e">JEPIDCH</a>:3;        </div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d2___type.html#afbc475d4de3a4f828f001c767a0871d1">  385</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d2___type.html#afbc475d4de3a4f828f001c767a0871d1">JEPU</a>:1;           </div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d2___type.html#a8f4be4e701bc29e4363db19a3452906a">  386</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d2___type.html#a8f4be4e701bc29e4363db19a3452906a">REVISION</a>:4;       </div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d2___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  387</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  } bit;                       </div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d2___type.html#a6b91636401516a477989a336376d7b40">  389</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___p_i_d2___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;} <a class="code" href="union_d_s_u___p_i_d2___type.html">DSU_PID2_Type</a>;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gae848d742529a04e4fc64065f2bfde2d7">  393</a></span>&#160;<span class="preprocessor">#define DSU_PID2_OFFSET             0x1FE8       </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga34f08ebf29928fc5c95f018abbc6d3a3">  394</a></span>&#160;<span class="preprocessor">#define DSU_PID2_RESETVALUE         0x00000009ul </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga4b2aa922b81ecb07b672d813558306fc">  396</a></span>&#160;<span class="preprocessor">#define DSU_PID2_JEPIDCH_Pos        0            </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga9aa269300c59a1466dd1e04f8bfbd7a1">  397</a></span>&#160;<span class="preprocessor">#define DSU_PID2_JEPIDCH_Msk        (0x7ul &lt;&lt; DSU_PID2_JEPIDCH_Pos)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga37fa971dc278d5f39db2207b421c5dc3">  398</a></span>&#160;<span class="preprocessor">#define DSU_PID2_JEPIDCH(value)     (DSU_PID2_JEPIDCH_Msk &amp; ((value) &lt;&lt; DSU_PID2_JEPIDCH_Pos))</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga88346fef117d36aa2dba1ffabc5e908a">  399</a></span>&#160;<span class="preprocessor">#define DSU_PID2_JEPU_Pos           3            </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga967771691bc8307f873ebe12770a9b46">  400</a></span>&#160;<span class="preprocessor">#define DSU_PID2_JEPU               (0x1ul &lt;&lt; DSU_PID2_JEPU_Pos)</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gacb24de7b25b93dd1c040ed75899fd545">  401</a></span>&#160;<span class="preprocessor">#define DSU_PID2_REVISION_Pos       4            </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga82145131b9b62c23c97969def2900d5d">  402</a></span>&#160;<span class="preprocessor">#define DSU_PID2_REVISION_Msk       (0xFul &lt;&lt; DSU_PID2_REVISION_Pos)</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga2aded9774af773c83f88843254b3921b">  403</a></span>&#160;<span class="preprocessor">#define DSU_PID2_REVISION(value)    (DSU_PID2_REVISION_Msk &amp; ((value) &lt;&lt; DSU_PID2_REVISION_Pos))</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga4166d965b2c546c98a12d698fd27aa37">  404</a></span>&#160;<span class="preprocessor">#define DSU_PID2_MASK               0x000000FFul </span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID3 : (DSU Offset: 0x1FEC) (R/  32) Peripheral Identification 3 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d3___type.html">  408</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d3___type.html#abce93aebb35f28215ed71f8d5015e9e6">  410</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d3___type.html#abce93aebb35f28215ed71f8d5015e9e6">CUSMOD</a>:4;         </div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d3___type.html#ae57a0251504759538f043ef033cfc143">  411</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d3___type.html#ae57a0251504759538f043ef033cfc143">REVAND</a>:4;         </div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d3___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  412</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  } bit;                       </div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d3___type.html#a6b91636401516a477989a336376d7b40">  414</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___p_i_d3___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;} <a class="code" href="union_d_s_u___p_i_d3___type.html">DSU_PID3_Type</a>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga0dadf53ca912be72cc37e2eddedbacfa">  418</a></span>&#160;<span class="preprocessor">#define DSU_PID3_OFFSET             0x1FEC       </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaaf4259207024e68a7734aa815f281bb2">  419</a></span>&#160;<span class="preprocessor">#define DSU_PID3_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gab4e2a84699bcb677236554a721bbe8f4">  421</a></span>&#160;<span class="preprocessor">#define DSU_PID3_CUSMOD_Pos         0            </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga42edeb1d05942c2e02601a8e1abebdaa">  422</a></span>&#160;<span class="preprocessor">#define DSU_PID3_CUSMOD_Msk         (0xFul &lt;&lt; DSU_PID3_CUSMOD_Pos)</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaffea388f2f5da700b0e9143232f45d37">  423</a></span>&#160;<span class="preprocessor">#define DSU_PID3_CUSMOD(value)      (DSU_PID3_CUSMOD_Msk &amp; ((value) &lt;&lt; DSU_PID3_CUSMOD_Pos))</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga10e1892be1ad4ad3d2eb63267999efb9">  424</a></span>&#160;<span class="preprocessor">#define DSU_PID3_REVAND_Pos         4            </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga8aa490a6598622e9f161af9ec209d893">  425</a></span>&#160;<span class="preprocessor">#define DSU_PID3_REVAND_Msk         (0xFul &lt;&lt; DSU_PID3_REVAND_Pos)</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf2028d73f3440267982dc85909f7eecc">  426</a></span>&#160;<span class="preprocessor">#define DSU_PID3_REVAND(value)      (DSU_PID3_REVAND_Msk &amp; ((value) &lt;&lt; DSU_PID3_REVAND_Pos))</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaeaed416954ecb7d99c60af8c7b68b8bb">  427</a></span>&#160;<span class="preprocessor">#define DSU_PID3_MASK               0x000000FFul </span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_CID0 : (DSU Offset: 0x1FF0) (R/  32) Component Identification 0 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d0___type.html">  431</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d0___type.html#aa8dbe5bb6810d255b60e74eb37ea6e07">  433</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___c_i_d0___type.html#aa8dbe5bb6810d255b60e74eb37ea6e07">PREAMBLEB0</a>:8;     </div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  434</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  } bit;                       </div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d0___type.html#a6b91636401516a477989a336376d7b40">  436</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___c_i_d0___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;} <a class="code" href="union_d_s_u___c_i_d0___type.html">DSU_CID0_Type</a>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga04d4b050a6adad9da4caf0993e010d8f">  440</a></span>&#160;<span class="preprocessor">#define DSU_CID0_OFFSET             0x1FF0       </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga614c4aa7339cc2b804cd773e20ca7bf5">  441</a></span>&#160;<span class="preprocessor">#define DSU_CID0_RESETVALUE         0x0000000Dul </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga684c02c36c7acb7066c55e248c85c44e">  443</a></span>&#160;<span class="preprocessor">#define DSU_CID0_PREAMBLEB0_Pos     0            </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaccaacf599c31ea471efbdf7838d26de6">  444</a></span>&#160;<span class="preprocessor">#define DSU_CID0_PREAMBLEB0_Msk     (0xFFul &lt;&lt; DSU_CID0_PREAMBLEB0_Pos)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga38870d39881d4e6cbacc18de7a44529c">  445</a></span>&#160;<span class="preprocessor">#define DSU_CID0_PREAMBLEB0(value)  (DSU_CID0_PREAMBLEB0_Msk &amp; ((value) &lt;&lt; DSU_CID0_PREAMBLEB0_Pos))</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga7c41f1841c69429dc59c6466b4fc0742">  446</a></span>&#160;<span class="preprocessor">#define DSU_CID0_MASK               0x000000FFul </span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_CID1 : (DSU Offset: 0x1FF4) (R/  32) Component Identification 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d1___type.html">  450</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d1___type.html#a893904fe60cf02df2807ebb258b67857">  452</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___c_i_d1___type.html#a893904fe60cf02df2807ebb258b67857">PREAMBLE</a>:4;       </div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d1___type.html#a0f282950c422fa65010971d88a119b3d">  453</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___c_i_d1___type.html#a0f282950c422fa65010971d88a119b3d">CCLASS</a>:4;         </div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d1___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  454</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  } bit;                       </div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d1___type.html#a6b91636401516a477989a336376d7b40">  456</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___c_i_d1___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;} <a class="code" href="union_d_s_u___c_i_d1___type.html">DSU_CID1_Type</a>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga1000fee5818fa48da89833ca079a3a5c">  460</a></span>&#160;<span class="preprocessor">#define DSU_CID1_OFFSET             0x1FF4       </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga0ddd2062d17bc1957afe23b2f02a46bd">  461</a></span>&#160;<span class="preprocessor">#define DSU_CID1_RESETVALUE         0x00000010ul </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga7496e12eabba3a78eaef45bd496a9c89">  463</a></span>&#160;<span class="preprocessor">#define DSU_CID1_PREAMBLE_Pos       0            </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga10a983b3963ff405e03427c16369b0be">  464</a></span>&#160;<span class="preprocessor">#define DSU_CID1_PREAMBLE_Msk       (0xFul &lt;&lt; DSU_CID1_PREAMBLE_Pos)</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gac5f44f703f59fd2e482381626a483701">  465</a></span>&#160;<span class="preprocessor">#define DSU_CID1_PREAMBLE(value)    (DSU_CID1_PREAMBLE_Msk &amp; ((value) &lt;&lt; DSU_CID1_PREAMBLE_Pos))</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaa505d5dbcb38fd84adf608eaaa7948a6">  466</a></span>&#160;<span class="preprocessor">#define DSU_CID1_CCLASS_Pos         4            </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga4266168966ac857f7f418fa53692dc42">  467</a></span>&#160;<span class="preprocessor">#define DSU_CID1_CCLASS_Msk         (0xFul &lt;&lt; DSU_CID1_CCLASS_Pos)</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gab1b3d33d5908526ca1032a0ac8d792a1">  468</a></span>&#160;<span class="preprocessor">#define DSU_CID1_CCLASS(value)      (DSU_CID1_CCLASS_Msk &amp; ((value) &lt;&lt; DSU_CID1_CCLASS_Pos))</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gab3c48e6716c2288f0cbecf4a4991dcff">  469</a></span>&#160;<span class="preprocessor">#define DSU_CID1_MASK               0x000000FFul </span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_CID2 : (DSU Offset: 0x1FF8) (R/  32) Component Identification 2 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d2___type.html">  473</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d2___type.html#a8a84d2ae965a94dc3afde1bbce29324b">  475</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___c_i_d2___type.html#a8a84d2ae965a94dc3afde1bbce29324b">PREAMBLEB2</a>:8;     </div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d2___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  476</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  } bit;                       </div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d2___type.html#a6b91636401516a477989a336376d7b40">  478</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___c_i_d2___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;} <a class="code" href="union_d_s_u___c_i_d2___type.html">DSU_CID2_Type</a>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gab07b638d6710bb917955217815dcd84e">  482</a></span>&#160;<span class="preprocessor">#define DSU_CID2_OFFSET             0x1FF8       </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga0276c33d43081b5c8cd478b611723f36">  483</a></span>&#160;<span class="preprocessor">#define DSU_CID2_RESETVALUE         0x00000005ul </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga755afb0dc289f0eeaaf805636836da72">  485</a></span>&#160;<span class="preprocessor">#define DSU_CID2_PREAMBLEB2_Pos     0            </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gac588c40c7349a7b9803a8e38bfe9118a">  486</a></span>&#160;<span class="preprocessor">#define DSU_CID2_PREAMBLEB2_Msk     (0xFFul &lt;&lt; DSU_CID2_PREAMBLEB2_Pos)</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga826f45b240e84f67a102fd541f6184f1">  487</a></span>&#160;<span class="preprocessor">#define DSU_CID2_PREAMBLEB2(value)  (DSU_CID2_PREAMBLEB2_Msk &amp; ((value) &lt;&lt; DSU_CID2_PREAMBLEB2_Pos))</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaedee750a7bad4de75131402ddea84c91">  488</a></span>&#160;<span class="preprocessor">#define DSU_CID2_MASK               0x000000FFul </span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_CID3 : (DSU Offset: 0x1FFC) (R/  32) Component Identification 3 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d3___type.html">  492</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d3___type.html#a9cffca5c6c08af4f95d0c25130ece9e3">  494</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___c_i_d3___type.html#a9cffca5c6c08af4f95d0c25130ece9e3">PREAMBLEB3</a>:8;     </div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d3___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  495</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  } bit;                       </div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d3___type.html#a6b91636401516a477989a336376d7b40">  497</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___c_i_d3___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;} <a class="code" href="union_d_s_u___c_i_d3___type.html">DSU_CID3_Type</a>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga9863199733ba4498f102f28fc2c40021">  501</a></span>&#160;<span class="preprocessor">#define DSU_CID3_OFFSET             0x1FFC       </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga8cfe3b4da150c87da70eccd4c07280f4">  502</a></span>&#160;<span class="preprocessor">#define DSU_CID3_RESETVALUE         0x000000B1ul </span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gad11a14455b5f888c07616d9c56808b09">  504</a></span>&#160;<span class="preprocessor">#define DSU_CID3_PREAMBLEB3_Pos     0            </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga371986d5abba79b7e4389d750150cad1">  505</a></span>&#160;<span class="preprocessor">#define DSU_CID3_PREAMBLEB3_Msk     (0xFFul &lt;&lt; DSU_CID3_PREAMBLEB3_Pos)</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaa750f726cef165ba74dd6469057fa7d9">  506</a></span>&#160;<span class="preprocessor">#define DSU_CID3_PREAMBLEB3(value)  (DSU_CID3_PREAMBLEB3_Msk &amp; ((value) &lt;&lt; DSU_CID3_PREAMBLEB3_Pos))</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga7b551efb4b690585f91a21e36b24215f">  507</a></span>&#160;<span class="preprocessor">#define DSU_CID3_MASK               0x000000FFul </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="struct_dsu.html">  511</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="struct_dsu.html#a24e11e45738520b3929f2a2e0a1baf28">  512</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="union_d_s_u___c_t_r_l___type.html">DSU_CTRL_Type</a>             <a class="code" href="struct_dsu.html#a24e11e45738520b3929f2a2e0a1baf28">CTRL</a>;        </div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="struct_dsu.html#a6759acda48815d98f344c56148ba52ac">  513</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html">DSU_STATUSA_Type</a>          <a class="code" href="struct_dsu.html#a6759acda48815d98f344c56148ba52ac">STATUSA</a>;     </div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="struct_dsu.html#a6184b4b81bad58bef585f6ecd1dbe027">  514</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html">DSU_STATUSB_Type</a>          <a class="code" href="struct_dsu.html#a6184b4b81bad58bef585f6ecd1dbe027">STATUSB</a>;     </div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="struct_dsu.html#a092866123ac46d0985136e4dca2f36f4">  515</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x1];</div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="struct_dsu.html#a3663d6824eee85773d00a11395edd46d">  516</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___a_d_d_r___type.html">DSU_ADDR_Type</a>             <a class="code" href="struct_dsu.html#a3663d6824eee85773d00a11395edd46d">ADDR</a>;        </div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="struct_dsu.html#aaa78c033db4ceb4d96c4250f684ef718">  517</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html">DSU_LENGTH_Type</a>           <a class="code" href="struct_dsu.html#aaa78c033db4ceb4d96c4250f684ef718">LENGTH</a>;      </div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="struct_dsu.html#a5115b1876ae515f5d88ce5f9f871b66f">  518</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___d_a_t_a___type.html">DSU_DATA_Type</a>             <a class="code" href="struct_dsu.html#a5115b1876ae515f5d88ce5f9f871b66f">DATA</a>;        </div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="struct_dsu.html#a787f4c37b8d5b7a47e6603f6b30835d7">  519</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___d_c_c___type.html">DSU_DCC_Type</a>              DCC[2];      </div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="struct_dsu.html#ad7c28a7eefa6630982dd18f09c7bbd32">  520</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___d_i_d___type.html">DSU_DID_Type</a>              <a class="code" href="struct_dsu.html#ad7c28a7eefa6630982dd18f09c7bbd32">DID</a>;         </div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="struct_dsu.html#ae2c627271321519d2066182e6b83317b">  521</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0xFE4];</div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="struct_dsu.html#ace4c71db0b7538ce5f07c40883d54a8c">  522</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___e_n_t_r_y___type.html">DSU_ENTRY_Type</a>            ENTRY[2];    </div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="struct_dsu.html#a4091fe3b88164b1682ee02daeb49c62a">  523</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___e_n_d___type.html">DSU_END_Type</a>              <a class="code" href="struct_dsu.html#a4091fe3b88164b1682ee02daeb49c62a">END</a>;         </div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="struct_dsu.html#ababa6cb5a34643305b6839c2ac1d5ed8">  524</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved3[0xFC0];</div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="struct_dsu.html#a795f2b9189e004c3d638ee9c0c36232b">  525</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html">DSU_MEMTYPE_Type</a>          <a class="code" href="struct_dsu.html#a795f2b9189e004c3d638ee9c0c36232b">MEMTYPE</a>;     </div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="struct_dsu.html#aad07c9f8931eb7916a9d7db486e7a1f9">  526</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d4___type.html">DSU_PID4_Type</a>             <a class="code" href="struct_dsu.html#aad07c9f8931eb7916a9d7db486e7a1f9">PID4</a>;        </div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="struct_dsu.html#af3a36aca215654d294560ffdd73e40b3">  527</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved4[0xC];</div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="struct_dsu.html#a522c107da63b44519cdbbdd30f0b9b44">  528</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d0___type.html">DSU_PID0_Type</a>             <a class="code" href="struct_dsu.html#a522c107da63b44519cdbbdd30f0b9b44">PID0</a>;        </div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="struct_dsu.html#afb83c5463380bc4b86a3ea40ad4aaab6">  529</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d1___type.html">DSU_PID1_Type</a>             <a class="code" href="struct_dsu.html#afb83c5463380bc4b86a3ea40ad4aaab6">PID1</a>;        </div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="struct_dsu.html#a0d3035ce892197d08526ac79b69cd927">  530</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d2___type.html">DSU_PID2_Type</a>             <a class="code" href="struct_dsu.html#a0d3035ce892197d08526ac79b69cd927">PID2</a>;        </div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="struct_dsu.html#af67380c0b807adcea9d24ae09d1d54b6">  531</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d3___type.html">DSU_PID3_Type</a>             <a class="code" href="struct_dsu.html#af67380c0b807adcea9d24ae09d1d54b6">PID3</a>;        </div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="struct_dsu.html#a16e039fe0232f95c8dc7919b2542dd48">  532</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d0___type.html">DSU_CID0_Type</a>             <a class="code" href="struct_dsu.html#a16e039fe0232f95c8dc7919b2542dd48">CID0</a>;        </div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="struct_dsu.html#a4f595fd177580b2c838f8844c314f245">  533</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d1___type.html">DSU_CID1_Type</a>             <a class="code" href="struct_dsu.html#a4f595fd177580b2c838f8844c314f245">CID1</a>;        </div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="struct_dsu.html#ab082e3d3bf264bc5403f0c11dde2fa5e">  534</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d2___type.html">DSU_CID2_Type</a>             <a class="code" href="struct_dsu.html#ab082e3d3bf264bc5403f0c11dde2fa5e">CID2</a>;        </div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct_dsu.html#a8c297f52f243379755caaea53904ec8c">  535</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d3___type.html">DSU_CID3_Type</a>             <a class="code" href="struct_dsu.html#a8c297f52f243379755caaea53904ec8c">CID3</a>;        </div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;} <a class="code" href="struct_dsu.html">Dsu</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMD21_DSU_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="union_d_s_u___p_i_d0___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d0___type.html">DSU_PID0_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:340</div></div>
<div class="ttc" id="union_d_s_u___c_i_d3___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___c_i_d3___type.html#a6b91636401516a477989a336376d7b40">DSU_CID3_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:497</div></div>
<div class="ttc" id="union_d_s_u___p_i_d4___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___p_i_d4___type.html#a6b91636401516a477989a336376d7b40">DSU_PID4_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:323</div></div>
<div class="ttc" id="struct_dsu_html_ab082e3d3bf264bc5403f0c11dde2fa5e"><div class="ttname"><a href="struct_dsu.html#ab082e3d3bf264bc5403f0c11dde2fa5e">Dsu::CID2</a></div><div class="ttdeci">__I DSU_CID2_Type CID2</div><div class="ttdoc">Offset: 0x1FF8 (R/ 32) Component Identification 2.</div><div class="ttdef"><b>Definition:</b> dsu.h:534</div></div>
<div class="ttc" id="union_d_s_u___c_i_d2___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___c_i_d2___type.html#a6b91636401516a477989a336376d7b40">DSU_CID2_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:478</div></div>
<div class="ttc" id="union_d_s_u___d_a_t_a___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___d_a_t_a___type.html#a6b91636401516a477989a336376d7b40">DSU_DATA_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:186</div></div>
<div class="ttc" id="struct_dsu_html_aaa78c033db4ceb4d96c4250f684ef718"><div class="ttname"><a href="struct_dsu.html#aaa78c033db4ceb4d96c4250f684ef718">Dsu::LENGTH</a></div><div class="ttdeci">__IO DSU_LENGTH_Type LENGTH</div><div class="ttdoc">Offset: 0x0008 (R/W 32) Length.</div><div class="ttdef"><b>Definition:</b> dsu.h:517</div></div>
<div class="ttc" id="union_d_s_u___a_d_d_r___type_html"><div class="ttname"><a href="union_d_s_u___a_d_d_r___type.html">DSU_ADDR_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:144</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html#a9428adc9af4653a2050e2536b55dec8d">DSU_STATUSA_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:85</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html">DSU_STATUSA_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:76</div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html_a3c0a02ddbd40208239429e7c15046afe"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html#a3c0a02ddbd40208239429e7c15046afe">DSU_CTRL_Type::CRC</a></div><div class="ttdeci">uint8_t CRC</div><div class="ttdef"><b>Definition:</b> dsu.h:52</div></div>
<div class="ttc" id="struct_dsu_html_a5115b1876ae515f5d88ce5f9f871b66f"><div class="ttname"><a href="struct_dsu.html#a5115b1876ae515f5d88ce5f9f871b66f">Dsu::DATA</a></div><div class="ttdeci">__IO DSU_DATA_Type DATA</div><div class="ttdoc">Offset: 0x000C (R/W 32) Data.</div><div class="ttdef"><b>Definition:</b> dsu.h:518</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html_a295c2c25da3e0e18cc0cbc3183eca78b"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html#a295c2c25da3e0e18cc0cbc3183eca78b">DSU_STATUSA_Type::DONE</a></div><div class="ttdeci">uint8_t DONE</div><div class="ttdef"><b>Definition:</b> dsu.h:78</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html_a66457368a03947abde79b962839522f1"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html#a66457368a03947abde79b962839522f1">DSU_STATUSB_Type::PROT</a></div><div class="ttdeci">uint8_t PROT</div><div class="ttdef"><b>Definition:</b> dsu.h:108</div></div>
<div class="ttc" id="union_d_s_u___c_i_d0___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___c_i_d0___type.html#a6b91636401516a477989a336376d7b40">DSU_CID0_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:436</div></div>
<div class="ttc" id="union_d_s_u___p_i_d3___type_html_ae57a0251504759538f043ef033cfc143"><div class="ttname"><a href="union_d_s_u___p_i_d3___type.html#ae57a0251504759538f043ef033cfc143">DSU_PID3_Type::REVAND</a></div><div class="ttdeci">uint32_t REVAND</div><div class="ttdef"><b>Definition:</b> dsu.h:411</div></div>
<div class="ttc" id="union_d_s_u___p_i_d2___type_html_a8f4be4e701bc29e4363db19a3452906a"><div class="ttname"><a href="union_d_s_u___p_i_d2___type.html#a8f4be4e701bc29e4363db19a3452906a">DSU_PID2_Type::REVISION</a></div><div class="ttdeci">uint32_t REVISION</div><div class="ttdef"><b>Definition:</b> dsu.h:386</div></div>
<div class="ttc" id="union_d_s_u___p_i_d4___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d4___type.html">DSU_PID4_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:317</div></div>
<div class="ttc" id="union_d_s_u___e_n_d___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___e_n_d___type.html#a6b91636401516a477989a336376d7b40">DSU_END_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:285</div></div>
<div class="ttc" id="union_d_s_u___c_i_d1___type_html"><div class="ttname"><a href="union_d_s_u___c_i_d1___type.html">DSU_CID1_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:450</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html_a4a639c1b4a8423cee0e7758623ba3a56"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html#a4a639c1b4a8423cee0e7758623ba3a56">DSU_STATUSB_Type::DCCD1</a></div><div class="ttdeci">uint8_t DCCD1</div><div class="ttdef"><b>Definition:</b> dsu.h:111</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html#a6b91636401516a477989a336376d7b40">DSU_DID_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:228</div></div>
<div class="ttc" id="struct_dsu_html_a3663d6824eee85773d00a11395edd46d"><div class="ttname"><a href="struct_dsu.html#a3663d6824eee85773d00a11395edd46d">Dsu::ADDR</a></div><div class="ttdeci">__IO DSU_ADDR_Type ADDR</div><div class="ttdoc">Offset: 0x0004 (R/W 32) Address.</div><div class="ttdef"><b>Definition:</b> dsu.h:516</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html_abb41b7932a36f56f81f4531b37cbd1d1"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html#abb41b7932a36f56f81f4531b37cbd1d1">DSU_STATUSA_Type::PERR</a></div><div class="ttdeci">uint8_t PERR</div><div class="ttdef"><b>Definition:</b> dsu.h:82</div></div>
<div class="ttc" id="union_d_s_u___p_i_d1___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d1___type.html">DSU_PID1_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:359</div></div>
<div class="ttc" id="union_d_s_u___a_d_d_r___type_html_ac9f49eaa00ec245d66e5342c02bcce9f"><div class="ttname"><a href="union_d_s_u___a_d_d_r___type.html#ac9f49eaa00ec245d66e5342c02bcce9f">DSU_ADDR_Type::ADDR</a></div><div class="ttdeci">uint32_t ADDR</div><div class="ttdef"><b>Definition:</b> dsu.h:147</div></div>
<div class="ttc" id="union_d_s_u___d_c_c___type_html"><div class="ttname"><a href="union_d_s_u___d_c_c___type.html">DSU_DCC_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:200</div></div>
<div class="ttc" id="union_d_s_u___d_c_c___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___d_c_c___type.html#a6b91636401516a477989a336376d7b40">DSU_DCC_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:204</div></div>
<div class="ttc" id="union_d_s_u___p_i_d1___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___p_i_d1___type.html#a6b91636401516a477989a336376d7b40">DSU_PID1_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:365</div></div>
<div class="ttc" id="struct_dsu_html_ad7c28a7eefa6630982dd18f09c7bbd32"><div class="ttname"><a href="struct_dsu.html#ad7c28a7eefa6630982dd18f09c7bbd32">Dsu::DID</a></div><div class="ttdeci">__I DSU_DID_Type DID</div><div class="ttdoc">Offset: 0x0018 (R/ 32) Device Identification.</div><div class="ttdef"><b>Definition:</b> dsu.h:520</div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> samd21e15a.h:57</div></div>
<div class="ttc" id="union_d_s_u___c_i_d3___type_html"><div class="ttname"><a href="union_d_s_u___c_i_d3___type.html">DSU_CID3_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:492</div></div>
<div class="ttc" id="union_d_s_u___e_n_t_r_y___type_html_af0366b5197677d31db7bb05d8049ec01"><div class="ttname"><a href="union_d_s_u___e_n_t_r_y___type.html#af0366b5197677d31db7bb05d8049ec01">DSU_ENTRY_Type::FMT</a></div><div class="ttdeci">uint32_t FMT</div><div class="ttdef"><b>Definition:</b> dsu.h:259</div></div>
<div class="ttc" id="core__cm0plus_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:207</div></div>
<div class="ttc" id="union_d_s_u___m_e_m_t_y_p_e___type_html_a2b3f5c16e144ac7f8a0f7448a27e8eed"><div class="ttname"><a href="union_d_s_u___m_e_m_t_y_p_e___type.html#a2b3f5c16e144ac7f8a0f7448a27e8eed">DSU_MEMTYPE_Type::SMEMP</a></div><div class="ttdeci">uint32_t SMEMP</div><div class="ttdef"><b>Definition:</b> dsu.h:301</div></div>
<div class="ttc" id="union_d_s_u___p_i_d4___type_html_a45b73f7720c1b8b402d327cdf09ed7e7"><div class="ttname"><a href="union_d_s_u___p_i_d4___type.html#a45b73f7720c1b8b402d327cdf09ed7e7">DSU_PID4_Type::FKBC</a></div><div class="ttdeci">uint32_t FKBC</div><div class="ttdef"><b>Definition:</b> dsu.h:320</div></div>
<div class="ttc" id="struct_dsu_html_a6184b4b81bad58bef585f6ecd1dbe027"><div class="ttname"><a href="struct_dsu.html#a6184b4b81bad58bef585f6ecd1dbe027">Dsu::STATUSB</a></div><div class="ttdeci">__I DSU_STATUSB_Type STATUSB</div><div class="ttdoc">Offset: 0x0002 (R/ 8) Status B.</div><div class="ttdef"><b>Definition:</b> dsu.h:514</div></div>
<div class="ttc" id="struct_dsu_html_a24e11e45738520b3929f2a2e0a1baf28"><div class="ttname"><a href="struct_dsu.html#a24e11e45738520b3929f2a2e0a1baf28">Dsu::CTRL</a></div><div class="ttdeci">__O DSU_CTRL_Type CTRL</div><div class="ttdoc">Offset: 0x0000 ( /W 8) Control.</div><div class="ttdef"><b>Definition:</b> dsu.h:512</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html#a9428adc9af4653a2050e2536b55dec8d">DSU_STATUSB_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:120</div></div>
<div class="ttc" id="union_d_s_u___e_n_t_r_y___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___e_n_t_r_y___type.html#a6b91636401516a477989a336376d7b40">DSU_ENTRY_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:263</div></div>
<div class="ttc" id="struct_dsu_html_aad07c9f8931eb7916a9d7db486e7a1f9"><div class="ttname"><a href="struct_dsu.html#aad07c9f8931eb7916a9d7db486e7a1f9">Dsu::PID4</a></div><div class="ttdeci">__I DSU_PID4_Type PID4</div><div class="ttdoc">Offset: 0x1FD0 (R/ 32) Peripheral Identification 4.</div><div class="ttdef"><b>Definition:</b> dsu.h:526</div></div>
<div class="ttc" id="union_d_s_u___p_i_d4___type_html_a2ba9c1edf4631b95ad43c26007a2343b"><div class="ttname"><a href="union_d_s_u___p_i_d4___type.html#a2ba9c1edf4631b95ad43c26007a2343b">DSU_PID4_Type::JEPCC</a></div><div class="ttdeci">uint32_t JEPCC</div><div class="ttdef"><b>Definition:</b> dsu.h:319</div></div>
<div class="ttc" id="union_d_s_u___p_i_d2___type_html_a2429b5d152af8acfa9e7190711ea3c0e"><div class="ttname"><a href="union_d_s_u___p_i_d2___type.html#a2429b5d152af8acfa9e7190711ea3c0e">DSU_PID2_Type::JEPIDCH</a></div><div class="ttdeci">uint32_t JEPIDCH</div><div class="ttdef"><b>Definition:</b> dsu.h:384</div></div>
<div class="ttc" id="union_d_s_u___e_n_t_r_y___type_html"><div class="ttname"><a href="union_d_s_u___e_n_t_r_y___type.html">DSU_ENTRY_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:256</div></div>
<div class="ttc" id="struct_dsu_html_a6759acda48815d98f344c56148ba52ac"><div class="ttname"><a href="struct_dsu.html#a6759acda48815d98f344c56148ba52ac">Dsu::STATUSA</a></div><div class="ttdeci">__IO DSU_STATUSA_Type STATUSA</div><div class="ttdoc">Offset: 0x0001 (R/W 8) Status A.</div><div class="ttdef"><b>Definition:</b> dsu.h:513</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html_a8da25d83c426e8cb319e3c88c9e46ad9"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html#a8da25d83c426e8cb319e3c88c9e46ad9">DSU_DID_Type::DEVSEL</a></div><div class="ttdeci">uint32_t DEVSEL</div><div class="ttdef"><b>Definition:</b> dsu.h:220</div></div>
<div class="ttc" id="union_d_s_u___l_e_n_g_t_h___type_html_a8daf77f63a1ab40042b7fd517a40e580"><div class="ttname"><a href="union_d_s_u___l_e_n_g_t_h___type.html#a8daf77f63a1ab40042b7fd517a40e580">DSU_LENGTH_Type::LENGTH</a></div><div class="ttdeci">uint32_t LENGTH</div><div class="ttdef"><b>Definition:</b> dsu.h:166</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html_a8f4be4e701bc29e4363db19a3452906a"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html#a8f4be4e701bc29e4363db19a3452906a">DSU_DID_Type::REVISION</a></div><div class="ttdeci">uint32_t REVISION</div><div class="ttdef"><b>Definition:</b> dsu.h:221</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html_a944ef987106b4a0159e66f52d6301185"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html#a944ef987106b4a0159e66f52d6301185">DSU_DID_Type::FAMILY</a></div><div class="ttdeci">uint32_t FAMILY</div><div class="ttdef"><b>Definition:</b> dsu.h:225</div></div>
<div class="ttc" id="union_d_s_u___c_i_d1___type_html_a893904fe60cf02df2807ebb258b67857"><div class="ttname"><a href="union_d_s_u___c_i_d1___type.html#a893904fe60cf02df2807ebb258b67857">DSU_CID1_Type::PREAMBLE</a></div><div class="ttdeci">uint32_t PREAMBLE</div><div class="ttdef"><b>Definition:</b> dsu.h:452</div></div>
<div class="ttc" id="union_d_s_u___l_e_n_g_t_h___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___l_e_n_g_t_h___type.html#a6b91636401516a477989a336376d7b40">DSU_LENGTH_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:168</div></div>
<div class="ttc" id="union_d_s_u___c_i_d0___type_html_aa8dbe5bb6810d255b60e74eb37ea6e07"><div class="ttname"><a href="union_d_s_u___c_i_d0___type.html#aa8dbe5bb6810d255b60e74eb37ea6e07">DSU_CID0_Type::PREAMBLEB0</a></div><div class="ttdeci">uint32_t PREAMBLEB0</div><div class="ttdef"><b>Definition:</b> dsu.h:433</div></div>
<div class="ttc" id="union_d_s_u___c_i_d3___type_html_a9cffca5c6c08af4f95d0c25130ece9e3"><div class="ttname"><a href="union_d_s_u___c_i_d3___type.html#a9cffca5c6c08af4f95d0c25130ece9e3">DSU_CID3_Type::PREAMBLEB3</a></div><div class="ttdeci">uint32_t PREAMBLEB3</div><div class="ttdef"><b>Definition:</b> dsu.h:494</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html">DSU_STATUSB_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:106</div></div>
<div class="ttc" id="union_d_s_u___e_n_t_r_y___type_html_a0327e9070e0d0a28eaa35ab6c3bc013e"><div class="ttname"><a href="union_d_s_u___e_n_t_r_y___type.html#a0327e9070e0d0a28eaa35ab6c3bc013e">DSU_ENTRY_Type::EPRES</a></div><div class="ttdeci">uint32_t EPRES</div><div class="ttdef"><b>Definition:</b> dsu.h:258</div></div>
<div class="ttc" id="union_d_s_u___c_i_d0___type_html"><div class="ttname"><a href="union_d_s_u___c_i_d0___type.html">DSU_CID0_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:431</div></div>
<div class="ttc" id="struct_dsu_html_a0d3035ce892197d08526ac79b69cd927"><div class="ttname"><a href="struct_dsu.html#a0d3035ce892197d08526ac79b69cd927">Dsu::PID2</a></div><div class="ttdeci">__I DSU_PID2_Type PID2</div><div class="ttdoc">Offset: 0x1FE8 (R/ 32) Peripheral Identification 2.</div><div class="ttdef"><b>Definition:</b> dsu.h:530</div></div>
<div class="ttc" id="union_d_s_u___d_c_c___type_html_aad20077939fb7b9e145416f55028ea37"><div class="ttname"><a href="union_d_s_u___d_c_c___type.html#aad20077939fb7b9e145416f55028ea37">DSU_DCC_Type::DATA</a></div><div class="ttdeci">uint32_t DATA</div><div class="ttdef"><b>Definition:</b> dsu.h:202</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html_af9d195a1c78e470049421a77e45be4b6"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html#af9d195a1c78e470049421a77e45be4b6">DSU_STATUSA_Type::CRSTEXT</a></div><div class="ttdeci">uint8_t CRSTEXT</div><div class="ttdef"><b>Definition:</b> dsu.h:79</div></div>
<div class="ttc" id="union_d_s_u___c_i_d1___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___c_i_d1___type.html#a6b91636401516a477989a336376d7b40">DSU_CID1_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:456</div></div>
<div class="ttc" id="union_d_s_u___a_d_d_r___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___a_d_d_r___type.html#a6b91636401516a477989a336376d7b40">DSU_ADDR_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:149</div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html_a9334d5ac0548802c90a8129c52c8e490"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html#a9334d5ac0548802c90a8129c52c8e490">DSU_CTRL_Type::SWRST</a></div><div class="ttdeci">uint8_t SWRST</div><div class="ttdef"><b>Definition:</b> dsu.h:50</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html_a88c9c064c950eeb1f75f17995efa16d4"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html#a88c9c064c950eeb1f75f17995efa16d4">DSU_STATUSB_Type::DBGPRES</a></div><div class="ttdeci">uint8_t DBGPRES</div><div class="ttdef"><b>Definition:</b> dsu.h:109</div></div>
<div class="ttc" id="union_d_s_u___c_i_d2___type_html_a8a84d2ae965a94dc3afde1bbce29324b"><div class="ttname"><a href="union_d_s_u___c_i_d2___type.html#a8a84d2ae965a94dc3afde1bbce29324b">DSU_CID2_Type::PREAMBLEB2</a></div><div class="ttdeci">uint32_t PREAMBLEB2</div><div class="ttdef"><b>Definition:</b> dsu.h:475</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html_a04c9f40b75c1bd1e983e8f193dd03202"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html#a04c9f40b75c1bd1e983e8f193dd03202">DSU_STATUSA_Type::FAIL</a></div><div class="ttdeci">uint8_t FAIL</div><div class="ttdef"><b>Definition:</b> dsu.h:81</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html_aec1777cca650ee0df32be9620d7e6800"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html#aec1777cca650ee0df32be9620d7e6800">DSU_DID_Type::SERIES</a></div><div class="ttdeci">uint32_t SERIES</div><div class="ttdef"><b>Definition:</b> dsu.h:223</div></div>
<div class="ttc" id="union_d_s_u___p_i_d3___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d3___type.html">DSU_PID3_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:408</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html">DSU_DID_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:218</div></div>
<div class="ttc" id="core__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:205</div></div>
<div class="ttc" id="union_d_s_u___c_i_d2___type_html"><div class="ttname"><a href="union_d_s_u___c_i_d2___type.html">DSU_CID2_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:473</div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html#a9428adc9af4653a2050e2536b55dec8d">DSU_CTRL_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:57</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html_ade5e10ab0c9b4e563410c2ca2186fbf4"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html#ade5e10ab0c9b4e563410c2ca2186fbf4">DSU_STATUSB_Type::DCCD0</a></div><div class="ttdeci">uint8_t DCCD0</div><div class="ttdef"><b>Definition:</b> dsu.h:110</div></div>
<div class="ttc" id="struct_dsu_html_a522c107da63b44519cdbbdd30f0b9b44"><div class="ttname"><a href="struct_dsu.html#a522c107da63b44519cdbbdd30f0b9b44">Dsu::PID0</a></div><div class="ttdeci">__I DSU_PID0_Type PID0</div><div class="ttdoc">Offset: 0x1FE0 (R/ 32) Peripheral Identification 0.</div><div class="ttdef"><b>Definition:</b> dsu.h:528</div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html_a0d48069acca0d7c87aa3b848f2959714"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html#a0d48069acca0d7c87aa3b848f2959714">DSU_CTRL_Type::CE</a></div><div class="ttdeci">uint8_t CE</div><div class="ttdef"><b>Definition:</b> dsu.h:54</div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html_aab65dd9b182f6be2254611db5d495217"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html#aab65dd9b182f6be2254611db5d495217">DSU_CTRL_Type::MBIST</a></div><div class="ttdeci">uint8_t MBIST</div><div class="ttdef"><b>Definition:</b> dsu.h:53</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html_aeab82c88ce67ca69cc642d276ca635a8"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html#aeab82c88ce67ca69cc642d276ca635a8">DSU_STATUSA_Type::BERR</a></div><div class="ttdeci">uint8_t BERR</div><div class="ttdef"><b>Definition:</b> dsu.h:80</div></div>
<div class="ttc" id="union_d_s_u___p_i_d3___type_html_abce93aebb35f28215ed71f8d5015e9e6"><div class="ttname"><a href="union_d_s_u___p_i_d3___type.html#abce93aebb35f28215ed71f8d5015e9e6">DSU_PID3_Type::CUSMOD</a></div><div class="ttdeci">uint32_t CUSMOD</div><div class="ttdef"><b>Definition:</b> dsu.h:410</div></div>
<div class="ttc" id="union_d_s_u___p_i_d3___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___p_i_d3___type.html#a6b91636401516a477989a336376d7b40">DSU_PID3_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:414</div></div>
<div class="ttc" id="struct_dsu_html_a16e039fe0232f95c8dc7919b2542dd48"><div class="ttname"><a href="struct_dsu.html#a16e039fe0232f95c8dc7919b2542dd48">Dsu::CID0</a></div><div class="ttdeci">__I DSU_CID0_Type CID0</div><div class="ttdoc">Offset: 0x1FF0 (R/ 32) Component Identification 0.</div><div class="ttdef"><b>Definition:</b> dsu.h:532</div></div>
<div class="ttc" id="struct_dsu_html_a8c297f52f243379755caaea53904ec8c"><div class="ttname"><a href="struct_dsu.html#a8c297f52f243379755caaea53904ec8c">Dsu::CID3</a></div><div class="ttdeci">__I DSU_CID3_Type CID3</div><div class="ttdoc">Offset: 0x1FFC (R/ 32) Component Identification 3.</div><div class="ttdef"><b>Definition:</b> dsu.h:535</div></div>
<div class="ttc" id="struct_dsu_html"><div class="ttname"><a href="struct_dsu.html">Dsu</a></div><div class="ttdoc">DSU hardware registers.</div><div class="ttdef"><b>Definition:</b> dsu.h:511</div></div>
<div class="ttc" id="union_d_s_u___p_i_d0___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___p_i_d0___type.html#a6b91636401516a477989a336376d7b40">DSU_PID0_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:345</div></div>
<div class="ttc" id="union_d_s_u___d_a_t_a___type_html_aad20077939fb7b9e145416f55028ea37"><div class="ttname"><a href="union_d_s_u___d_a_t_a___type.html#aad20077939fb7b9e145416f55028ea37">DSU_DATA_Type::DATA</a></div><div class="ttdeci">uint32_t DATA</div><div class="ttdef"><b>Definition:</b> dsu.h:184</div></div>
<div class="ttc" id="core__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:208</div></div>
<div class="ttc" id="union_d_s_u___m_e_m_t_y_p_e___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___m_e_m_t_y_p_e___type.html#a6b91636401516a477989a336376d7b40">DSU_MEMTYPE_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:304</div></div>
<div class="ttc" id="union_d_s_u___e_n_d___type_html"><div class="ttname"><a href="union_d_s_u___e_n_d___type.html">DSU_END_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:281</div></div>
<div class="ttc" id="struct_dsu_html_a795f2b9189e004c3d638ee9c0c36232b"><div class="ttname"><a href="struct_dsu.html#a795f2b9189e004c3d638ee9c0c36232b">Dsu::MEMTYPE</a></div><div class="ttdeci">__I DSU_MEMTYPE_Type MEMTYPE</div><div class="ttdoc">Offset: 0x1FCC (R/ 32) Coresight ROM Table Memory Type.</div><div class="ttdef"><b>Definition:</b> dsu.h:525</div></div>
<div class="ttc" id="union_d_s_u___e_n_d___type_html_af277b315c1b43fe00b788fdf5d3dd540"><div class="ttname"><a href="union_d_s_u___e_n_d___type.html#af277b315c1b43fe00b788fdf5d3dd540">DSU_END_Type::END</a></div><div class="ttdeci">uint32_t END</div><div class="ttdef"><b>Definition:</b> dsu.h:283</div></div>
<div class="ttc" id="struct_dsu_html_af67380c0b807adcea9d24ae09d1d54b6"><div class="ttname"><a href="struct_dsu.html#af67380c0b807adcea9d24ae09d1d54b6">Dsu::PID3</a></div><div class="ttdeci">__I DSU_PID3_Type PID3</div><div class="ttdoc">Offset: 0x1FEC (R/ 32) Peripheral Identification 3.</div><div class="ttdef"><b>Definition:</b> dsu.h:531</div></div>
<div class="ttc" id="union_d_s_u___e_n_t_r_y___type_html_ad6278bf12a3043ae4eab61592fb5186a"><div class="ttname"><a href="union_d_s_u___e_n_t_r_y___type.html#ad6278bf12a3043ae4eab61592fb5186a">DSU_ENTRY_Type::ADDOFF</a></div><div class="ttdeci">uint32_t ADDOFF</div><div class="ttdef"><b>Definition:</b> dsu.h:261</div></div>
<div class="ttc" id="union_d_s_u___p_i_d1___type_html_a0f4893153b1ef366310a83de468f0a08"><div class="ttname"><a href="union_d_s_u___p_i_d1___type.html#a0f4893153b1ef366310a83de468f0a08">DSU_PID1_Type::JEPIDCL</a></div><div class="ttdeci">uint32_t JEPIDCL</div><div class="ttdef"><b>Definition:</b> dsu.h:362</div></div>
<div class="ttc" id="union_d_s_u___m_e_m_t_y_p_e___type_html"><div class="ttname"><a href="union_d_s_u___m_e_m_t_y_p_e___type.html">DSU_MEMTYPE_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:299</div></div>
<div class="ttc" id="union_d_s_u___p_i_d2___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_d_s_u___p_i_d2___type.html#a6b91636401516a477989a336376d7b40">DSU_PID2_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:389</div></div>
<div class="ttc" id="union_d_s_u___p_i_d2___type_html_afbc475d4de3a4f828f001c767a0871d1"><div class="ttname"><a href="union_d_s_u___p_i_d2___type.html#afbc475d4de3a4f828f001c767a0871d1">DSU_PID2_Type::JEPU</a></div><div class="ttdeci">uint32_t JEPU</div><div class="ttdef"><b>Definition:</b> dsu.h:385</div></div>
<div class="ttc" id="union_d_s_u___d_a_t_a___type_html"><div class="ttname"><a href="union_d_s_u___d_a_t_a___type.html">DSU_DATA_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:182</div></div>
<div class="ttc" id="union_d_s_u___l_e_n_g_t_h___type_html"><div class="ttname"><a href="union_d_s_u___l_e_n_g_t_h___type.html">DSU_LENGTH_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:163</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html_afc409b59dc5040a5a7df75191b1272ed"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html#afc409b59dc5040a5a7df75191b1272ed">DSU_DID_Type::DIE</a></div><div class="ttdeci">uint32_t DIE</div><div class="ttdef"><b>Definition:</b> dsu.h:222</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html_a0be1ba67b2fad522a310659af793a7bb"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html#a0be1ba67b2fad522a310659af793a7bb">DSU_STATUSB_Type::DCCD</a></div><div class="ttdeci">uint8_t DCCD</div><div class="ttdef"><b>Definition:</b> dsu.h:117</div></div>
<div class="ttc" id="struct_dsu_html_afb83c5463380bc4b86a3ea40ad4aaab6"><div class="ttname"><a href="struct_dsu.html#afb83c5463380bc4b86a3ea40ad4aaab6">Dsu::PID1</a></div><div class="ttdeci">__I DSU_PID1_Type PID1</div><div class="ttdoc">Offset: 0x1FE4 (R/ 32) Peripheral Identification 1.</div><div class="ttdef"><b>Definition:</b> dsu.h:529</div></div>
<div class="ttc" id="union_d_s_u___c_i_d1___type_html_a0f282950c422fa65010971d88a119b3d"><div class="ttname"><a href="union_d_s_u___c_i_d1___type.html#a0f282950c422fa65010971d88a119b3d">DSU_CID1_Type::CCLASS</a></div><div class="ttdeci">uint32_t CCLASS</div><div class="ttdef"><b>Definition:</b> dsu.h:453</div></div>
<div class="ttc" id="union_d_s_u___p_i_d1___type_html_a2c986ac59c285a22c13815824d169842"><div class="ttname"><a href="union_d_s_u___p_i_d1___type.html#a2c986ac59c285a22c13815824d169842">DSU_PID1_Type::PARTNBH</a></div><div class="ttdeci">uint32_t PARTNBH</div><div class="ttdef"><b>Definition:</b> dsu.h:361</div></div>
<div class="ttc" id="struct_dsu_html_a4091fe3b88164b1682ee02daeb49c62a"><div class="ttname"><a href="struct_dsu.html#a4091fe3b88164b1682ee02daeb49c62a">Dsu::END</a></div><div class="ttdeci">__I DSU_END_Type END</div><div class="ttdoc">Offset: 0x1008 (R/ 32) Coresight ROM Table End.</div><div class="ttdef"><b>Definition:</b> dsu.h:523</div></div>
<div class="ttc" id="union_d_s_u___p_i_d0___type_html_a97838df28c1bc21b366053f3b09102f5"><div class="ttname"><a href="union_d_s_u___p_i_d0___type.html#a97838df28c1bc21b366053f3b09102f5">DSU_PID0_Type::PARTNBL</a></div><div class="ttdeci">uint32_t PARTNBL</div><div class="ttdef"><b>Definition:</b> dsu.h:342</div></div>
<div class="ttc" id="union_d_s_u___p_i_d2___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d2___type.html">DSU_PID2_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:382</div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html">DSU_CTRL_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:48</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html_a53a30227239ed5e9e6fef6459081810c"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html#a53a30227239ed5e9e6fef6459081810c">DSU_DID_Type::PROCESSOR</a></div><div class="ttdeci">uint32_t PROCESSOR</div><div class="ttdef"><b>Definition:</b> dsu.h:226</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html_ae95474c33b0667baa841e73584687093"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html#ae95474c33b0667baa841e73584687093">DSU_STATUSB_Type::HPE</a></div><div class="ttdeci">uint8_t HPE</div><div class="ttdef"><b>Definition:</b> dsu.h:112</div></div>
<div class="ttc" id="struct_dsu_html_a4f595fd177580b2c838f8844c314f245"><div class="ttname"><a href="struct_dsu.html#a4f595fd177580b2c838f8844c314f245">Dsu::CID1</a></div><div class="ttdeci">__I DSU_CID1_Type CID1</div><div class="ttdoc">Offset: 0x1FF4 (R/ 32) Component Identification 1.</div><div class="ttdef"><b>Definition:</b> dsu.h:533</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_de46ac8f88b2bea5be92a4e7d755c3b8.html">ASF</a></li><li class="navelem"><a class="el" href="dir_129b9dd151aa903d3d8e5de2b281bd6f.html">sam0</a></li><li class="navelem"><a class="el" href="dir_8c7f6b60996ac24879b71207592dc63b.html">utils</a></li><li class="navelem"><a class="el" href="dir_9b758187d9ba51448f055809a9f4a4cb.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_6119bd1741bf9c5f227779810512fbe0.html">samd21</a></li><li class="navelem"><a class="el" href="dir_d29a39cbfe25cc75817a501a50fb50c7.html">include</a></li><li class="navelem"><a class="el" href="dir_a575683a26f9ce01b9536f56442a804c.html">component</a></li><li class="navelem"><a class="el" href="component_2dsu_8h.html">dsu.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
