Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Aug  8 16:41:31 2024
| Host         : jaime-laptop running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rvfpgabasys3_timing_summary_routed.rpt -pb rvfpgabasys3_timing_summary_routed.pb -rpx rvfpgabasys3_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpgabasys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-14  Critical Warning  LUT on the clock tree                           3           
DPIR-1     Warning           Asynchronous driver check                       135         
LUTAR-1    Warning           LUT drives async reset alert                    4           
SYNTH-10   Warning           Wide multiplier                                 4           
SYNTH-15   Warning           Byte wide write enable not inferred             16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.323        0.000                      0                38248        0.057        0.000                      0                38248        3.000        0.000                       0                 10973  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clk_core   {0.000 40.000}       80.000          12.500          
  clkfb      {0.000 5.000}        10.000          100.000         
tck_dmi      {0.000 50.000}       100.000         10.000          
tck_dtmcs    {0.000 50.000}       100.000         10.000          
tck_idcode   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk_core         22.951        0.000                      0                29399        0.057        0.000                      0                29399       38.750        0.000                       0                 10853  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  
tck_dmi            98.506        0.000                      0                   31        0.161        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs          97.484        0.000                      0                   81        0.125        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode         98.890        0.000                      0                    1        0.282        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
tck_dtmcs     clk_core            9.323        0.000                      0                  298        0.070        0.000                      0                  298  
clk_core      tck_dtmcs          14.623        0.000                      0                   32        0.398        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                55.937        0.000                      0                 8714        0.539        0.000                      0                 8714  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_core                    
(none)        clkfb                       
(none)                      clk_core      
(none)                      tck_dmi       
(none)                      tck_dtmcs     
(none)                      tck_idcode    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       22.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.951ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        56.135ns  (logic 11.007ns (19.608%)  route 45.128ns (80.392%))
  Logic Levels:           58  (CARRY4=10 LUT2=1 LUT3=6 LUT4=5 LUT5=11 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 85.762 - 80.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.552     6.103    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y54         FDCE                                         r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     6.621 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/Q
                         net (fo=101, routed)         1.590     8.211    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_12
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.152     8.363 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___111_i_2/O
                         net (fo=59, routed)          1.475     9.837    veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_3
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.326    10.163 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_2__5/O
                         net (fo=2, routed)           0.975    11.138    veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_7
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.262 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_1__40/O
                         net (fo=10, routed)          0.956    12.218    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[2]_6[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.150    12.368 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___107_i_4/O
                         net (fo=41, routed)          1.067    13.436    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_6
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.348    13.784 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___91_i_1/O
                         net (fo=53, routed)          1.244    15.027    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[7]_rep__2
    SLICE_X61Y54         LUT5 (Prop_lut5_I0_O)        0.124    15.151 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[3]_i_2__7/O
                         net (fo=3, routed)           1.234    16.385    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[13]_8
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.152    16.537 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[0]_i_3__3/O
                         net (fo=2, routed)           0.375    16.912    veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.326    17.238 f  veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout[4]_i_1__28/O
                         net (fo=5, routed)           0.917    18.155    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/p_87_in
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    18.279 f  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[11]_i_5__0/O
                         net (fo=10, routed)          0.901    19.181    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[11]_3
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.305 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___14_i_3/O
                         net (fo=117, routed)         1.080    20.385    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[37]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    20.509 f  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_35__5/O
                         net (fo=6, routed)           1.185    21.694    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/rs1_inc0_carry_i_51
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    21.818 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_95/O
                         net (fo=25, routed)          0.957    22.775    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout_reg[0]_10
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.124    22.899 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_77__0/O
                         net (fo=9, routed)           1.057    23.955    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    24.079 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[31]_i_33__5/O
                         net (fo=9, routed)           0.678    24.758    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_2__24_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.882 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7/O
                         net (fo=1, routed)           0.881    25.762    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[30]_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124    25.886 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[30]_i_2__24/O
                         net (fo=3, routed)           1.215    27.101    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[31]_0[6]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.150    27.251 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[14]_i_3__16/O
                         net (fo=2, routed)           0.580    27.831    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout_reg[6]_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.348    28.179 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout[6]_i_1__95/O
                         net (fo=2, routed)           0.789    28.968    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/bus_read_data_m[6]
    SLICE_X29Y38         LUT6 (Prop_lut6_I2_O)        0.124    29.092 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[6]_i_3__10/O
                         net (fo=7, routed)           1.042    30.134    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/lsu_result_m[3]
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    30.258 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7/O
                         net (fo=1, routed)           0.831    31.089    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7_n_1
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.152    31.241 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4/O
                         net (fo=2, routed)           1.023    32.264    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4_n_1
    SLICE_X13Y46         LUT5 (Prop_lut5_I1_O)        0.332    32.596 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_2/O
                         net (fo=6, routed)           1.039    33.634    veerwolf/rvtop/veer/exu/dout_reg[6]_0
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.758 r  veerwolf/rvtop/veer/exu/i___61/O
                         net (fo=1, routed)           0.000    33.758    veerwolf/rvtop/veer/exu/i___61_n_1
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.138 r  veerwolf/rvtop/veer/exu/i___66__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.138    veerwolf/rvtop/veer/exu/i___66__2_i_1_n_1
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.255 r  veerwolf/rvtop/veer/exu/i___66__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.255    veerwolf/rvtop/veer/exu/i___66__5_i_1_n_1
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.372 r  veerwolf/rvtop/veer/exu/i___66__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.372    veerwolf/rvtop/veer/exu/i___66__6_i_1_n_1
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.489 r  veerwolf/rvtop/veer/exu/dout_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.489    veerwolf/rvtop/veer/exu/dout_reg[18]_i_3_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.606 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.606    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.723 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.723    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.038 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    35.915    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    36.222 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    36.889    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    37.013 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    37.696    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.820 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    38.386    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    38.506 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    41.090    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    41.417 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    41.858    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    41.982 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    42.912    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    43.032 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    43.554    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    43.881 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    44.536    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    44.660 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    44.660    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    44.872 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    45.324    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    45.623 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    45.781    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    45.905 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    46.383    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    46.507 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    48.179    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    48.303 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    49.025    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    49.149 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    50.243    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    50.367 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    51.519    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    51.671 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    52.166    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    52.492 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    52.944    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.068 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    53.592    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    53.716 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    54.188    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    54.312 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    54.809    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    54.933 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    56.264    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    56.388 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    56.388    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.901 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.901    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.018 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.018    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.175 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    58.073    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    58.405 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    59.207    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    59.323 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.916    62.238    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WE
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443    85.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WCLK
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_A/CLK
                         clock pessimism              0.239    86.001    
                         clock uncertainty           -0.074    85.927    
    SLICE_X52Y52         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.737    85.190    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         85.190    
                         arrival time                         -62.238    
  -------------------------------------------------------------------
                         slack                                 22.951    

Slack (MET) :             22.951ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        56.135ns  (logic 11.007ns (19.608%)  route 45.128ns (80.392%))
  Logic Levels:           58  (CARRY4=10 LUT2=1 LUT3=6 LUT4=5 LUT5=11 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 85.762 - 80.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.552     6.103    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y54         FDCE                                         r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     6.621 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/Q
                         net (fo=101, routed)         1.590     8.211    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_12
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.152     8.363 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___111_i_2/O
                         net (fo=59, routed)          1.475     9.837    veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_3
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.326    10.163 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_2__5/O
                         net (fo=2, routed)           0.975    11.138    veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_7
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.262 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_1__40/O
                         net (fo=10, routed)          0.956    12.218    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[2]_6[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.150    12.368 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___107_i_4/O
                         net (fo=41, routed)          1.067    13.436    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_6
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.348    13.784 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___91_i_1/O
                         net (fo=53, routed)          1.244    15.027    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[7]_rep__2
    SLICE_X61Y54         LUT5 (Prop_lut5_I0_O)        0.124    15.151 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[3]_i_2__7/O
                         net (fo=3, routed)           1.234    16.385    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[13]_8
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.152    16.537 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[0]_i_3__3/O
                         net (fo=2, routed)           0.375    16.912    veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.326    17.238 f  veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout[4]_i_1__28/O
                         net (fo=5, routed)           0.917    18.155    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/p_87_in
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    18.279 f  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[11]_i_5__0/O
                         net (fo=10, routed)          0.901    19.181    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[11]_3
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.305 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___14_i_3/O
                         net (fo=117, routed)         1.080    20.385    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[37]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    20.509 f  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_35__5/O
                         net (fo=6, routed)           1.185    21.694    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/rs1_inc0_carry_i_51
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    21.818 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_95/O
                         net (fo=25, routed)          0.957    22.775    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout_reg[0]_10
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.124    22.899 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_77__0/O
                         net (fo=9, routed)           1.057    23.955    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    24.079 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[31]_i_33__5/O
                         net (fo=9, routed)           0.678    24.758    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_2__24_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.882 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7/O
                         net (fo=1, routed)           0.881    25.762    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[30]_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124    25.886 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[30]_i_2__24/O
                         net (fo=3, routed)           1.215    27.101    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[31]_0[6]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.150    27.251 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[14]_i_3__16/O
                         net (fo=2, routed)           0.580    27.831    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout_reg[6]_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.348    28.179 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout[6]_i_1__95/O
                         net (fo=2, routed)           0.789    28.968    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/bus_read_data_m[6]
    SLICE_X29Y38         LUT6 (Prop_lut6_I2_O)        0.124    29.092 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[6]_i_3__10/O
                         net (fo=7, routed)           1.042    30.134    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/lsu_result_m[3]
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    30.258 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7/O
                         net (fo=1, routed)           0.831    31.089    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7_n_1
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.152    31.241 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4/O
                         net (fo=2, routed)           1.023    32.264    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4_n_1
    SLICE_X13Y46         LUT5 (Prop_lut5_I1_O)        0.332    32.596 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_2/O
                         net (fo=6, routed)           1.039    33.634    veerwolf/rvtop/veer/exu/dout_reg[6]_0
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.758 r  veerwolf/rvtop/veer/exu/i___61/O
                         net (fo=1, routed)           0.000    33.758    veerwolf/rvtop/veer/exu/i___61_n_1
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.138 r  veerwolf/rvtop/veer/exu/i___66__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.138    veerwolf/rvtop/veer/exu/i___66__2_i_1_n_1
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.255 r  veerwolf/rvtop/veer/exu/i___66__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.255    veerwolf/rvtop/veer/exu/i___66__5_i_1_n_1
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.372 r  veerwolf/rvtop/veer/exu/i___66__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.372    veerwolf/rvtop/veer/exu/i___66__6_i_1_n_1
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.489 r  veerwolf/rvtop/veer/exu/dout_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.489    veerwolf/rvtop/veer/exu/dout_reg[18]_i_3_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.606 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.606    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.723 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.723    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.038 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    35.915    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    36.222 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    36.889    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    37.013 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    37.696    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.820 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    38.386    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    38.506 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    41.090    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    41.417 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    41.858    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    41.982 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    42.912    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    43.032 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    43.554    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    43.881 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    44.536    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    44.660 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    44.660    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    44.872 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    45.324    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    45.623 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    45.781    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    45.905 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    46.383    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    46.507 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    48.179    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    48.303 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    49.025    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    49.149 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    50.243    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    50.367 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    51.519    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    51.671 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    52.166    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    52.492 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    52.944    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.068 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    53.592    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    53.716 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    54.188    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    54.312 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    54.809    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    54.933 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    56.264    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    56.388 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    56.388    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.901 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.901    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.018 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.018    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.175 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    58.073    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    58.405 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    59.207    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    59.323 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.916    62.238    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WE
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443    85.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WCLK
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_B/CLK
                         clock pessimism              0.239    86.001    
                         clock uncertainty           -0.074    85.927    
    SLICE_X52Y52         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.737    85.190    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         85.190    
                         arrival time                         -62.238    
  -------------------------------------------------------------------
                         slack                                 22.951    

Slack (MET) :             22.951ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        56.135ns  (logic 11.007ns (19.608%)  route 45.128ns (80.392%))
  Logic Levels:           58  (CARRY4=10 LUT2=1 LUT3=6 LUT4=5 LUT5=11 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 85.762 - 80.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.552     6.103    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y54         FDCE                                         r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     6.621 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/Q
                         net (fo=101, routed)         1.590     8.211    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_12
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.152     8.363 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___111_i_2/O
                         net (fo=59, routed)          1.475     9.837    veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_3
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.326    10.163 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_2__5/O
                         net (fo=2, routed)           0.975    11.138    veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_7
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.262 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_1__40/O
                         net (fo=10, routed)          0.956    12.218    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[2]_6[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.150    12.368 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___107_i_4/O
                         net (fo=41, routed)          1.067    13.436    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_6
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.348    13.784 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___91_i_1/O
                         net (fo=53, routed)          1.244    15.027    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[7]_rep__2
    SLICE_X61Y54         LUT5 (Prop_lut5_I0_O)        0.124    15.151 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[3]_i_2__7/O
                         net (fo=3, routed)           1.234    16.385    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[13]_8
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.152    16.537 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[0]_i_3__3/O
                         net (fo=2, routed)           0.375    16.912    veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.326    17.238 f  veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout[4]_i_1__28/O
                         net (fo=5, routed)           0.917    18.155    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/p_87_in
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    18.279 f  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[11]_i_5__0/O
                         net (fo=10, routed)          0.901    19.181    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[11]_3
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.305 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___14_i_3/O
                         net (fo=117, routed)         1.080    20.385    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[37]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    20.509 f  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_35__5/O
                         net (fo=6, routed)           1.185    21.694    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/rs1_inc0_carry_i_51
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    21.818 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_95/O
                         net (fo=25, routed)          0.957    22.775    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout_reg[0]_10
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.124    22.899 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_77__0/O
                         net (fo=9, routed)           1.057    23.955    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    24.079 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[31]_i_33__5/O
                         net (fo=9, routed)           0.678    24.758    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_2__24_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.882 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7/O
                         net (fo=1, routed)           0.881    25.762    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[30]_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124    25.886 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[30]_i_2__24/O
                         net (fo=3, routed)           1.215    27.101    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[31]_0[6]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.150    27.251 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[14]_i_3__16/O
                         net (fo=2, routed)           0.580    27.831    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout_reg[6]_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.348    28.179 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout[6]_i_1__95/O
                         net (fo=2, routed)           0.789    28.968    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/bus_read_data_m[6]
    SLICE_X29Y38         LUT6 (Prop_lut6_I2_O)        0.124    29.092 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[6]_i_3__10/O
                         net (fo=7, routed)           1.042    30.134    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/lsu_result_m[3]
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    30.258 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7/O
                         net (fo=1, routed)           0.831    31.089    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7_n_1
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.152    31.241 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4/O
                         net (fo=2, routed)           1.023    32.264    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4_n_1
    SLICE_X13Y46         LUT5 (Prop_lut5_I1_O)        0.332    32.596 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_2/O
                         net (fo=6, routed)           1.039    33.634    veerwolf/rvtop/veer/exu/dout_reg[6]_0
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.758 r  veerwolf/rvtop/veer/exu/i___61/O
                         net (fo=1, routed)           0.000    33.758    veerwolf/rvtop/veer/exu/i___61_n_1
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.138 r  veerwolf/rvtop/veer/exu/i___66__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.138    veerwolf/rvtop/veer/exu/i___66__2_i_1_n_1
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.255 r  veerwolf/rvtop/veer/exu/i___66__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.255    veerwolf/rvtop/veer/exu/i___66__5_i_1_n_1
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.372 r  veerwolf/rvtop/veer/exu/i___66__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.372    veerwolf/rvtop/veer/exu/i___66__6_i_1_n_1
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.489 r  veerwolf/rvtop/veer/exu/dout_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.489    veerwolf/rvtop/veer/exu/dout_reg[18]_i_3_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.606 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.606    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.723 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.723    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.038 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    35.915    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    36.222 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    36.889    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    37.013 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    37.696    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.820 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    38.386    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    38.506 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    41.090    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    41.417 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    41.858    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    41.982 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    42.912    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    43.032 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    43.554    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    43.881 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    44.536    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    44.660 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    44.660    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    44.872 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    45.324    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    45.623 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    45.781    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    45.905 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    46.383    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    46.507 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    48.179    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    48.303 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    49.025    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    49.149 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    50.243    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    50.367 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    51.519    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    51.671 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    52.166    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    52.492 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    52.944    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.068 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    53.592    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    53.716 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    54.188    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    54.312 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    54.809    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    54.933 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    56.264    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    56.388 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    56.388    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.901 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.901    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.018 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.018    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.175 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    58.073    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    58.405 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    59.207    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    59.323 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.916    62.238    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WE
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443    85.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WCLK
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_C/CLK
                         clock pessimism              0.239    86.001    
                         clock uncertainty           -0.074    85.927    
    SLICE_X52Y52         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.737    85.190    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         85.190    
                         arrival time                         -62.238    
  -------------------------------------------------------------------
                         slack                                 22.951    

Slack (MET) :             22.951ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        56.135ns  (logic 11.007ns (19.608%)  route 45.128ns (80.392%))
  Logic Levels:           58  (CARRY4=10 LUT2=1 LUT3=6 LUT4=5 LUT5=11 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 85.762 - 80.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.552     6.103    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y54         FDCE                                         r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     6.621 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/Q
                         net (fo=101, routed)         1.590     8.211    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_12
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.152     8.363 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___111_i_2/O
                         net (fo=59, routed)          1.475     9.837    veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_3
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.326    10.163 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_2__5/O
                         net (fo=2, routed)           0.975    11.138    veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_7
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.262 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_1__40/O
                         net (fo=10, routed)          0.956    12.218    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[2]_6[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.150    12.368 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___107_i_4/O
                         net (fo=41, routed)          1.067    13.436    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_6
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.348    13.784 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___91_i_1/O
                         net (fo=53, routed)          1.244    15.027    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[7]_rep__2
    SLICE_X61Y54         LUT5 (Prop_lut5_I0_O)        0.124    15.151 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[3]_i_2__7/O
                         net (fo=3, routed)           1.234    16.385    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[13]_8
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.152    16.537 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[0]_i_3__3/O
                         net (fo=2, routed)           0.375    16.912    veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.326    17.238 f  veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout[4]_i_1__28/O
                         net (fo=5, routed)           0.917    18.155    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/p_87_in
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    18.279 f  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[11]_i_5__0/O
                         net (fo=10, routed)          0.901    19.181    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[11]_3
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.305 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___14_i_3/O
                         net (fo=117, routed)         1.080    20.385    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[37]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    20.509 f  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_35__5/O
                         net (fo=6, routed)           1.185    21.694    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/rs1_inc0_carry_i_51
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    21.818 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_95/O
                         net (fo=25, routed)          0.957    22.775    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout_reg[0]_10
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.124    22.899 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_77__0/O
                         net (fo=9, routed)           1.057    23.955    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    24.079 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[31]_i_33__5/O
                         net (fo=9, routed)           0.678    24.758    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_2__24_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.882 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7/O
                         net (fo=1, routed)           0.881    25.762    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[30]_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124    25.886 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[30]_i_2__24/O
                         net (fo=3, routed)           1.215    27.101    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[31]_0[6]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.150    27.251 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[14]_i_3__16/O
                         net (fo=2, routed)           0.580    27.831    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout_reg[6]_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.348    28.179 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout[6]_i_1__95/O
                         net (fo=2, routed)           0.789    28.968    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/bus_read_data_m[6]
    SLICE_X29Y38         LUT6 (Prop_lut6_I2_O)        0.124    29.092 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[6]_i_3__10/O
                         net (fo=7, routed)           1.042    30.134    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/lsu_result_m[3]
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    30.258 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7/O
                         net (fo=1, routed)           0.831    31.089    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7_n_1
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.152    31.241 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4/O
                         net (fo=2, routed)           1.023    32.264    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4_n_1
    SLICE_X13Y46         LUT5 (Prop_lut5_I1_O)        0.332    32.596 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_2/O
                         net (fo=6, routed)           1.039    33.634    veerwolf/rvtop/veer/exu/dout_reg[6]_0
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.758 r  veerwolf/rvtop/veer/exu/i___61/O
                         net (fo=1, routed)           0.000    33.758    veerwolf/rvtop/veer/exu/i___61_n_1
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.138 r  veerwolf/rvtop/veer/exu/i___66__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.138    veerwolf/rvtop/veer/exu/i___66__2_i_1_n_1
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.255 r  veerwolf/rvtop/veer/exu/i___66__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.255    veerwolf/rvtop/veer/exu/i___66__5_i_1_n_1
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.372 r  veerwolf/rvtop/veer/exu/i___66__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.372    veerwolf/rvtop/veer/exu/i___66__6_i_1_n_1
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.489 r  veerwolf/rvtop/veer/exu/dout_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.489    veerwolf/rvtop/veer/exu/dout_reg[18]_i_3_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.606 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.606    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.723 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.723    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.038 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    35.915    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    36.222 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    36.889    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    37.013 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    37.696    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.820 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    38.386    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    38.506 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    41.090    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    41.417 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    41.858    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    41.982 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    42.912    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    43.032 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    43.554    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    43.881 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    44.536    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    44.660 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    44.660    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    44.872 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    45.324    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    45.623 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    45.781    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    45.905 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    46.383    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    46.507 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    48.179    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    48.303 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    49.025    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    49.149 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    50.243    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    50.367 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    51.519    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    51.671 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    52.166    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    52.492 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    52.944    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.068 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    53.592    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    53.716 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    54.188    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    54.312 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    54.809    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    54.933 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    56.264    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    56.388 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    56.388    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.901 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.901    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.018 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.018    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.175 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    58.073    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    58.405 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    59.207    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    59.323 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.916    62.238    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WE
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443    85.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WCLK
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_D/CLK
                         clock pessimism              0.239    86.001    
                         clock uncertainty           -0.074    85.927    
    SLICE_X52Y52         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.737    85.190    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         85.190    
                         arrival time                         -62.238    
  -------------------------------------------------------------------
                         slack                                 22.951    

Slack (MET) :             22.972ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        56.115ns  (logic 11.007ns (19.615%)  route 45.108ns (80.385%))
  Logic Levels:           58  (CARRY4=10 LUT2=1 LUT3=6 LUT4=5 LUT5=11 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 85.762 - 80.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.552     6.103    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y54         FDCE                                         r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     6.621 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/Q
                         net (fo=101, routed)         1.590     8.211    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_12
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.152     8.363 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___111_i_2/O
                         net (fo=59, routed)          1.475     9.837    veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_3
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.326    10.163 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_2__5/O
                         net (fo=2, routed)           0.975    11.138    veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_7
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.262 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_1__40/O
                         net (fo=10, routed)          0.956    12.218    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[2]_6[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.150    12.368 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___107_i_4/O
                         net (fo=41, routed)          1.067    13.436    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_6
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.348    13.784 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___91_i_1/O
                         net (fo=53, routed)          1.244    15.027    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[7]_rep__2
    SLICE_X61Y54         LUT5 (Prop_lut5_I0_O)        0.124    15.151 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[3]_i_2__7/O
                         net (fo=3, routed)           1.234    16.385    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[13]_8
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.152    16.537 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[0]_i_3__3/O
                         net (fo=2, routed)           0.375    16.912    veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.326    17.238 f  veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout[4]_i_1__28/O
                         net (fo=5, routed)           0.917    18.155    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/p_87_in
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    18.279 f  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[11]_i_5__0/O
                         net (fo=10, routed)          0.901    19.181    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[11]_3
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.305 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___14_i_3/O
                         net (fo=117, routed)         1.080    20.385    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[37]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    20.509 f  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_35__5/O
                         net (fo=6, routed)           1.185    21.694    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/rs1_inc0_carry_i_51
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    21.818 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_95/O
                         net (fo=25, routed)          0.957    22.775    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout_reg[0]_10
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.124    22.899 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_77__0/O
                         net (fo=9, routed)           1.057    23.955    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    24.079 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[31]_i_33__5/O
                         net (fo=9, routed)           0.678    24.758    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_2__24_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.882 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7/O
                         net (fo=1, routed)           0.881    25.762    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[30]_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124    25.886 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[30]_i_2__24/O
                         net (fo=3, routed)           1.215    27.101    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[31]_0[6]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.150    27.251 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[14]_i_3__16/O
                         net (fo=2, routed)           0.580    27.831    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout_reg[6]_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.348    28.179 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout[6]_i_1__95/O
                         net (fo=2, routed)           0.789    28.968    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/bus_read_data_m[6]
    SLICE_X29Y38         LUT6 (Prop_lut6_I2_O)        0.124    29.092 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[6]_i_3__10/O
                         net (fo=7, routed)           1.042    30.134    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/lsu_result_m[3]
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    30.258 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7/O
                         net (fo=1, routed)           0.831    31.089    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7_n_1
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.152    31.241 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4/O
                         net (fo=2, routed)           1.023    32.264    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4_n_1
    SLICE_X13Y46         LUT5 (Prop_lut5_I1_O)        0.332    32.596 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_2/O
                         net (fo=6, routed)           1.039    33.634    veerwolf/rvtop/veer/exu/dout_reg[6]_0
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.758 r  veerwolf/rvtop/veer/exu/i___61/O
                         net (fo=1, routed)           0.000    33.758    veerwolf/rvtop/veer/exu/i___61_n_1
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.138 r  veerwolf/rvtop/veer/exu/i___66__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.138    veerwolf/rvtop/veer/exu/i___66__2_i_1_n_1
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.255 r  veerwolf/rvtop/veer/exu/i___66__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.255    veerwolf/rvtop/veer/exu/i___66__5_i_1_n_1
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.372 r  veerwolf/rvtop/veer/exu/i___66__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.372    veerwolf/rvtop/veer/exu/i___66__6_i_1_n_1
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.489 r  veerwolf/rvtop/veer/exu/dout_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.489    veerwolf/rvtop/veer/exu/dout_reg[18]_i_3_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.606 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.606    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.723 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.723    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.038 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    35.915    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    36.222 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    36.889    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    37.013 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    37.696    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.820 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    38.386    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    38.506 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    41.090    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    41.417 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    41.858    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    41.982 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    42.912    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    43.032 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    43.554    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    43.881 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    44.536    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    44.660 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    44.660    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    44.872 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    45.324    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    45.623 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    45.781    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    45.905 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    46.383    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    46.507 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    48.179    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    48.303 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    49.025    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    49.149 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    50.243    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    50.367 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    51.519    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    51.671 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    52.166    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    52.492 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    52.944    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.068 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    53.592    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    53.716 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    54.188    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    54.312 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    54.809    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    54.933 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    56.264    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    56.388 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    56.388    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.901 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.901    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.018 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.018    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.175 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    58.073    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    58.405 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    59.207    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    59.323 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.895    62.218    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WE
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443    85.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WCLK
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_A/CLK
                         clock pessimism              0.239    86.001    
                         clock uncertainty           -0.074    85.927    
    SLICE_X52Y50         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.737    85.190    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         85.190    
                         arrival time                         -62.218    
  -------------------------------------------------------------------
                         slack                                 22.972    

Slack (MET) :             22.972ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        56.115ns  (logic 11.007ns (19.615%)  route 45.108ns (80.385%))
  Logic Levels:           58  (CARRY4=10 LUT2=1 LUT3=6 LUT4=5 LUT5=11 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 85.762 - 80.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.552     6.103    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y54         FDCE                                         r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     6.621 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/Q
                         net (fo=101, routed)         1.590     8.211    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_12
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.152     8.363 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___111_i_2/O
                         net (fo=59, routed)          1.475     9.837    veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_3
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.326    10.163 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_2__5/O
                         net (fo=2, routed)           0.975    11.138    veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_7
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.262 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_1__40/O
                         net (fo=10, routed)          0.956    12.218    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[2]_6[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.150    12.368 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___107_i_4/O
                         net (fo=41, routed)          1.067    13.436    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_6
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.348    13.784 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___91_i_1/O
                         net (fo=53, routed)          1.244    15.027    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[7]_rep__2
    SLICE_X61Y54         LUT5 (Prop_lut5_I0_O)        0.124    15.151 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[3]_i_2__7/O
                         net (fo=3, routed)           1.234    16.385    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[13]_8
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.152    16.537 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[0]_i_3__3/O
                         net (fo=2, routed)           0.375    16.912    veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.326    17.238 f  veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout[4]_i_1__28/O
                         net (fo=5, routed)           0.917    18.155    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/p_87_in
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    18.279 f  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[11]_i_5__0/O
                         net (fo=10, routed)          0.901    19.181    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[11]_3
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.305 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___14_i_3/O
                         net (fo=117, routed)         1.080    20.385    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[37]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    20.509 f  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_35__5/O
                         net (fo=6, routed)           1.185    21.694    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/rs1_inc0_carry_i_51
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    21.818 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_95/O
                         net (fo=25, routed)          0.957    22.775    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout_reg[0]_10
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.124    22.899 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_77__0/O
                         net (fo=9, routed)           1.057    23.955    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    24.079 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[31]_i_33__5/O
                         net (fo=9, routed)           0.678    24.758    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_2__24_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.882 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7/O
                         net (fo=1, routed)           0.881    25.762    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[30]_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124    25.886 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[30]_i_2__24/O
                         net (fo=3, routed)           1.215    27.101    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[31]_0[6]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.150    27.251 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[14]_i_3__16/O
                         net (fo=2, routed)           0.580    27.831    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout_reg[6]_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.348    28.179 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout[6]_i_1__95/O
                         net (fo=2, routed)           0.789    28.968    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/bus_read_data_m[6]
    SLICE_X29Y38         LUT6 (Prop_lut6_I2_O)        0.124    29.092 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[6]_i_3__10/O
                         net (fo=7, routed)           1.042    30.134    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/lsu_result_m[3]
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    30.258 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7/O
                         net (fo=1, routed)           0.831    31.089    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7_n_1
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.152    31.241 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4/O
                         net (fo=2, routed)           1.023    32.264    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4_n_1
    SLICE_X13Y46         LUT5 (Prop_lut5_I1_O)        0.332    32.596 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_2/O
                         net (fo=6, routed)           1.039    33.634    veerwolf/rvtop/veer/exu/dout_reg[6]_0
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.758 r  veerwolf/rvtop/veer/exu/i___61/O
                         net (fo=1, routed)           0.000    33.758    veerwolf/rvtop/veer/exu/i___61_n_1
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.138 r  veerwolf/rvtop/veer/exu/i___66__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.138    veerwolf/rvtop/veer/exu/i___66__2_i_1_n_1
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.255 r  veerwolf/rvtop/veer/exu/i___66__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.255    veerwolf/rvtop/veer/exu/i___66__5_i_1_n_1
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.372 r  veerwolf/rvtop/veer/exu/i___66__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.372    veerwolf/rvtop/veer/exu/i___66__6_i_1_n_1
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.489 r  veerwolf/rvtop/veer/exu/dout_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.489    veerwolf/rvtop/veer/exu/dout_reg[18]_i_3_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.606 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.606    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.723 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.723    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.038 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    35.915    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    36.222 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    36.889    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    37.013 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    37.696    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.820 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    38.386    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    38.506 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    41.090    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    41.417 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    41.858    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    41.982 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    42.912    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    43.032 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    43.554    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    43.881 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    44.536    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    44.660 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    44.660    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    44.872 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    45.324    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    45.623 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    45.781    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    45.905 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    46.383    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    46.507 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    48.179    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    48.303 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    49.025    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    49.149 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    50.243    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    50.367 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    51.519    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    51.671 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    52.166    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    52.492 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    52.944    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.068 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    53.592    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    53.716 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    54.188    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    54.312 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    54.809    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    54.933 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    56.264    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    56.388 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    56.388    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.901 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.901    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.018 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.018    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.175 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    58.073    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    58.405 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    59.207    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    59.323 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.895    62.218    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WE
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443    85.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WCLK
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_B/CLK
                         clock pessimism              0.239    86.001    
                         clock uncertainty           -0.074    85.927    
    SLICE_X52Y50         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.737    85.190    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         85.190    
                         arrival time                         -62.218    
  -------------------------------------------------------------------
                         slack                                 22.972    

Slack (MET) :             22.972ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        56.115ns  (logic 11.007ns (19.615%)  route 45.108ns (80.385%))
  Logic Levels:           58  (CARRY4=10 LUT2=1 LUT3=6 LUT4=5 LUT5=11 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 85.762 - 80.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.552     6.103    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y54         FDCE                                         r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     6.621 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/Q
                         net (fo=101, routed)         1.590     8.211    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_12
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.152     8.363 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___111_i_2/O
                         net (fo=59, routed)          1.475     9.837    veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_3
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.326    10.163 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_2__5/O
                         net (fo=2, routed)           0.975    11.138    veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_7
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.262 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_1__40/O
                         net (fo=10, routed)          0.956    12.218    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[2]_6[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.150    12.368 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___107_i_4/O
                         net (fo=41, routed)          1.067    13.436    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_6
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.348    13.784 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___91_i_1/O
                         net (fo=53, routed)          1.244    15.027    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[7]_rep__2
    SLICE_X61Y54         LUT5 (Prop_lut5_I0_O)        0.124    15.151 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[3]_i_2__7/O
                         net (fo=3, routed)           1.234    16.385    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[13]_8
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.152    16.537 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[0]_i_3__3/O
                         net (fo=2, routed)           0.375    16.912    veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.326    17.238 f  veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout[4]_i_1__28/O
                         net (fo=5, routed)           0.917    18.155    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/p_87_in
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    18.279 f  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[11]_i_5__0/O
                         net (fo=10, routed)          0.901    19.181    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[11]_3
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.305 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___14_i_3/O
                         net (fo=117, routed)         1.080    20.385    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[37]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    20.509 f  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_35__5/O
                         net (fo=6, routed)           1.185    21.694    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/rs1_inc0_carry_i_51
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    21.818 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_95/O
                         net (fo=25, routed)          0.957    22.775    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout_reg[0]_10
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.124    22.899 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_77__0/O
                         net (fo=9, routed)           1.057    23.955    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    24.079 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[31]_i_33__5/O
                         net (fo=9, routed)           0.678    24.758    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_2__24_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.882 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7/O
                         net (fo=1, routed)           0.881    25.762    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[30]_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124    25.886 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[30]_i_2__24/O
                         net (fo=3, routed)           1.215    27.101    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[31]_0[6]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.150    27.251 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[14]_i_3__16/O
                         net (fo=2, routed)           0.580    27.831    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout_reg[6]_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.348    28.179 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout[6]_i_1__95/O
                         net (fo=2, routed)           0.789    28.968    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/bus_read_data_m[6]
    SLICE_X29Y38         LUT6 (Prop_lut6_I2_O)        0.124    29.092 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[6]_i_3__10/O
                         net (fo=7, routed)           1.042    30.134    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/lsu_result_m[3]
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    30.258 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7/O
                         net (fo=1, routed)           0.831    31.089    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7_n_1
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.152    31.241 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4/O
                         net (fo=2, routed)           1.023    32.264    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4_n_1
    SLICE_X13Y46         LUT5 (Prop_lut5_I1_O)        0.332    32.596 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_2/O
                         net (fo=6, routed)           1.039    33.634    veerwolf/rvtop/veer/exu/dout_reg[6]_0
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.758 r  veerwolf/rvtop/veer/exu/i___61/O
                         net (fo=1, routed)           0.000    33.758    veerwolf/rvtop/veer/exu/i___61_n_1
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.138 r  veerwolf/rvtop/veer/exu/i___66__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.138    veerwolf/rvtop/veer/exu/i___66__2_i_1_n_1
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.255 r  veerwolf/rvtop/veer/exu/i___66__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.255    veerwolf/rvtop/veer/exu/i___66__5_i_1_n_1
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.372 r  veerwolf/rvtop/veer/exu/i___66__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.372    veerwolf/rvtop/veer/exu/i___66__6_i_1_n_1
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.489 r  veerwolf/rvtop/veer/exu/dout_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.489    veerwolf/rvtop/veer/exu/dout_reg[18]_i_3_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.606 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.606    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.723 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.723    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.038 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    35.915    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    36.222 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    36.889    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    37.013 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    37.696    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.820 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    38.386    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    38.506 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    41.090    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    41.417 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    41.858    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    41.982 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    42.912    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    43.032 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    43.554    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    43.881 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    44.536    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    44.660 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    44.660    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    44.872 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    45.324    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    45.623 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    45.781    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    45.905 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    46.383    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    46.507 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    48.179    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    48.303 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    49.025    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    49.149 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    50.243    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    50.367 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    51.519    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    51.671 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    52.166    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    52.492 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    52.944    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.068 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    53.592    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    53.716 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    54.188    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    54.312 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    54.809    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    54.933 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    56.264    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    56.388 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    56.388    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.901 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.901    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.018 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.018    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.175 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    58.073    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    58.405 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    59.207    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    59.323 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.895    62.218    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WE
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443    85.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WCLK
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_C/CLK
                         clock pessimism              0.239    86.001    
                         clock uncertainty           -0.074    85.927    
    SLICE_X52Y50         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.737    85.190    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         85.190    
                         arrival time                         -62.218    
  -------------------------------------------------------------------
                         slack                                 22.972    

Slack (MET) :             22.972ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        56.115ns  (logic 11.007ns (19.615%)  route 45.108ns (80.385%))
  Logic Levels:           58  (CARRY4=10 LUT2=1 LUT3=6 LUT4=5 LUT5=11 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 85.762 - 80.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.552     6.103    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y54         FDCE                                         r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     6.621 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/Q
                         net (fo=101, routed)         1.590     8.211    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_12
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.152     8.363 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___111_i_2/O
                         net (fo=59, routed)          1.475     9.837    veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_3
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.326    10.163 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_2__5/O
                         net (fo=2, routed)           0.975    11.138    veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_7
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.262 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_1__40/O
                         net (fo=10, routed)          0.956    12.218    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[2]_6[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.150    12.368 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___107_i_4/O
                         net (fo=41, routed)          1.067    13.436    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_6
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.348    13.784 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___91_i_1/O
                         net (fo=53, routed)          1.244    15.027    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[7]_rep__2
    SLICE_X61Y54         LUT5 (Prop_lut5_I0_O)        0.124    15.151 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[3]_i_2__7/O
                         net (fo=3, routed)           1.234    16.385    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[13]_8
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.152    16.537 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[0]_i_3__3/O
                         net (fo=2, routed)           0.375    16.912    veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.326    17.238 f  veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout[4]_i_1__28/O
                         net (fo=5, routed)           0.917    18.155    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/p_87_in
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    18.279 f  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[11]_i_5__0/O
                         net (fo=10, routed)          0.901    19.181    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[11]_3
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.305 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___14_i_3/O
                         net (fo=117, routed)         1.080    20.385    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[37]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    20.509 f  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_35__5/O
                         net (fo=6, routed)           1.185    21.694    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/rs1_inc0_carry_i_51
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    21.818 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_95/O
                         net (fo=25, routed)          0.957    22.775    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout_reg[0]_10
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.124    22.899 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_77__0/O
                         net (fo=9, routed)           1.057    23.955    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    24.079 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[31]_i_33__5/O
                         net (fo=9, routed)           0.678    24.758    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_2__24_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.882 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7/O
                         net (fo=1, routed)           0.881    25.762    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[30]_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124    25.886 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[30]_i_2__24/O
                         net (fo=3, routed)           1.215    27.101    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[31]_0[6]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.150    27.251 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[14]_i_3__16/O
                         net (fo=2, routed)           0.580    27.831    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout_reg[6]_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.348    28.179 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout[6]_i_1__95/O
                         net (fo=2, routed)           0.789    28.968    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/bus_read_data_m[6]
    SLICE_X29Y38         LUT6 (Prop_lut6_I2_O)        0.124    29.092 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[6]_i_3__10/O
                         net (fo=7, routed)           1.042    30.134    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/lsu_result_m[3]
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    30.258 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7/O
                         net (fo=1, routed)           0.831    31.089    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7_n_1
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.152    31.241 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4/O
                         net (fo=2, routed)           1.023    32.264    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4_n_1
    SLICE_X13Y46         LUT5 (Prop_lut5_I1_O)        0.332    32.596 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_2/O
                         net (fo=6, routed)           1.039    33.634    veerwolf/rvtop/veer/exu/dout_reg[6]_0
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.758 r  veerwolf/rvtop/veer/exu/i___61/O
                         net (fo=1, routed)           0.000    33.758    veerwolf/rvtop/veer/exu/i___61_n_1
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.138 r  veerwolf/rvtop/veer/exu/i___66__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.138    veerwolf/rvtop/veer/exu/i___66__2_i_1_n_1
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.255 r  veerwolf/rvtop/veer/exu/i___66__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.255    veerwolf/rvtop/veer/exu/i___66__5_i_1_n_1
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.372 r  veerwolf/rvtop/veer/exu/i___66__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.372    veerwolf/rvtop/veer/exu/i___66__6_i_1_n_1
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.489 r  veerwolf/rvtop/veer/exu/dout_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.489    veerwolf/rvtop/veer/exu/dout_reg[18]_i_3_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.606 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.606    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.723 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.723    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.038 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    35.915    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    36.222 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    36.889    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    37.013 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    37.696    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.820 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    38.386    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    38.506 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    41.090    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    41.417 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    41.858    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    41.982 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    42.912    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    43.032 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    43.554    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    43.881 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    44.536    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    44.660 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    44.660    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    44.872 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    45.324    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    45.623 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    45.781    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    45.905 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    46.383    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    46.507 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    48.179    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    48.303 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    49.025    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    49.149 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    50.243    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    50.367 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    51.519    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    51.671 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    52.166    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    52.492 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    52.944    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.068 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    53.592    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    53.716 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    54.188    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    54.312 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    54.809    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    54.933 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    56.264    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    56.388 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    56.388    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.901 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.901    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.018 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.018    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.175 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    58.073    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    58.405 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    59.207    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    59.323 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.895    62.218    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WE
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443    85.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WCLK
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_D/CLK
                         clock pessimism              0.239    86.001    
                         clock uncertainty           -0.074    85.927    
    SLICE_X52Y50         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.737    85.190    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         85.190    
                         arrival time                         -62.218    
  -------------------------------------------------------------------
                         slack                                 22.972    

Slack (MET) :             22.997ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        56.090ns  (logic 11.007ns (19.624%)  route 45.083ns (80.376%))
  Logic Levels:           58  (CARRY4=10 LUT2=1 LUT3=6 LUT4=5 LUT5=11 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 85.763 - 80.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.552     6.103    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y54         FDCE                                         r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     6.621 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/Q
                         net (fo=101, routed)         1.590     8.211    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_12
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.152     8.363 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___111_i_2/O
                         net (fo=59, routed)          1.475     9.837    veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_3
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.326    10.163 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_2__5/O
                         net (fo=2, routed)           0.975    11.138    veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_7
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.262 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_1__40/O
                         net (fo=10, routed)          0.956    12.218    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[2]_6[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.150    12.368 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___107_i_4/O
                         net (fo=41, routed)          1.067    13.436    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_6
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.348    13.784 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___91_i_1/O
                         net (fo=53, routed)          1.244    15.027    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[7]_rep__2
    SLICE_X61Y54         LUT5 (Prop_lut5_I0_O)        0.124    15.151 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[3]_i_2__7/O
                         net (fo=3, routed)           1.234    16.385    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[13]_8
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.152    16.537 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[0]_i_3__3/O
                         net (fo=2, routed)           0.375    16.912    veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.326    17.238 f  veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout[4]_i_1__28/O
                         net (fo=5, routed)           0.917    18.155    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/p_87_in
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    18.279 f  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[11]_i_5__0/O
                         net (fo=10, routed)          0.901    19.181    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[11]_3
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.305 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___14_i_3/O
                         net (fo=117, routed)         1.080    20.385    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[37]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    20.509 f  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_35__5/O
                         net (fo=6, routed)           1.185    21.694    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/rs1_inc0_carry_i_51
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    21.818 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_95/O
                         net (fo=25, routed)          0.957    22.775    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout_reg[0]_10
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.124    22.899 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_77__0/O
                         net (fo=9, routed)           1.057    23.955    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    24.079 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[31]_i_33__5/O
                         net (fo=9, routed)           0.678    24.758    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_2__24_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.882 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7/O
                         net (fo=1, routed)           0.881    25.762    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[30]_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124    25.886 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[30]_i_2__24/O
                         net (fo=3, routed)           1.215    27.101    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[31]_0[6]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.150    27.251 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[14]_i_3__16/O
                         net (fo=2, routed)           0.580    27.831    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout_reg[6]_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.348    28.179 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout[6]_i_1__95/O
                         net (fo=2, routed)           0.789    28.968    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/bus_read_data_m[6]
    SLICE_X29Y38         LUT6 (Prop_lut6_I2_O)        0.124    29.092 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[6]_i_3__10/O
                         net (fo=7, routed)           1.042    30.134    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/lsu_result_m[3]
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    30.258 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7/O
                         net (fo=1, routed)           0.831    31.089    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7_n_1
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.152    31.241 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4/O
                         net (fo=2, routed)           1.023    32.264    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4_n_1
    SLICE_X13Y46         LUT5 (Prop_lut5_I1_O)        0.332    32.596 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_2/O
                         net (fo=6, routed)           1.039    33.634    veerwolf/rvtop/veer/exu/dout_reg[6]_0
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.758 r  veerwolf/rvtop/veer/exu/i___61/O
                         net (fo=1, routed)           0.000    33.758    veerwolf/rvtop/veer/exu/i___61_n_1
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.138 r  veerwolf/rvtop/veer/exu/i___66__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.138    veerwolf/rvtop/veer/exu/i___66__2_i_1_n_1
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.255 r  veerwolf/rvtop/veer/exu/i___66__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.255    veerwolf/rvtop/veer/exu/i___66__5_i_1_n_1
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.372 r  veerwolf/rvtop/veer/exu/i___66__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.372    veerwolf/rvtop/veer/exu/i___66__6_i_1_n_1
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.489 r  veerwolf/rvtop/veer/exu/dout_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.489    veerwolf/rvtop/veer/exu/dout_reg[18]_i_3_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.606 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.606    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.723 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.723    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.038 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    35.915    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    36.222 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    36.889    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    37.013 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    37.696    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.820 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    38.386    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    38.506 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    41.090    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    41.417 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    41.858    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    41.982 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    42.912    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    43.032 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    43.554    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    43.881 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    44.536    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    44.660 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    44.660    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    44.872 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    45.324    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    45.623 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    45.781    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    45.905 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    46.383    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    46.507 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    48.179    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    48.303 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    49.025    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    49.149 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    50.243    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    50.367 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    51.519    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    51.671 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    52.166    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    52.492 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    52.944    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.068 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    53.592    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    53.716 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    54.188    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    54.312 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    54.809    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    54.933 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    56.264    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    56.388 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    56.388    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.901 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.901    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.018 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.018    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.175 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    58.073    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    58.405 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    59.207    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    59.323 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.871    62.193    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/WE
    SLICE_X56Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.444    85.763    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/WCLK
    SLICE_X56Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/RAMS64E_A/CLK
                         clock pessimism              0.239    86.002    
                         clock uncertainty           -0.074    85.928    
    SLICE_X56Y52         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.737    85.191    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         85.191    
                         arrival time                         -62.193    
  -------------------------------------------------------------------
                         slack                                 22.997    

Slack (MET) :             22.997ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        56.090ns  (logic 11.007ns (19.624%)  route 45.083ns (80.376%))
  Logic Levels:           58  (CARRY4=10 LUT2=1 LUT3=6 LUT4=5 LUT5=11 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 85.763 - 80.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.552     6.103    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y54         FDCE                                         r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.518     6.621 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[0]_rep/Q
                         net (fo=101, routed)         1.590     8.211    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_12
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.152     8.363 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___111_i_2/O
                         net (fo=59, routed)          1.475     9.837    veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_3
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.326    10.163 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t3_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_2__5/O
                         net (fo=2, routed)           0.975    11.138    veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]_7
    SLICE_X30Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.262 f  veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout[2]_i_1__40/O
                         net (fo=10, routed)          0.956    12.218    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[2]_6[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.150    12.368 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___107_i_4/O
                         net (fo=41, routed)          1.067    13.436    veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/dout_reg[0]_6
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.348    13.784 r  veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/i___91_i_1/O
                         net (fo=53, routed)          1.244    15.027    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[7]_rep__2
    SLICE_X61Y54         LUT5 (Prop_lut5_I0_O)        0.124    15.151 r  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[3]_i_2__7/O
                         net (fo=3, routed)           1.234    16.385    veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[13]_8
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.152    16.537 f  veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[0]_i_3__3/O
                         net (fo=2, routed)           0.375    16.912    veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.326    17.238 f  veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/dout[4]_i_1__28/O
                         net (fo=5, routed)           0.917    18.155    veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/p_87_in
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    18.279 f  veerwolf/rvtop/veer/dec/tlu/halt_ff/genblock.dff/genblock.dffs/dout[11]_i_5__0/O
                         net (fo=10, routed)          0.901    19.181    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[11]_3
    SLICE_X46Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.305 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___14_i_3/O
                         net (fo=117, routed)         1.080    20.385    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[37]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    20.509 f  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[0]_i_35__5/O
                         net (fo=6, routed)           1.185    21.694    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/rs1_inc0_carry_i_51
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    21.818 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_95/O
                         net (fo=25, routed)          0.957    22.775    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout_reg[0]_10
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.124    22.899 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout[31]_i_77__0/O
                         net (fo=9, routed)           1.057    23.955    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124    24.079 f  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_addrff/genblock.genblock.dff/genblock.dffs/dout[31]_i_33__5/O
                         net (fo=9, routed)           0.678    24.758    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_2__24_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.124    24.882 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_dataff/genblock.genblock.dff/genblock.dffs/dout[30]_i_6__7/O
                         net (fo=1, routed)           0.881    25.762    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[30]_3
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124    25.886 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[30]_i_2__24/O
                         net (fo=3, routed)           1.215    27.101    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[31]_0[6]
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.150    27.251 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout[14]_i_3__16/O
                         net (fo=2, routed)           0.580    27.831    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout_reg[6]_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.348    28.179 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/samff/dout[6]_i_1__95/O
                         net (fo=2, routed)           0.789    28.968    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/bus_read_data_m[6]
    SLICE_X29Y38         LUT6 (Prop_lut6_I2_O)        0.124    29.092 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[6]_i_3__10/O
                         net (fo=7, routed)           1.042    30.134    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/lsu_result_m[3]
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    30.258 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7/O
                         net (fo=1, routed)           0.831    31.089    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_7_n_1
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.152    31.241 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4/O
                         net (fo=2, routed)           1.023    32.264    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_4_n_1
    SLICE_X13Y46         LUT5 (Prop_lut5_I1_O)        0.332    32.596 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___61_i_2/O
                         net (fo=6, routed)           1.039    33.634    veerwolf/rvtop/veer/exu/dout_reg[6]_0
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124    33.758 r  veerwolf/rvtop/veer/exu/i___61/O
                         net (fo=1, routed)           0.000    33.758    veerwolf/rvtop/veer/exu/i___61_n_1
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.138 r  veerwolf/rvtop/veer/exu/i___66__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.138    veerwolf/rvtop/veer/exu/i___66__2_i_1_n_1
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.255 r  veerwolf/rvtop/veer/exu/i___66__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.255    veerwolf/rvtop/veer/exu/i___66__5_i_1_n_1
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.372 r  veerwolf/rvtop/veer/exu/i___66__6_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.372    veerwolf/rvtop/veer/exu/i___66__6_i_1_n_1
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.489 r  veerwolf/rvtop/veer/exu/dout_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.489    veerwolf/rvtop/veer/exu/dout_reg[18]_i_3_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.606 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.606    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.723 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.723    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.038 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    35.915    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    36.222 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    36.889    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    37.013 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    37.696    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.820 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    38.386    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    38.506 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    41.090    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    41.417 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    41.858    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    41.982 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    42.912    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    43.032 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    43.554    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    43.881 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    44.536    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    44.660 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    44.660    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    44.872 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    45.324    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    45.623 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    45.781    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    45.905 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    46.383    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    46.507 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    48.179    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    48.303 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    49.025    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    49.149 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    50.243    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    50.367 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    51.519    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    51.671 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    52.166    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    52.492 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    52.944    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    53.068 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    53.592    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    53.716 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    54.188    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    54.312 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    54.809    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    54.933 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    56.264    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    56.388 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    56.388    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.901 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.901    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.018 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.018    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.175 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    58.073    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    58.405 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    59.207    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    59.323 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.871    62.193    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/WE
    SLICE_X56Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.444    85.763    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/WCLK
    SLICE_X56Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/RAMS64E_B/CLK
                         clock pessimism              0.239    86.002    
                         clock uncertainty           -0.074    85.928    
    SLICE_X56Y52         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.737    85.191    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         85.191    
                         arrival time                         -62.193    
  -------------------------------------------------------------------
                         slack                                 22.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.ic_way_tag/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[1].rd_data_hold_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.386%)  route 0.170ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.646     1.890    veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.ic_way_tag/clk_core_BUFG
    SLICE_X49Y100        FDRE                                         r  veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.ic_way_tag/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     2.031 r  veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.ic_way_tag/Q_reg[2]/Q
                         net (fo=3, routed)           0.170     2.200    veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[1].rd_data_hold_ff/genblock.genblock.dff/genblock.dffs/Q[2]
    SLICE_X48Y99         FDCE                                         r  veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[1].rd_data_hold_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.834     2.357    veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[1].rd_data_hold_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y99         FDCE                                         r  veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[1].rd_data_hold_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]/C
                         clock pessimism             -0.284     2.073    
    SLICE_X48Y99         FDCE (Hold_fdce_C_D)         0.070     2.143    veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[1].rd_data_hold_ff/genblock.genblock.dff/genblock.dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_lo_mff/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_lo_rff/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.386%)  route 0.232ns (58.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.562     1.805    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_lo_mff/clk_core_BUFG
    SLICE_X30Y40         FDCE                                         r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_lo_mff/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.164     1.969 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_lo_mff/dout_reg[1]/Q
                         net (fo=1, routed)           0.232     2.201    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_lo_rff/dout_reg[2]_3[1]
    SLICE_X43Y39         FDCE                                         r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_lo_rff/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.831     2.353    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_lo_rff/clk_core_BUFG
    SLICE_X43Y39         FDCE                                         r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_lo_rff/dout_reg[1]/C
                         clock pessimism             -0.284     2.069    
    SLICE_X43Y39         FDCE (Hold_fdce_C_D)         0.066     2.135    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_lo_rff/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dec/decode/trap_xff/genblock.dff/genblock.dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dec/decode/trap_r_ff/genblock.dff/genblock.dffs/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.078%)  route 0.261ns (64.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.561     1.804    veerwolf/rvtop/veer/dec/decode/trap_xff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y54         FDCE                                         r  veerwolf/rvtop/veer/dec/decode/trap_xff/genblock.dff/genblock.dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.141     1.945 r  veerwolf/rvtop/veer/dec/decode/trap_xff/genblock.dff/genblock.dffs/dout_reg[2]/Q
                         net (fo=2, routed)           0.261     2.206    veerwolf/rvtop/veer/dec/decode/trap_r_ff/genblock.dff/genblock.dffs/Q[2]
    SLICE_X40Y53         FDCE                                         r  veerwolf/rvtop/veer/dec/decode/trap_r_ff/genblock.dff/genblock.dffs/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.831     2.353    veerwolf/rvtop/veer/dec/decode/trap_r_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X40Y53         FDCE                                         r  veerwolf/rvtop/veer/dec/decode/trap_r_ff/genblock.dff/genblock.dffs/dout_reg[2]/C
                         clock pessimism             -0.284     2.069    
    SLICE_X40Y53         FDCE (Hold_fdce_C_D)         0.066     2.135    veerwolf/rvtop/veer/dec/decode/trap_r_ff/genblock.dff/genblock.dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ram/read_addr_reg_reg__5/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ram/mem_reg_3_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.214%)  route 0.171ns (54.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.563     1.806    ram/clk_core_BUFG
    SLICE_X57Y16         FDRE                                         r  ram/read_addr_reg_reg__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.141     1.947 r  ram/read_addr_reg_reg__5/Q
                         net (fo=16, routed)          0.171     2.118    ram/read_addr_reg_reg__5_n_1
    RAMB36_X2Y3          RAMB36E1                                     r  ram/mem_reg_3_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.872     2.395    ram/clk_core_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  ram/mem_reg_3_0/CLKBWRCLK
                         clock pessimism             -0.532     1.863    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.046    ram/mem_reg_3_0
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/exu/i_flush_path_x_ff/genblock.dff/genblock.dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_flush_r_ff/genblock.dff/genblock.dffs/dout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.336%)  route 0.243ns (59.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.548     1.791    veerwolf/rvtop/veer/exu/i_flush_path_x_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y76         FDCE                                         r  veerwolf/rvtop/veer/exu/i_flush_path_x_ff/genblock.dff/genblock.dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDCE (Prop_fdce_C_Q)         0.164     1.955 r  veerwolf/rvtop/veer/exu/i_flush_path_x_ff/genblock.dff/genblock.dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.243     2.198    veerwolf/rvtop/veer/exu/i_flush_r_ff/genblock.dff/genblock.dffs/i0_flush_path_x[22]
    SLICE_X36Y73         FDCE                                         r  veerwolf/rvtop/veer/exu/i_flush_r_ff/genblock.dff/genblock.dffs/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.814     2.337    veerwolf/rvtop/veer/exu/i_flush_r_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X36Y73         FDCE                                         r  veerwolf/rvtop/veer/exu/i_flush_r_ff/genblock.dff/genblock.dffs/dout_reg[21]/C
                         clock pessimism             -0.284     2.053    
    SLICE_X36Y73         FDCE (Hold_fdce_C_D)         0.070     2.123    veerwolf/rvtop/veer/exu/i_flush_r_ff/genblock.dff/genblock.dffs/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/exu/i_predictpacket_x_ff/genblock.dff/genblock.dffs/dout_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_r_ff0/genblock.dff/genblock.dffs/dout_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.318%)  route 0.258ns (64.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.561     1.804    veerwolf/rvtop/veer/exu/i_predictpacket_x_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X31Y54         FDCE                                         r  veerwolf/rvtop/veer/exu/i_predictpacket_x_ff/genblock.dff/genblock.dffs/dout_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDCE (Prop_fdce_C_Q)         0.141     1.945 r  veerwolf/rvtop/veer/exu/i_predictpacket_x_ff/genblock.dff/genblock.dffs/dout_reg[55]/Q
                         net (fo=1, routed)           0.258     2.203    veerwolf/rvtop/veer/exu/i_r_ff0/genblock.dff/genblock.dffs/i0_predict_p_x[misp]
    SLICE_X42Y54         FDCE                                         r  veerwolf/rvtop/veer/exu/i_r_ff0/genblock.dff/genblock.dffs/dout_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.831     2.353    veerwolf/rvtop/veer/exu/i_r_ff0/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X42Y54         FDCE                                         r  veerwolf/rvtop/veer/exu/i_r_ff0/genblock.dff/genblock.dffs/dout_reg[55]/C
                         clock pessimism             -0.284     2.069    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.059     2.128    veerwolf/rvtop/veer/exu/i_r_ff0/genblock.dff/genblock.dffs/dout_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dec/decode/illegal_any_ff/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dec/tlu/mtval_ff/genblock.genblock.dff/genblock.dffs/dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.415%)  route 0.242ns (56.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.552     1.795    veerwolf/rvtop/veer/dec/decode/illegal_any_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X35Y69         FDCE                                         r  veerwolf/rvtop/veer/dec/decode/illegal_any_ff/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.141     1.936 r  veerwolf/rvtop/veer/dec/decode/illegal_any_ff/genblock.genblock.dff/genblock.dffs/dout_reg[27]/Q
                         net (fo=1, routed)           0.242     2.179    veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dec_illegal_inst[27]
    SLICE_X39Y71         LUT6 (Prop_lut6_I3_O)        0.045     2.224 r  veerwolf/rvtop/veer/dec/tlu/mtdata1_t2_ff/genblock.genblock.dff/genblock.dffs/dout[27]_i_1__13/O
                         net (fo=1, routed)           0.000     2.224    veerwolf/rvtop/veer/dec/tlu/mtval_ff/genblock.genblock.dff/genblock.dffs/mtval_ns[27]
    SLICE_X39Y71         FDCE                                         r  veerwolf/rvtop/veer/dec/tlu/mtval_ff/genblock.genblock.dff/genblock.dffs/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.817     2.340    veerwolf/rvtop/veer/dec/tlu/mtval_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X39Y71         FDCE                                         r  veerwolf/rvtop/veer/dec/tlu/mtval_ff/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C
                         clock pessimism             -0.284     2.056    
    SLICE_X39Y71         FDCE (Hold_fdce_C_D)         0.092     2.148    veerwolf/rvtop/veer/dec/tlu/mtval_ff/genblock.genblock.dff/genblock.dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.genblock.dff/genblock.dffs/dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.297%)  route 0.224ns (51.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.563     1.806    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/clk_core_BUFG
    SLICE_X34Y49         FDCE                                         r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.970 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout_reg[30]/Q
                         net (fo=12, routed)          0.224     2.194    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout_reg[31]_0[30]
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.045     2.239 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/sarff/dout[30]_i_1__81/O
                         net (fo=1, routed)           0.000     2.239    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.genblock.dff/genblock.dffs/ibuf_addr_in[30]
    SLICE_X37Y49         FDCE                                         r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.genblock.dff/genblock.dffs/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.833     2.355    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X37Y49         FDCE                                         r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C
                         clock pessimism             -0.284     2.071    
    SLICE_X37Y49         FDCE (Hold_fdce_C_D)         0.091     2.162    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/ibuf_addrff/genblock.genblock.dff/genblock.dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/exu/i_flush_path_x_ff/genblock.dff/genblock.dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_flush_r_ff/genblock.dff/genblock.dffs/dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.121%)  route 0.245ns (59.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.548     1.791    veerwolf/rvtop/veer/exu/i_flush_path_x_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y76         FDCE                                         r  veerwolf/rvtop/veer/exu/i_flush_path_x_ff/genblock.dff/genblock.dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDCE (Prop_fdce_C_Q)         0.164     1.955 r  veerwolf/rvtop/veer/exu/i_flush_path_x_ff/genblock.dff/genblock.dffs/dout_reg[27]/Q
                         net (fo=1, routed)           0.245     2.200    veerwolf/rvtop/veer/exu/i_flush_r_ff/genblock.dff/genblock.dffs/i0_flush_path_x[28]
    SLICE_X37Y73         FDCE                                         r  veerwolf/rvtop/veer/exu/i_flush_r_ff/genblock.dff/genblock.dffs/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.814     2.337    veerwolf/rvtop/veer/exu/i_flush_r_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X37Y73         FDCE                                         r  veerwolf/rvtop/veer/exu/i_flush_r_ff/genblock.dff/genblock.dffs/dout_reg[27]/C
                         clock pessimism             -0.284     2.053    
    SLICE_X37Y73         FDCE (Hold_fdce_C_D)         0.070     2.123    veerwolf/rvtop/veer/exu/i_flush_r_ff/genblock.dff/genblock.dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.ic_way_tag/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[1].rd_data_hold_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.568%)  route 0.183ns (56.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.647     1.891    veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.ic_way_tag/clk_core_BUFG
    SLICE_X55Y100        FDRE                                         r  veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.ic_way_tag/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.141     2.032 r  veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.ic_way_tag/Q_reg[7]/Q
                         net (fo=3, routed)           0.183     2.214    veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[1].rd_data_hold_ff/genblock.genblock.dff/genblock.dffs/Q[7]
    SLICE_X54Y99         FDCE                                         r  veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[1].rd_data_hold_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.835     2.358    veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[1].rd_data_hold_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X54Y99         FDCE                                         r  veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[1].rd_data_hold_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]/C
                         clock pessimism             -0.284     2.074    
    SLICE_X54Y99         FDCE (Hold_fdce_C_D)         0.063     2.137    veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[1].rd_data_hold_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X0Y4     ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X2Y4     ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y3     ram/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X0Y3     ram/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X2Y5     ram/mem_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y6     ram/mem_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X2Y3     ram/mem_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X2Y1     ram/mem_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y4     ram/mem_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y1     ram/mem_reg_4_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       80.000      80.000     PLLE2_ADV_X1Y0  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y82    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y82    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X52Y123   veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y82    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y82    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.506ns  (required time - arrival time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.456ns (32.363%)  route 0.953ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.877 - 100.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.635     3.205    tap/dmi_tck
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDSE (Prop_fdse_C_Q)         0.456     3.661 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.953     4.614    tap/dmi[4]
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517   102.877    tap/dmi_tck
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism              0.306   103.183    
                         clock uncertainty           -0.035   103.147    
    SLICE_X6Y6           FDRE (Setup_fdre_C_D)       -0.028   103.119    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                        103.119    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                 98.506    

Slack (MET) :             98.558ns  (required time - arrival time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.518ns (39.253%)  route 0.802ns (60.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.877 - 100.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.635     3.205    tap/dmi_tck
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     3.723 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.802     4.524    tap/dmi[31]
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517   102.877    tap/dmi_tck
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism              0.303   103.180    
                         clock uncertainty           -0.035   103.144    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)       -0.062   103.082    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                        103.082    
                         arrival time                          -4.524    
  -------------------------------------------------------------------
                         slack                                 98.558    

Slack (MET) :             98.617ns  (required time - arrival time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.518ns (39.342%)  route 0.799ns (60.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.877 - 100.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.635     3.205    tap/dmi_tck
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     3.723 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.799     4.521    tap/dmi[2]
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517   102.877    tap/dmi_tck
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism              0.328   103.205    
                         clock uncertainty           -0.035   103.169    
    SLICE_X6Y6           FDRE (Setup_fdre_C_D)       -0.031   103.138    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                        103.138    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                 98.617    

Slack (MET) :             98.624ns  (required time - arrival time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.456ns (36.200%)  route 0.804ns (63.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.877 - 100.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.635     3.205    tap/dmi_tck
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDSE (Prop_fdse_C_Q)         0.456     3.661 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           0.804     4.464    tap/dmi[5]
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517   102.877    tap/dmi_tck
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism              0.328   103.205    
                         clock uncertainty           -0.035   103.169    
    SLICE_X7Y6           FDSE (Setup_fdse_C_D)       -0.081   103.088    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                        103.088    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                 98.624    

Slack (MET) :             98.639ns  (required time - arrival time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.456ns (36.647%)  route 0.788ns (63.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 102.810 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.569     3.139    tap/dmi_tck
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     3.595 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.788     4.383    tap/dmi[12]
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450   102.810    tap/dmi_tck
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism              0.329   103.139    
                         clock uncertainty           -0.035   103.103    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)       -0.081   103.022    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                        103.022    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                 98.639    

Slack (MET) :             98.699ns  (required time - arrival time)
  Source:                 tap/dmi_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.950%)  route 0.580ns (58.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.877 - 100.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.635     3.205    tap/dmi_tck
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.419     3.624 r  tap/dmi_reg[29]/Q
                         net (fo=1, routed)           0.580     4.203    tap/dmi[29]
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517   102.877    tap/dmi_tck
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[28]/C
                         clock pessimism              0.328   103.205    
                         clock uncertainty           -0.035   103.169    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)       -0.267   102.902    tap/dmi_reg[28]
  -------------------------------------------------------------------
                         required time                        102.902    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                 98.699    

Slack (MET) :             98.699ns  (required time - arrival time)
  Source:                 tap/dmi_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.575%)  route 0.614ns (59.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.877 - 100.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.635     3.205    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.419     3.624 r  tap/dmi_reg[22]/Q
                         net (fo=1, routed)           0.614     4.237    tap/dmi[22]
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517   102.877    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[21]/C
                         clock pessimism              0.328   103.205    
                         clock uncertainty           -0.035   103.169    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)       -0.233   102.936    tap/dmi_reg[21]
  -------------------------------------------------------------------
                         required time                        102.936    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 98.699    

Slack (MET) :             98.719ns  (required time - arrival time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.419ns (40.782%)  route 0.608ns (59.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.877 - 100.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.635     3.205    tap/dmi_tck
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.419     3.624 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           0.608     4.232    tap/dmi[8]
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517   102.877    tap/dmi_tck
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism              0.328   103.205    
                         clock uncertainty           -0.035   103.169    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)       -0.218   102.951    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                        102.951    
                         arrival time                          -4.232    
  -------------------------------------------------------------------
                         slack                                 98.719    

Slack (MET) :             98.735ns  (required time - arrival time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.456ns (40.127%)  route 0.680ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.877 - 100.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.635     3.205    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.456     3.661 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.680     4.341    tap/dmi[20]
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517   102.877    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism              0.328   103.205    
                         clock uncertainty           -0.035   103.169    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)       -0.093   103.076    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                        103.076    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                 98.735    

Slack (MET) :             98.743ns  (required time - arrival time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.518ns (45.719%)  route 0.615ns (54.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.877 - 100.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.635     3.205    tap/dmi_tck
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     3.723 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.615     4.338    tap/dmi[1]
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517   102.877    tap/dmi_tck
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism              0.306   103.183    
                         clock uncertainty           -0.035   103.147    
    SLICE_X7Y6           FDSE (Setup_fdse_C_D)       -0.067   103.080    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                        103.080    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                 98.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.182    tap/dmi_tck
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.323 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           0.112     1.435    tap/dmi[25]
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism             -0.348     1.198    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.076     1.274    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.182    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.323 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.110     1.433    tap/dmi[18]
    SLICE_X6Y3           FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X6Y3           FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism             -0.351     1.195    
    SLICE_X6Y3           FDRE (Hold_fdre_C_D)         0.063     1.258    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.566     1.155    tap/dmi_tck
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.296 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.110     1.406    tap/dmi[10]
    SLICE_X8Y3           FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X8Y3           FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism             -0.350     1.168    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.063     1.231    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.182    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.323 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.105     1.428    tap/dmi[21]
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism             -0.364     1.182    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.047     1.229    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.182    tap/dmi_tck
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.323 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.105     1.428    tap/dmi[28]
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism             -0.364     1.182    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.047     1.229    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.182    tap/dmi_tck
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.346 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.112     1.458    tap/dmi[3]
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism             -0.364     1.182    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.052     1.234    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.182    tap/dmi_tck
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDSE (Prop_fdse_C_Q)         0.141     1.323 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           0.176     1.499    tap/dmi[6]
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism             -0.364     1.182    
    SLICE_X7Y6           FDSE (Hold_fdse_C_D)         0.070     1.252    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tap/dmi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.566     1.155    tap/dmi_tck
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.296 r  tap/dmi_reg[13]/Q
                         net (fo=1, routed)           0.176     1.472    tap/dmi[13]
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.836     1.518    tap/dmi_tck
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[12]/C
                         clock pessimism             -0.363     1.155    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.070     1.225    tap/dmi_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.224%)  route 0.149ns (53.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.182    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.128     1.310 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           0.149     1.459    tap/dmi[23]
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism             -0.364     1.182    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.022     1.204    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.224%)  route 0.149ns (53.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.182    tap/dmi_tck
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.128     1.310 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.149     1.459    tap/dmi[30]
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism             -0.364     1.182    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.022     1.204    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X7Y6     tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y3     tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y3     tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y3     tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y3     tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X8Y3     tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X8Y3     tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X8Y3     tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X6Y3     tap/dmi_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y6     tap/dmi_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y6     tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y6     tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y6     tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y3     tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.484ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.609ns (23.826%)  route 1.947ns (76.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 102.682 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.558     2.989    tap/dtmcs_tck
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  tap/dtmcs_reg[6]/Q
                         net (fo=2, routed)           1.947     5.392    tap/dtmcs[6]
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.153     5.545 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     5.545    tap/dtmcs[5]_i_1_n_1
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.439   102.682    tap/dtmcs_tck
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.307   102.989    
                         clock uncertainty           -0.035   102.954    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.075   103.029    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                        103.029    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                 97.484    

Slack (MET) :             97.602ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.671ns (27.048%)  route 1.810ns (72.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 102.676 - 100.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.552     2.983    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  tap/dtmcs_reg[32]/Q
                         net (fo=2, routed)           1.810     5.311    tap/dtmcs[32]
    SLICE_X34Y19         LUT3 (Prop_lut3_I2_O)        0.153     5.464 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     5.464    tap/dtmcs[31]_i_1_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.433   102.676    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.307   102.983    
                         clock uncertainty           -0.035   102.948    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)        0.118   103.066    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                        103.066    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                 97.602    

Slack (MET) :             97.971ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.456ns (23.593%)  route 1.477ns (76.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 102.681 - 100.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.562     2.993    tap/dtmcs_tck
    SLICE_X45Y14         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           1.477     4.926    tap/dtmcs[2]
    SLICE_X46Y18         FDRE                                         r  tap/dtmcs_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.438   102.681    tap/dtmcs_tck
    SLICE_X46Y18         FDRE                                         r  tap/dtmcs_r_reg[2]/C
                         clock pessimism              0.282   102.963    
                         clock uncertainty           -0.035   102.928    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)       -0.031   102.897    tap/dtmcs_r_reg[2]
  -------------------------------------------------------------------
                         required time                        102.897    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                 97.971    

Slack (MET) :             98.024ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.670ns (35.072%)  route 1.240ns (64.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 102.682 - 100.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.552     2.983    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           1.240     4.741    tap/dtmcs[22]
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.152     4.893 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     4.893    tap/dtmcs[21]_i_1_n_1
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.439   102.682    tap/dtmcs_tck
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.196   102.878    
                         clock uncertainty           -0.035   102.843    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.075   102.918    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        102.918    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 98.024    

Slack (MET) :             98.131ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.478ns (30.216%)  route 1.104ns (69.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 102.684 - 100.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.555     2.986    tap/dtmcs_tck
    SLICE_X46Y19         FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.478     3.464 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           1.104     4.568    tap/dtmcs[37]
    SLICE_X46Y16         FDRE                                         r  tap/dtmcs_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.441   102.684    tap/dtmcs_tck
    SLICE_X46Y16         FDRE                                         r  tap/dtmcs_r_reg[37]/C
                         clock pessimism              0.282   102.966    
                         clock uncertainty           -0.035   102.931    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)       -0.232   102.699    tap/dtmcs_r_reg[37]
  -------------------------------------------------------------------
                         required time                        102.699    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                 98.131    

Slack (MET) :             98.143ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.608ns (32.661%)  route 1.254ns (67.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 102.686 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.558     2.989    tap/dtmcs_tck
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  tap/dtmcs_reg[4]/Q
                         net (fo=2, routed)           1.254     4.698    tap/dtmcs[4]
    SLICE_X45Y14         LUT3 (Prop_lut3_I2_O)        0.152     4.850 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     4.850    tap/dtmcs[3]_i_1_n_1
    SLICE_X45Y14         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.443   102.686    tap/dtmcs_tck
    SLICE_X45Y14         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.268   102.954    
                         clock uncertainty           -0.035   102.919    
    SLICE_X45Y14         FDRE (Setup_fdre_C_D)        0.075   102.994    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        102.994    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 98.143    

Slack (MET) :             98.152ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.668ns (37.527%)  route 1.112ns (62.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 102.686 - 100.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.559     2.990    tap/dtmcs_tck
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           1.112     4.620    tap/dtmcs[16]
    SLICE_X44Y13         LUT3 (Prop_lut3_I2_O)        0.150     4.770 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     4.770    tap/dtmcs[15]_i_1_n_1
    SLICE_X44Y13         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.443   102.686    tap/dtmcs_tck
    SLICE_X44Y13         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.196   102.882    
                         clock uncertainty           -0.035   102.847    
    SLICE_X44Y13         FDRE (Setup_fdre_C_D)        0.075   102.922    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        102.922    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                 98.152    

Slack (MET) :             98.199ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.478ns (31.771%)  route 1.027ns (68.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 102.677 - 100.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.552     2.983    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.478     3.461 r  tap/dtmcs_reg[33]/Q
                         net (fo=2, routed)           1.027     4.487    tap/dtmcs[33]
    SLICE_X34Y18         FDRE                                         r  tap/dtmcs_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.434   102.677    tap/dtmcs_tck
    SLICE_X34Y18         FDRE                                         r  tap/dtmcs_r_reg[33]/C
                         clock pessimism              0.283   102.960    
                         clock uncertainty           -0.035   102.925    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)       -0.238   102.687    tap/dtmcs_r_reg[33]
  -------------------------------------------------------------------
                         required time                        102.687    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 98.199    

Slack (MET) :             98.212ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.668ns (36.261%)  route 1.174ns (63.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 102.676 - 100.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.555     2.986    tap/dtmcs_tck
    SLICE_X46Y19         FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     3.504 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           1.174     4.678    tap/dtmcs[1]
    SLICE_X46Y23         LUT3 (Prop_lut3_I0_O)        0.150     4.828 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     4.828    tap/dtmcs_r[1]_i_1_n_1
    SLICE_X46Y23         FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.433   102.676    tap/dtmcs_tck
    SLICE_X46Y23         FDRE                                         r  tap/dtmcs_r_reg[1]/C
                         clock pessimism              0.282   102.958    
                         clock uncertainty           -0.035   102.923    
    SLICE_X46Y23         FDRE (Setup_fdre_C_D)        0.118   103.041    tap/dtmcs_r_reg[1]
  -------------------------------------------------------------------
                         required time                        103.041    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                 98.212    

Slack (MET) :             98.220ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.773ns (42.424%)  route 1.049ns (57.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 102.676 - 100.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.552     2.983    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.478     3.461 r  tap/dtmcs_reg[23]/Q
                         net (fo=2, routed)           1.049     4.510    tap/dtmcs[23]
    SLICE_X34Y19         LUT3 (Prop_lut3_I2_O)        0.295     4.805 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000     4.805    tap/dtmcs[22]_i_1_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.433   102.676    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.307   102.983    
                         clock uncertainty           -0.035   102.948    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)        0.077   103.025    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                        103.025    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                 98.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.188ns (36.340%)  route 0.329ns (63.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.560     1.085    tap/dtmcs_tck
    SLICE_X45Y14         FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDRE (Prop_fdre_C_Q)         0.141     1.226 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           0.329     1.555    tap/dtmcs[10]
    SLICE_X34Y13         LUT3 (Prop_lut3_I2_O)        0.047     1.602 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     1.602    tap/dtmcs[9]_i_1_n_1
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.826     1.433    tap/dtmcs_tck
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism             -0.087     1.346    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.131     1.477    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.188ns (35.720%)  route 0.338ns (64.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.553     1.078    tap/dtmcs_tck
    SLICE_X41Y21         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.219 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.338     1.557    tap/dtmcs[26]
    SLICE_X34Y19         LUT3 (Prop_lut3_I2_O)        0.047     1.604 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     1.604    tap/dtmcs[25]_i_1_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism             -0.087     1.341    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.131     1.472    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.212ns (40.116%)  route 0.316ns (59.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.556     1.081    tap/dtmcs_tck
    SLICE_X46Y19         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     1.245 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           0.316     1.562    tap/dtmcs[34]
    SLICE_X34Y19         LUT3 (Prop_lut3_I2_O)        0.048     1.610 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     1.610    tap/dtmcs[33]_i_2_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism             -0.087     1.341    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.131     1.472    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.014%)  route 0.329ns (69.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.559     1.084    tap/dtmcs_tck
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.225 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           0.329     1.554    tap/dtmcs[18]
    SLICE_X35Y15         FDRE                                         r  tap/dtmcs_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.825     1.432    tap/dtmcs_tck
    SLICE_X35Y15         FDRE                                         r  tap/dtmcs_r_reg[18]/C
                         clock pessimism             -0.087     1.345    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.061     1.406    tap/dtmcs_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.620%)  route 0.324ns (66.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.554     1.079    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     1.243 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           0.324     1.567    tap/dtmcs[30]
    SLICE_X38Y19         FDRE                                         r  tap/dtmcs_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.822     1.429    tap/dtmcs_tck
    SLICE_X38Y19         FDRE                                         r  tap/dtmcs_r_reg[30]/C
                         clock pessimism             -0.087     1.342    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.059     1.401    tap/dtmcs_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.185ns (32.182%)  route 0.390ns (67.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.559     1.084    tap/dtmcs_tck
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.225 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           0.390     1.615    tap/dtmcs[18]
    SLICE_X34Y13         LUT3 (Prop_lut3_I2_O)        0.044     1.659 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     1.659    tap/dtmcs[17]_i_1_n_1
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.826     1.433    tap/dtmcs_tck
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism             -0.087     1.346    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.131     1.477    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.553     1.078    tap/dtmcs_tck
    SLICE_X41Y21         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.219 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.123     1.342    tap/dtmcs[28]
    SLICE_X41Y22         FDRE                                         r  tap/dtmcs_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.820     1.427    tap/dtmcs_tck
    SLICE_X41Y22         FDRE                                         r  tap/dtmcs_r_reg[28]/C
                         clock pessimism             -0.336     1.091    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.066     1.157    tap/dtmcs_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.145%)  route 0.129ns (47.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.553     1.078    tap/dtmcs_tck
    SLICE_X41Y21         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     1.219 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.129     1.348    tap/dtmcs[26]
    SLICE_X40Y20         FDRE                                         r  tap/dtmcs_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.822     1.429    tap/dtmcs_tck
    SLICE_X40Y20         FDRE                                         r  tap/dtmcs_r_reg[26]/C
                         clock pessimism             -0.336     1.093    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.070     1.163    tap/dtmcs_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.048%)  route 0.129ns (43.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.558     1.083    tap/dtmcs_tck
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     1.247 r  tap/dtmcs_reg[8]/Q
                         net (fo=2, routed)           0.129     1.376    tap/dtmcs[8]
    SLICE_X33Y13         FDRE                                         r  tap/dtmcs_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.827     1.434    tap/dtmcs_tck
    SLICE_X33Y13         FDRE                                         r  tap/dtmcs_r_reg[8]/C
                         clock pessimism             -0.316     1.118    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.070     1.188    tap/dtmcs_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.208ns (36.769%)  route 0.358ns (63.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.558     1.083    tap/dtmcs_tck
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     1.247 r  tap/dtmcs_reg[8]/Q
                         net (fo=2, routed)           0.358     1.605    tap/dtmcs[8]
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.044     1.649 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     1.649    tap/dtmcs[7]_i_1_n_1
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.826     1.433    tap/dtmcs_tck
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism             -0.087     1.346    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.107     1.453    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  dtmcs_r_reg[40]_i_2/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y23   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X40Y14   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X45Y15   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X44Y15   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X40Y14   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X40Y14   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X40Y14   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X33Y13   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X33Y13   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y23   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y23   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y14   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y14   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y15   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y15   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y15   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y15   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y14   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y14   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y23   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y23   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y14   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y14   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y15   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y15   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y15   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y15   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y14   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X40Y14   tap/dtmcs_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.890ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 101.018 - 100.000 ) 
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.191     1.191    tap/idcode_tck
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     1.647 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.524     2.171    tap/idcode[0]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.124     2.295 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.295    tap/idcode[0]_i_1_n_1
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.018   101.018    tap/idcode_tck
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.173   101.191    
                         clock uncertainty           -0.035   101.156    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.029   101.185    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.185    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                 98.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.468     0.468    tap/idcode_tck
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141     0.609 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.187     0.796    tap/idcode[0]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.841 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.841    tap/idcode[0]_i_1_n_1
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.542     0.542    tap/idcode_tck
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.074     0.468    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.091     0.559    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y31  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y31  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y31  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y31  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y31  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        9.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.323ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        13.313ns  (logic 1.870ns (14.046%)  route 11.443ns (85.954%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 325.749 - 320.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 302.990 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.559   302.990    tap/dtmcs_tck
    SLICE_X46Y16         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518   303.508 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=8, routed)           1.917   305.425    tap/dmi_reg_addr[1]
    SLICE_X49Y15         LUT6 (Prop_lut6_I3_O)        0.124   305.549 f  tap/dout[29]_i_6__10/O
                         net (fo=2, routed)           1.963   307.512    tap/dout[29]_i_6__10_n_1
    SLICE_X46Y15         LUT2 (Prop_lut2_I0_O)        0.124   307.636 f  tap/dout[0]_i_5__61/O
                         net (fo=33, routed)          1.379   309.015    tap/dtmcs_r_reg[34]_3
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.152   309.167 f  tap/dout[0]_i_3__147/O
                         net (fo=34, routed)          1.026   310.193    tap/wren_reg[2]_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.332   310.525 f  tap/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.503   311.028    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.124   311.152 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           1.181   312.333    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124   312.457 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21/O
                         net (fo=1, routed)           0.789   313.246    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21_n_1
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124   313.370 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__40/O
                         net (fo=5, routed)           0.337   313.707    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__171_n_1
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.124   313.831 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_2__80/O
                         net (fo=64, routed)          2.347   316.179    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1
    SLICE_X32Y23         LUT5 (Prop_lut5_I3_O)        0.124   316.303 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[23]_i_1__96/O
                         net (fo=1, routed)           0.000   316.303    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[23]
    SLICE_X32Y23         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    W5                                                0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   322.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576   324.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   324.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.430   325.749    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y23         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/C
                         clock pessimism              0.000   325.749    
                         clock uncertainty           -0.152   325.597    
    SLICE_X32Y23         FDCE (Setup_fdce_C_D)        0.029   325.626    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                        325.626    
                         arrival time                        -316.303    
  -------------------------------------------------------------------
                         slack                                  9.323    

Slack (MET) :             9.328ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        13.319ns  (logic 1.870ns (14.041%)  route 11.449ns (85.959%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 325.759 - 320.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 302.990 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.559   302.990    tap/dtmcs_tck
    SLICE_X46Y16         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518   303.508 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=8, routed)           1.917   305.425    tap/dmi_reg_addr[1]
    SLICE_X49Y15         LUT6 (Prop_lut6_I3_O)        0.124   305.549 f  tap/dout[29]_i_6__10/O
                         net (fo=2, routed)           1.963   307.512    tap/dout[29]_i_6__10_n_1
    SLICE_X46Y15         LUT2 (Prop_lut2_I0_O)        0.124   307.636 f  tap/dout[0]_i_5__61/O
                         net (fo=33, routed)          1.379   309.015    tap/dtmcs_r_reg[34]_3
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.152   309.167 f  tap/dout[0]_i_3__147/O
                         net (fo=34, routed)          1.026   310.193    tap/wren_reg[2]_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.332   310.525 f  tap/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.503   311.028    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.124   311.152 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           1.181   312.333    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124   312.457 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21/O
                         net (fo=1, routed)           0.789   313.246    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21_n_1
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124   313.370 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__40/O
                         net (fo=5, routed)           0.337   313.707    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__171_n_1
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.124   313.831 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_2__80/O
                         net (fo=64, routed)          2.353   316.184    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1
    SLICE_X28Y16         LUT5 (Prop_lut5_I3_O)        0.124   316.308 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[13]_i_1__104/O
                         net (fo=1, routed)           0.000   316.308    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[13]
    SLICE_X28Y16         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    W5                                                0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   322.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576   324.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   324.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.440   325.759    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X28Y16         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/C
                         clock pessimism              0.000   325.759    
                         clock uncertainty           -0.152   325.607    
    SLICE_X28Y16         FDCE (Setup_fdce_C_D)        0.029   325.636    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                        325.636    
                         arrival time                        -316.308    
  -------------------------------------------------------------------
                         slack                                  9.328    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        13.302ns  (logic 1.870ns (14.058%)  route 11.432ns (85.942%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 325.749 - 320.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 302.990 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.559   302.990    tap/dtmcs_tck
    SLICE_X46Y16         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518   303.508 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=8, routed)           1.917   305.425    tap/dmi_reg_addr[1]
    SLICE_X49Y15         LUT6 (Prop_lut6_I3_O)        0.124   305.549 f  tap/dout[29]_i_6__10/O
                         net (fo=2, routed)           1.963   307.512    tap/dout[29]_i_6__10_n_1
    SLICE_X46Y15         LUT2 (Prop_lut2_I0_O)        0.124   307.636 f  tap/dout[0]_i_5__61/O
                         net (fo=33, routed)          1.379   309.015    tap/dtmcs_r_reg[34]_3
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.152   309.167 f  tap/dout[0]_i_3__147/O
                         net (fo=34, routed)          1.026   310.193    tap/wren_reg[2]_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.332   310.525 f  tap/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.503   311.028    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.124   311.152 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           1.181   312.333    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124   312.457 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21/O
                         net (fo=1, routed)           0.789   313.246    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21_n_1
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124   313.370 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__40/O
                         net (fo=5, routed)           0.337   313.707    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__171_n_1
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.124   313.831 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_2__80/O
                         net (fo=64, routed)          2.336   316.168    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124   316.292 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[3]_i_1__170/O
                         net (fo=1, routed)           0.000   316.292    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[3]
    SLICE_X33Y23         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    W5                                                0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   322.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576   324.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   324.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.430   325.749    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X33Y23         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/C
                         clock pessimism              0.000   325.749    
                         clock uncertainty           -0.152   325.597    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.029   325.626    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                        325.626    
                         arrival time                        -316.292    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.390ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        13.248ns  (logic 1.870ns (14.115%)  route 11.378ns (85.885%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 325.749 - 320.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 302.990 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.559   302.990    tap/dtmcs_tck
    SLICE_X46Y16         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518   303.508 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=8, routed)           1.917   305.425    tap/dmi_reg_addr[1]
    SLICE_X49Y15         LUT6 (Prop_lut6_I3_O)        0.124   305.549 f  tap/dout[29]_i_6__10/O
                         net (fo=2, routed)           1.963   307.512    tap/dout[29]_i_6__10_n_1
    SLICE_X46Y15         LUT2 (Prop_lut2_I0_O)        0.124   307.636 f  tap/dout[0]_i_5__61/O
                         net (fo=33, routed)          1.379   309.015    tap/dtmcs_r_reg[34]_3
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.152   309.167 f  tap/dout[0]_i_3__147/O
                         net (fo=34, routed)          1.026   310.193    tap/wren_reg[2]_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.332   310.525 f  tap/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.503   311.028    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.124   311.152 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           1.181   312.333    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124   312.457 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21/O
                         net (fo=1, routed)           0.789   313.246    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21_n_1
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124   313.370 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__40/O
                         net (fo=5, routed)           0.337   313.707    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__171_n_1
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.124   313.831 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_2__80/O
                         net (fo=64, routed)          2.282   316.114    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.124   316.238 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[23]_i_1__94/O
                         net (fo=1, routed)           0.000   316.238    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[23]
    SLICE_X32Y23         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    W5                                                0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   322.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576   324.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   324.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.430   325.749    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y23         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/C
                         clock pessimism              0.000   325.749    
                         clock uncertainty           -0.152   325.597    
    SLICE_X32Y23         FDCE (Setup_fdce_C_D)        0.031   325.628    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                        325.628    
                         arrival time                        -316.238    
  -------------------------------------------------------------------
                         slack                                  9.390    

Slack (MET) :             9.398ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        13.239ns  (logic 1.870ns (14.125%)  route 11.369ns (85.875%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 325.749 - 320.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 302.990 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.559   302.990    tap/dtmcs_tck
    SLICE_X46Y16         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518   303.508 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=8, routed)           1.917   305.425    tap/dmi_reg_addr[1]
    SLICE_X49Y15         LUT6 (Prop_lut6_I3_O)        0.124   305.549 f  tap/dout[29]_i_6__10/O
                         net (fo=2, routed)           1.963   307.512    tap/dout[29]_i_6__10_n_1
    SLICE_X46Y15         LUT2 (Prop_lut2_I0_O)        0.124   307.636 f  tap/dout[0]_i_5__61/O
                         net (fo=33, routed)          1.379   309.015    tap/dtmcs_r_reg[34]_3
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.152   309.167 f  tap/dout[0]_i_3__147/O
                         net (fo=34, routed)          1.026   310.193    tap/wren_reg[2]_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.332   310.525 f  tap/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.503   311.028    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.124   311.152 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           1.181   312.333    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124   312.457 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21/O
                         net (fo=1, routed)           0.789   313.246    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21_n_1
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124   313.370 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__40/O
                         net (fo=5, routed)           0.337   313.707    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__171_n_1
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.124   313.831 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_2__80/O
                         net (fo=64, routed)          2.273   316.104    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1
    SLICE_X35Y22         LUT5 (Prop_lut5_I3_O)        0.124   316.228 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[2]_i_1__158/O
                         net (fo=1, routed)           0.000   316.228    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[2]
    SLICE_X35Y22         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    W5                                                0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   322.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576   324.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   324.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.430   325.749    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X35Y22         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/C
                         clock pessimism              0.000   325.749    
                         clock uncertainty           -0.152   325.597    
    SLICE_X35Y22         FDCE (Setup_fdce_C_D)        0.029   325.626    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                        325.626    
                         arrival time                        -316.228    
  -------------------------------------------------------------------
                         slack                                  9.398    

Slack (MET) :             9.416ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        13.224ns  (logic 1.870ns (14.141%)  route 11.354ns (85.859%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 325.753 - 320.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 302.990 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.559   302.990    tap/dtmcs_tck
    SLICE_X46Y16         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518   303.508 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=8, routed)           1.917   305.425    tap/dmi_reg_addr[1]
    SLICE_X49Y15         LUT6 (Prop_lut6_I3_O)        0.124   305.549 f  tap/dout[29]_i_6__10/O
                         net (fo=2, routed)           1.963   307.512    tap/dout[29]_i_6__10_n_1
    SLICE_X46Y15         LUT2 (Prop_lut2_I0_O)        0.124   307.636 f  tap/dout[0]_i_5__61/O
                         net (fo=33, routed)          1.379   309.015    tap/dtmcs_r_reg[34]_3
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.152   309.167 f  tap/dout[0]_i_3__147/O
                         net (fo=34, routed)          1.026   310.193    tap/wren_reg[2]_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.332   310.525 f  tap/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.503   311.028    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.124   311.152 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           1.181   312.333    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124   312.457 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21/O
                         net (fo=1, routed)           0.789   313.246    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21_n_1
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124   313.370 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__40/O
                         net (fo=5, routed)           0.337   313.707    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__171_n_1
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.124   313.831 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_2__80/O
                         net (fo=64, routed)          2.258   316.090    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1
    SLICE_X31Y20         LUT5 (Prop_lut5_I1_O)        0.124   316.214 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[19]_i_1__98/O
                         net (fo=1, routed)           0.000   316.214    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[19]
    SLICE_X31Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    W5                                                0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   322.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576   324.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   324.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.434   325.753    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X31Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/C
                         clock pessimism              0.000   325.753    
                         clock uncertainty           -0.152   325.601    
    SLICE_X31Y20         FDCE (Setup_fdce_C_D)        0.029   325.630    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]
  -------------------------------------------------------------------
                         required time                        325.630    
                         arrival time                        -316.214    
  -------------------------------------------------------------------
                         slack                                  9.416    

Slack (MET) :             9.421ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        13.221ns  (logic 1.870ns (14.144%)  route 11.351ns (85.856%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 325.753 - 320.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 302.990 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.559   302.990    tap/dtmcs_tck
    SLICE_X46Y16         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518   303.508 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=8, routed)           1.917   305.425    tap/dmi_reg_addr[1]
    SLICE_X49Y15         LUT6 (Prop_lut6_I3_O)        0.124   305.549 f  tap/dout[29]_i_6__10/O
                         net (fo=2, routed)           1.963   307.512    tap/dout[29]_i_6__10_n_1
    SLICE_X46Y15         LUT2 (Prop_lut2_I0_O)        0.124   307.636 f  tap/dout[0]_i_5__61/O
                         net (fo=33, routed)          1.379   309.015    tap/dtmcs_r_reg[34]_3
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.152   309.167 f  tap/dout[0]_i_3__147/O
                         net (fo=34, routed)          1.026   310.193    tap/wren_reg[2]_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.332   310.525 f  tap/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.503   311.028    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.124   311.152 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           1.181   312.333    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124   312.457 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21/O
                         net (fo=1, routed)           0.789   313.246    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21_n_1
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124   313.370 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__40/O
                         net (fo=5, routed)           0.337   313.707    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__171_n_1
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.124   313.831 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_2__80/O
                         net (fo=64, routed)          2.255   316.087    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124   316.211 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[7]_i_1__112/O
                         net (fo=1, routed)           0.000   316.211    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[7]
    SLICE_X31Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    W5                                                0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   322.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576   324.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   324.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.434   325.753    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X31Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/C
                         clock pessimism              0.000   325.753    
                         clock uncertainty           -0.152   325.601    
    SLICE_X31Y20         FDCE (Setup_fdce_C_D)        0.031   325.632    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]
  -------------------------------------------------------------------
                         required time                        325.632    
                         arrival time                        -316.211    
  -------------------------------------------------------------------
                         slack                                  9.421    

Slack (MET) :             9.453ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        13.235ns  (logic 1.870ns (14.129%)  route 11.365ns (85.871%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 325.753 - 320.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 302.990 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.559   302.990    tap/dtmcs_tck
    SLICE_X46Y16         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518   303.508 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=8, routed)           1.917   305.425    tap/dmi_reg_addr[1]
    SLICE_X49Y15         LUT6 (Prop_lut6_I3_O)        0.124   305.549 f  tap/dout[29]_i_6__10/O
                         net (fo=2, routed)           1.963   307.512    tap/dout[29]_i_6__10_n_1
    SLICE_X46Y15         LUT2 (Prop_lut2_I0_O)        0.124   307.636 f  tap/dout[0]_i_5__61/O
                         net (fo=33, routed)          1.379   309.015    tap/dtmcs_r_reg[34]_3
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.152   309.167 f  tap/dout[0]_i_3__147/O
                         net (fo=34, routed)          1.026   310.193    tap/wren_reg[2]_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.332   310.525 f  tap/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.503   311.028    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.124   311.152 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           1.181   312.333    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124   312.457 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21/O
                         net (fo=1, routed)           0.789   313.246    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21_n_1
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124   313.370 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__40/O
                         net (fo=5, routed)           0.337   313.707    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__171_n_1
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.124   313.831 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_2__80/O
                         net (fo=64, routed)          2.269   316.101    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1
    SLICE_X30Y20         LUT5 (Prop_lut5_I3_O)        0.124   316.225 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[20]_i_1__97/O
                         net (fo=1, routed)           0.000   316.225    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[20]
    SLICE_X30Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    W5                                                0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   322.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576   324.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   324.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.434   325.753    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X30Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]/C
                         clock pessimism              0.000   325.753    
                         clock uncertainty           -0.152   325.601    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.077   325.678    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                        325.678    
                         arrival time                        -316.225    
  -------------------------------------------------------------------
                         slack                                  9.453    

Slack (MET) :             9.459ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        13.231ns  (logic 1.870ns (14.134%)  route 11.361ns (85.866%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 325.753 - 320.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 302.990 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.559   302.990    tap/dtmcs_tck
    SLICE_X46Y16         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518   303.508 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=8, routed)           1.917   305.425    tap/dmi_reg_addr[1]
    SLICE_X49Y15         LUT6 (Prop_lut6_I3_O)        0.124   305.549 f  tap/dout[29]_i_6__10/O
                         net (fo=2, routed)           1.963   307.512    tap/dout[29]_i_6__10_n_1
    SLICE_X46Y15         LUT2 (Prop_lut2_I0_O)        0.124   307.636 f  tap/dout[0]_i_5__61/O
                         net (fo=33, routed)          1.379   309.015    tap/dtmcs_r_reg[34]_3
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.152   309.167 f  tap/dout[0]_i_3__147/O
                         net (fo=34, routed)          1.026   310.193    tap/wren_reg[2]_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.332   310.525 f  tap/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.503   311.028    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.124   311.152 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           1.181   312.333    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124   312.457 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21/O
                         net (fo=1, routed)           0.789   313.246    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21_n_1
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124   313.370 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__40/O
                         net (fo=5, routed)           0.337   313.707    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__171_n_1
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.124   313.831 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_2__80/O
                         net (fo=64, routed)          2.265   316.097    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I1_O)        0.124   316.221 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[20]_i_1__95/O
                         net (fo=1, routed)           0.000   316.221    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[20]
    SLICE_X30Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    W5                                                0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   322.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576   324.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   324.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.434   325.753    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X30Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]/C
                         clock pessimism              0.000   325.753    
                         clock uncertainty           -0.152   325.601    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.079   325.680    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                        325.680    
                         arrival time                        -316.221    
  -------------------------------------------------------------------
                         slack                                  9.459    

Slack (MET) :             9.460ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        13.232ns  (logic 1.870ns (14.133%)  route 11.362ns (85.867%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 325.753 - 320.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 302.990 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.559   302.990    tap/dtmcs_tck
    SLICE_X46Y16         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518   303.508 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=8, routed)           1.917   305.425    tap/dmi_reg_addr[1]
    SLICE_X49Y15         LUT6 (Prop_lut6_I3_O)        0.124   305.549 f  tap/dout[29]_i_6__10/O
                         net (fo=2, routed)           1.963   307.512    tap/dout[29]_i_6__10_n_1
    SLICE_X46Y15         LUT2 (Prop_lut2_I0_O)        0.124   307.636 f  tap/dout[0]_i_5__61/O
                         net (fo=33, routed)          1.379   309.015    tap/dtmcs_r_reg[34]_3
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.152   309.167 f  tap/dout[0]_i_3__147/O
                         net (fo=34, routed)          1.026   310.193    tap/wren_reg[2]_1
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.332   310.525 f  tap/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.503   311.028    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.124   311.152 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_3__137/O
                         net (fo=2, routed)           1.181   312.333    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124   312.457 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21/O
                         net (fo=1, routed)           0.789   313.246    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__21_n_1
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124   313.370 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__40/O
                         net (fo=5, routed)           0.337   313.707    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__171_n_1
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.124   313.831 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_2__80/O
                         net (fo=64, routed)          2.266   316.098    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I1_O)        0.124   316.222 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[19]_i_1__96/O
                         net (fo=1, routed)           0.000   316.222    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[19]
    SLICE_X30Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    W5                                                0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181   322.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576   324.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   324.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.434   325.753    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X30Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/C
                         clock pessimism              0.000   325.753    
                         clock uncertainty           -0.152   325.601    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)        0.081   325.682    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]
  -------------------------------------------------------------------
                         required time                        325.682    
                         arrival time                        -316.222    
  -------------------------------------------------------------------
                         slack                                  9.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.803ns (20.173%)  route 3.178ns (79.827%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.109ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.438     2.681    tap/dtmcs_tck
    SLICE_X46Y18         FDRE                                         r  tap/dtmcs_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.418     3.099 f  tap/dtmcs_r_reg[34]/Q
                         net (fo=12, routed)          2.193     5.292    tap/dmi_reg_addr[0]
    SLICE_X47Y15         LUT2 (Prop_lut2_I0_O)        0.122     5.414 f  tap/dout[8]_i_3__29/O
                         net (fo=8, routed)           0.984     6.398    tap/dtmcs_r_reg[34]_2
    SLICE_X46Y17         LUT6 (Prop_lut6_I4_O)        0.263     6.661 r  tap/dout[8]_i_1__116/O
                         net (fo=1, routed)           0.000     6.661    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/D[8]
    SLICE_X46Y17         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.558     6.109    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X46Y17         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[8]/C
                         clock pessimism              0.000     6.109    
                         clock uncertainty            0.152     6.262    
    SLICE_X46Y17         FDCE (Hold_fdce_C_D)         0.330     6.592    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.592    
                         arrival time                           6.661    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.467ns (11.683%)  route 3.530ns (88.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.102ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.434     2.677    tap/dtmcs_tck
    SLICE_X33Y19         FDRE                                         r  tap/dtmcs_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.367     3.044 r  tap/dtmcs_r_reg[23]/Q
                         net (fo=6, routed)           3.530     6.574    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1[21]
    SLICE_X34Y20         LUT5 (Prop_lut5_I3_O)        0.100     6.674 r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout[21]_i_1__100/O
                         net (fo=1, routed)           0.000     6.674    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/din0[21]
    SLICE_X34Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.551     6.102    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C
                         clock pessimism              0.000     6.102    
                         clock uncertainty            0.152     6.255    
    SLICE_X34Y20         FDCE (Hold_fdce_C_D)         0.330     6.585    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.674    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.467ns (11.857%)  route 3.472ns (88.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.102ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.441     2.684    tap/dtmcs_tck
    SLICE_X40Y15         FDRE                                         r  tap/dtmcs_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.367     3.051 r  tap/dtmcs_r_reg[19]/Q
                         net (fo=7, routed)           3.472     6.523    tap/dtmcs_r_reg[33]_0[17]
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.100     6.623 r  tap/dout[1]_i_1__224/O
                         net (fo=1, routed)           0.000     6.623    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]_45
    SLICE_X39Y21         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.551     6.102    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X39Y21         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/C
                         clock pessimism              0.000     6.102    
                         clock uncertainty            0.152     6.255    
    SLICE_X39Y21         FDCE (Hold_fdce_C_D)         0.270     6.525    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.525    
                         arrival time                           6.623    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.467ns (11.831%)  route 3.480ns (88.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.107ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.440     2.683    tap/dtmcs_tck
    SLICE_X33Y13         FDRE                                         r  tap/dtmcs_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.367     3.050 r  tap/dtmcs_r_reg[17]/Q
                         net (fo=7, routed)           3.480     6.530    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1[15]
    SLICE_X32Y17         LUT5 (Prop_lut5_I1_O)        0.100     6.630 r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout[15]_i_1__103/O
                         net (fo=1, routed)           0.000     6.630    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/din0[15]
    SLICE_X32Y17         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.556     6.107    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y17         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/C
                         clock pessimism              0.000     6.107    
                         clock uncertainty            0.152     6.260    
    SLICE_X32Y17         FDCE (Hold_fdce_C_D)         0.270     6.530    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.530    
                         arrival time                           6.630    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.467ns (11.843%)  route 3.476ns (88.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.100ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.442     2.685    tap/dtmcs_tck
    SLICE_X45Y15         FDRE                                         r  tap/dtmcs_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.367     3.052 r  tap/dtmcs_r_reg[3]/Q
                         net (fo=8, routed)           3.476     6.528    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_3[1]
    SLICE_X44Y23         LUT5 (Prop_lut5_I1_O)        0.100     6.628 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_1__216/O
                         net (fo=1, routed)           0.000     6.628    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[1]
    SLICE_X44Y23         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.549     6.100    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X44Y23         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/C
                         clock pessimism              0.000     6.100    
                         clock uncertainty            0.152     6.253    
    SLICE_X44Y23         FDCE (Hold_fdce_C_D)         0.269     6.522    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.522    
                         arrival time                           6.628    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.467ns (11.769%)  route 3.501ns (88.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.111ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.440     2.683    tap/dtmcs_tck
    SLICE_X33Y13         FDRE                                         r  tap/dtmcs_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.367     3.050 r  tap/dtmcs_r_reg[8]/Q
                         net (fo=6, routed)           3.501     6.551    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1[6]
    SLICE_X35Y12         LUT5 (Prop_lut5_I1_O)        0.100     6.651 r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_1__122/O
                         net (fo=1, routed)           0.000     6.651    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/din0[6]
    SLICE_X35Y12         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.560     6.111    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X35Y12         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/C
                         clock pessimism              0.000     6.111    
                         clock uncertainty            0.152     6.264    
    SLICE_X35Y12         FDCE (Hold_fdce_C_D)         0.270     6.534    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.534    
                         arrival time                           6.651    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.467ns (11.578%)  route 3.566ns (88.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.111ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.440     2.683    tap/dtmcs_tck
    SLICE_X33Y13         FDRE                                         r  tap/dtmcs_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.367     3.050 r  tap/dtmcs_r_reg[8]/Q
                         net (fo=6, routed)           3.566     6.616    veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[6]
    SLICE_X38Y13         LUT5 (Prop_lut5_I3_O)        0.100     6.716 r  veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout[6]_i_1__120/O
                         net (fo=1, routed)           0.000     6.716    veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/din0[6]
    SLICE_X38Y13         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.560     6.111    veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X38Y13         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/C
                         clock pessimism              0.000     6.111    
                         clock uncertainty            0.152     6.264    
    SLICE_X38Y13         FDCE (Hold_fdce_C_D)         0.330     6.594    veerwolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.594    
                         arrival time                           6.716    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.518ns (13.034%)  route 3.456ns (86.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.102ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.434     2.677    tap/dtmcs_tck
    SLICE_X34Y18         FDRE                                         r  tap/dtmcs_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.418     3.095 r  tap/dtmcs_r_reg[24]/Q
                         net (fo=7, routed)           3.456     6.551    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_3[22]
    SLICE_X31Y21         LUT5 (Prop_lut5_I3_O)        0.100     6.651 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_1__98/O
                         net (fo=1, routed)           0.000     6.651    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[22]
    SLICE_X31Y21         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.551     6.102    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X31Y21         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/C
                         clock pessimism              0.000     6.102    
                         clock uncertainty            0.152     6.255    
    SLICE_X31Y21         FDCE (Hold_fdce_C_D)         0.269     6.524    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.524    
                         arrival time                           6.651    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.467ns (11.720%)  route 3.518ns (88.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.111ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.442     2.685    tap/dtmcs_tck
    SLICE_X45Y15         FDRE                                         r  tap/dtmcs_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.367     3.052 r  tap/dtmcs_r_reg[3]/Q
                         net (fo=8, routed)           3.518     6.569    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1[1]
    SLICE_X36Y13         LUT5 (Prop_lut5_I3_O)        0.100     6.669 r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_1__221/O
                         net (fo=1, routed)           0.000     6.669    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/din0[1]
    SLICE_X36Y13         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.560     6.111    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X36Y13         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/C
                         clock pessimism              0.000     6.111    
                         clock uncertainty            0.152     6.264    
    SLICE_X36Y13         FDCE (Hold_fdce_C_D)         0.270     6.534    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.534    
                         arrival time                           6.669    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.467ns (11.709%)  route 3.521ns (88.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.109ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.440     2.683    tap/dtmcs_tck
    SLICE_X33Y13         FDRE                                         r  tap/dtmcs_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.367     3.050 r  tap/dtmcs_r_reg[16]/Q
                         net (fo=8, routed)           3.521     6.571    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1[14]
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.100     6.671 r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout[14]_i_1__107/O
                         net (fo=1, routed)           0.000     6.671    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/din0[14]
    SLICE_X32Y15         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.558     6.109    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y15         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/C
                         clock pessimism              0.000     6.109    
                         clock uncertainty            0.152     6.262    
    SLICE_X32Y15         FDCE (Hold_fdce_C_D)         0.271     6.533    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.533    
                         arrival time                           6.671    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       14.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.879ns  (logic 0.642ns (34.173%)  route 1.237ns (65.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 102.676 - 100.000 ) 
    Source Clock Delay      (SCD):    6.101ns = ( 86.101 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253    82.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655    84.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.550    86.101    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y21         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.518    86.619 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/Q
                         net (fo=2, routed)           1.237    87.856    tap/Q[30]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.124    87.980 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000    87.980    tap/dtmcs[32]_i_1_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.433   102.676    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000   102.676    
                         clock uncertainty           -0.152   102.524    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)        0.079   102.603    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                        102.603    
                         arrival time                         -87.980    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.688ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.761ns  (logic 0.580ns (32.935%)  route 1.181ns (67.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 102.682 - 100.000 ) 
    Source Clock Delay      (SCD):    6.111ns = ( 86.111 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253    82.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655    84.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.560    86.111    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X37Y14         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.456    86.567 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/Q
                         net (fo=2, routed)           1.181    87.748    tap/Q[2]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    87.872 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000    87.872    tap/dtmcs[4]_i_1_n_1
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.439   102.682    tap/dtmcs_tck
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000   102.682    
                         clock uncertainty           -0.152   102.530    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.031   102.561    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        102.561    
                         arrival time                         -87.872    
  -------------------------------------------------------------------
                         slack                                 14.688    

Slack (MET) :             14.769ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.727ns  (logic 0.608ns (35.211%)  route 1.119ns (64.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 102.678 - 100.000 ) 
    Source Clock Delay      (SCD):    6.105ns = ( 86.105 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253    82.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655    84.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.554    86.105    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X44Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDCE (Prop_fdce_C_Q)         0.456    86.561 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/Q
                         net (fo=2, routed)           1.119    87.680    tap/Q[25]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.152    87.832 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000    87.832    tap/dtmcs[27]_i_1_n_1
    SLICE_X41Y21         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.435   102.678    tap/dtmcs_tck
    SLICE_X41Y21         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000   102.678    
                         clock uncertainty           -0.152   102.526    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)        0.075   102.601    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                        102.601    
                         arrival time                         -87.832    
  -------------------------------------------------------------------
                         slack                                 14.769    

Slack (MET) :             14.822ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.630ns  (logic 0.580ns (35.584%)  route 1.050ns (64.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 102.682 - 100.000 ) 
    Source Clock Delay      (SCD):    6.109ns = ( 86.109 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253    82.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655    84.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.558    86.109    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X36Y15         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456    86.565 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/Q
                         net (fo=2, routed)           1.050    87.615    tap/Q[4]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    87.739 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    87.739    tap/dtmcs[6]_i_1_n_1
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.439   102.682    tap/dtmcs_tck
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   102.682    
                         clock uncertainty           -0.152   102.530    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.032   102.562    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        102.562    
                         arrival time                         -87.739    
  -------------------------------------------------------------------
                         slack                                 14.822    

Slack (MET) :             14.841ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.658ns  (logic 0.668ns (40.294%)  route 0.990ns (59.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 102.682 - 100.000 ) 
    Source Clock Delay      (SCD):    6.106ns = ( 86.106 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253    82.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655    84.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.555    86.106    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X42Y18         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDCE (Prop_fdce_C_Q)         0.518    86.624 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/Q
                         net (fo=2, routed)           0.990    87.614    tap/Q[17]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.150    87.764 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000    87.764    tap/dtmcs[19]_i_1_n_1
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.439   102.682    tap/dtmcs_tck
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000   102.682    
                         clock uncertainty           -0.152   102.530    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.075   102.605    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                        102.605    
                         arrival time                         -87.764    
  -------------------------------------------------------------------
                         slack                                 14.841    

Slack (MET) :             14.893ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.565ns  (logic 0.642ns (41.026%)  route 0.923ns (58.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 102.682 - 100.000 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 86.103 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253    82.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655    84.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.552    86.103    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X38Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.518    86.621 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/Q
                         net (fo=2, routed)           0.923    87.544    tap/Q[18]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    87.668 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000    87.668    tap/dtmcs[20]_i_1_n_1
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.439   102.682    tap/dtmcs_tck
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000   102.682    
                         clock uncertainty           -0.152   102.530    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.031   102.561    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                        102.561    
                         arrival time                         -87.668    
  -------------------------------------------------------------------
                         slack                                 14.893    

Slack (MET) :             14.978ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.471ns  (logic 0.642ns (43.658%)  route 0.829ns (56.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 102.685 - 100.000 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 86.113 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253    82.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655    84.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.562    86.113    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X46Y14         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.518    86.631 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/Q
                         net (fo=2, routed)           0.829    87.460    tap/Q[10]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.124    87.584 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000    87.584    tap/dtmcs[12]_i_1_n_1
    SLICE_X43Y14         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.442   102.685    tap/dtmcs_tck
    SLICE_X43Y14         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000   102.685    
                         clock uncertainty           -0.152   102.533    
    SLICE_X43Y14         FDRE (Setup_fdre_C_D)        0.029   102.562    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        102.562    
                         arrival time                         -87.584    
  -------------------------------------------------------------------
                         slack                                 14.978    

Slack (MET) :             14.993ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.503ns  (logic 0.670ns (44.585%)  route 0.833ns (55.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 102.686 - 100.000 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 86.113 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253    82.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655    84.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.562    86.113    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X46Y13         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDCE (Prop_fdce_C_Q)         0.518    86.631 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/Q
                         net (fo=2, routed)           0.833    87.464    tap/Q[13]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.152    87.616 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000    87.616    tap/dtmcs[15]_i_1_n_1
    SLICE_X44Y13         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.443   102.686    tap/dtmcs_tck
    SLICE_X44Y13         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.000   102.686    
                         clock uncertainty           -0.152   102.534    
    SLICE_X44Y13         FDRE (Setup_fdre_C_D)        0.075   102.609    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        102.609    
                         arrival time                         -87.616    
  -------------------------------------------------------------------
                         slack                                 14.993    

Slack (MET) :             15.034ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.501ns  (logic 0.609ns (40.580%)  route 0.892ns (59.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 102.676 - 100.000 ) 
    Source Clock Delay      (SCD):    6.107ns = ( 86.107 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253    82.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655    84.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.556    86.107    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y17         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.456    86.563 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/Q
                         net (fo=2, routed)           0.892    87.455    tap/Q[29]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.153    87.608 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000    87.608    tap/dtmcs[31]_i_1_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.433   102.676    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000   102.676    
                         clock uncertainty           -0.152   102.524    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)        0.118   102.642    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                        102.642    
                         arrival time                         -87.608    
  -------------------------------------------------------------------
                         slack                                 15.034    

Slack (MET) :             15.034ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.421ns  (logic 0.580ns (40.827%)  route 0.841ns (59.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 102.682 - 100.000 ) 
    Source Clock Delay      (SCD):    6.104ns = ( 86.104 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253    82.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655    84.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.553    86.104    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X41Y20         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.456    86.560 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/Q
                         net (fo=2, routed)           0.841    87.401    tap/Q[16]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124    87.525 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000    87.525    tap/dtmcs[18]_i_1_n_1
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.439   102.682    tap/dtmcs_tck
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000   102.682    
                         clock uncertainty           -0.152   102.530    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.029   102.559    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                        102.559    
                         arrival time                         -87.525    
  -------------------------------------------------------------------
                         slack                                 15.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.022%)  route 0.098ns (33.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.559     1.802    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X36Y15         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.943 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/Q
                         net (fo=2, routed)           0.098     2.041    tap/Q[19]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.049     2.090 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     2.090    tap/dtmcs[21]_i_1_n_1
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.826     1.433    tap/dtmcs_tck
    SLICE_X37Y15         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000     1.433    
                         clock uncertainty            0.152     1.585    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.107     1.692    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.553     1.796    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X40Y21         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.141     1.937 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/Q
                         net (fo=2, routed)           0.097     2.034    tap/Q[24]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045     2.079 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     2.079    tap/dtmcs[26]_i_1_n_1
    SLICE_X41Y21         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X41Y21         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty            0.152     1.580    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.091     1.671    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.212ns (57.576%)  route 0.156ns (42.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.559     1.802    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y12         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDCE (Prop_fdce_C_Q)         0.164     1.966 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/Q
                         net (fo=2, routed)           0.156     2.122    tap/Q[7]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.048     2.170 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     2.170    tap/dtmcs[9]_i_1_n_1
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.826     1.433    tap/dtmcs_tck
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000     1.433    
                         clock uncertainty            0.152     1.585    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.131     1.716    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.743%)  route 0.160ns (46.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.554     1.797    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X44Y21         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDCE (Prop_fdce_C_Q)         0.141     1.938 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/Q
                         net (fo=2, routed)           0.160     2.098    tap/Q[26]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045     2.143 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     2.143    tap/dtmcs[28]_i_1_n_1
    SLICE_X41Y21         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X41Y21         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty            0.152     1.580    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.092     1.672    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.559     1.802    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X45Y16         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDCE (Prop_fdce_C_Q)         0.141     1.943 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.180     2.124    tap/Q[0]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.045     2.169 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     2.169    tap/dtmcs[2]_i_1_n_1
    SLICE_X45Y14         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.829     1.436    tap/dtmcs_tck
    SLICE_X45Y14         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000     1.436    
                         clock uncertainty            0.152     1.588    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.092     1.680    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.456%)  route 0.214ns (53.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.556     1.799    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X31Y18         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDCE (Prop_fdce_C_Q)         0.141     1.940 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]/Q
                         net (fo=2, routed)           0.214     2.155    tap/Q[20]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.045     2.200 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000     2.200    tap/dtmcs[22]_i_1_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty            0.152     1.580    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.120     1.700    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.184ns (43.934%)  route 0.235ns (56.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.559     1.802    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y14         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.141     1.943 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/Q
                         net (fo=2, routed)           0.235     2.178    tap/Q[15]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.043     2.221 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     2.221    tap/dtmcs[17]_i_1_n_1
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.826     1.433    tap/dtmcs_tck
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000     1.433    
                         clock uncertainty            0.152     1.585    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.131     1.716    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.809%)  route 0.236ns (56.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.556     1.799    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y18         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.141     1.940 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/Q
                         net (fo=2, routed)           0.236     2.176    tap/Q[21]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.043     2.219 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000     2.219    tap/dtmcs[23]_i_1_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty            0.152     1.580    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.131     1.711    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.210ns (52.464%)  route 0.190ns (47.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.560     1.803    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X46Y14         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.164     1.967 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/Q
                         net (fo=2, routed)           0.190     2.157    tap/Q[9]
    SLICE_X45Y14         LUT3 (Prop_lut3_I0_O)        0.046     2.203 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     2.203    tap/dtmcs[11]_i_1_n_1
    SLICE_X45Y14         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.829     1.436    tap/dtmcs_tck
    SLICE_X45Y14         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000     1.436    
                         clock uncertainty            0.152     1.588    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.107     1.695    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.266%)  route 0.221ns (54.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.559     1.802    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X43Y15         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.141     1.943 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/Q
                         net (fo=2, routed)           0.221     2.164    tap/Q[11]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.042     2.206 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     2.206    tap/dtmcs[13]_i_1_n_1
    SLICE_X43Y14         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.828     1.435    tap/dtmcs_tck
    SLICE_X43Y14         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.435    
                         clock uncertainty            0.152     1.587    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.107     1.694    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.512    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       55.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.937ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[12]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.186ns  (logic 0.608ns (2.622%)  route 22.578ns (97.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 85.761 - 80.000 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.638     6.189    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     6.645 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        3.278     9.924    clk_gen/rst_core
    SLICE_X49Y14         LUT2 (Prop_lut2_I0_O)        0.152    10.076 f  clk_gen/dout[9]_i_2__42/O
                         net (fo=6426, routed)       19.299    29.375    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X11Y51         FDCE                                         f  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.442    85.761    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X11Y51         FDCE                                         r  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[12]/C
                         clock pessimism              0.232    85.993    
                         clock uncertainty           -0.074    85.919    
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.607    85.312    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         85.312    
                         arrival time                         -29.375    
  -------------------------------------------------------------------
                         slack                                 55.937    

Slack (MET) :             55.937ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.186ns  (logic 0.608ns (2.622%)  route 22.578ns (97.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 85.761 - 80.000 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.638     6.189    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     6.645 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        3.278     9.924    clk_gen/rst_core
    SLICE_X49Y14         LUT2 (Prop_lut2_I0_O)        0.152    10.076 f  clk_gen/dout[9]_i_2__42/O
                         net (fo=6426, routed)       19.299    29.375    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X11Y51         FDCE                                         f  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.442    85.761    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X11Y51         FDCE                                         r  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C
                         clock pessimism              0.232    85.993    
                         clock uncertainty           -0.074    85.919    
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.607    85.312    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         85.312    
                         arrival time                         -29.375    
  -------------------------------------------------------------------
                         slack                                 55.937    

Slack (MET) :             55.937ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.186ns  (logic 0.608ns (2.622%)  route 22.578ns (97.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 85.761 - 80.000 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.638     6.189    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     6.645 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        3.278     9.924    clk_gen/rst_core
    SLICE_X49Y14         LUT2 (Prop_lut2_I0_O)        0.152    10.076 f  clk_gen/dout[9]_i_2__42/O
                         net (fo=6426, routed)       19.299    29.375    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X11Y51         FDCE                                         f  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.442    85.761    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X11Y51         FDCE                                         r  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
                         clock pessimism              0.232    85.993    
                         clock uncertainty           -0.074    85.919    
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.607    85.312    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         85.312    
                         arrival time                         -29.375    
  -------------------------------------------------------------------
                         slack                                 55.937    

Slack (MET) :             55.937ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.186ns  (logic 0.608ns (2.622%)  route 22.578ns (97.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 85.761 - 80.000 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.638     6.189    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     6.645 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        3.278     9.924    clk_gen/rst_core
    SLICE_X49Y14         LUT2 (Prop_lut2_I0_O)        0.152    10.076 f  clk_gen/dout[9]_i_2__42/O
                         net (fo=6426, routed)       19.299    29.375    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X11Y51         FDCE                                         f  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.442    85.761    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X11Y51         FDCE                                         r  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[5]/C
                         clock pessimism              0.232    85.993    
                         clock uncertainty           -0.074    85.919    
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.607    85.312    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         85.312    
                         arrival time                         -29.375    
  -------------------------------------------------------------------
                         slack                                 55.937    

Slack (MET) :             55.981ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.186ns  (logic 0.608ns (2.622%)  route 22.578ns (97.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 85.761 - 80.000 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.638     6.189    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     6.645 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        3.278     9.924    clk_gen/rst_core
    SLICE_X49Y14         LUT2 (Prop_lut2_I0_O)        0.152    10.076 f  clk_gen/dout[9]_i_2__42/O
                         net (fo=6426, routed)       19.299    29.375    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[33]_0
    SLICE_X10Y51         FDCE                                         f  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.442    85.761    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X10Y51         FDCE                                         r  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
                         clock pessimism              0.232    85.993    
                         clock uncertainty           -0.074    85.919    
    SLICE_X10Y51         FDCE (Recov_fdce_C_CLR)     -0.563    85.356    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         85.356    
                         arrival time                         -29.375    
  -------------------------------------------------------------------
                         slack                                 55.981    

Slack (MET) :             56.023ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.186ns  (logic 0.608ns (2.622%)  route 22.578ns (97.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 85.761 - 80.000 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.638     6.189    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     6.645 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        3.278     9.924    clk_gen/rst_core
    SLICE_X49Y14         LUT2 (Prop_lut2_I0_O)        0.152    10.076 f  clk_gen/dout[9]_i_2__42/O
                         net (fo=6426, routed)       19.299    29.375    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[33]_0
    SLICE_X10Y51         FDCE                                         f  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.442    85.761    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X10Y51         FDCE                                         r  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[24]/C
                         clock pessimism              0.232    85.993    
                         clock uncertainty           -0.074    85.919    
    SLICE_X10Y51         FDCE (Recov_fdce_C_CLR)     -0.521    85.398    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         85.398    
                         arrival time                         -29.375    
  -------------------------------------------------------------------
                         slack                                 56.023    

Slack (MET) :             56.092ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[11]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.031ns  (logic 0.608ns (2.640%)  route 22.423ns (97.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 85.761 - 80.000 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.638     6.189    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     6.645 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        3.278     9.924    clk_gen/rst_core
    SLICE_X49Y14         LUT2 (Prop_lut2_I0_O)        0.152    10.076 f  clk_gen/dout[9]_i_2__42/O
                         net (fo=6426, routed)       19.145    29.220    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X11Y52         FDCE                                         f  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.442    85.761    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X11Y52         FDCE                                         r  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C
                         clock pessimism              0.232    85.993    
                         clock uncertainty           -0.074    85.919    
    SLICE_X11Y52         FDCE (Recov_fdce_C_CLR)     -0.607    85.312    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         85.312    
                         arrival time                         -29.220    
  -------------------------------------------------------------------
                         slack                                 56.092    

Slack (MET) :             56.092ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.031ns  (logic 0.608ns (2.640%)  route 22.423ns (97.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 85.761 - 80.000 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.638     6.189    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     6.645 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        3.278     9.924    clk_gen/rst_core
    SLICE_X49Y14         LUT2 (Prop_lut2_I0_O)        0.152    10.076 f  clk_gen/dout[9]_i_2__42/O
                         net (fo=6426, routed)       19.145    29.220    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X11Y52         FDCE                                         f  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.442    85.761    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X11Y52         FDCE                                         r  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[13]/C
                         clock pessimism              0.232    85.993    
                         clock uncertainty           -0.074    85.919    
    SLICE_X11Y52         FDCE (Recov_fdce_C_CLR)     -0.607    85.312    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         85.312    
                         arrival time                         -29.220    
  -------------------------------------------------------------------
                         slack                                 56.092    

Slack (MET) :             56.092ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[14]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.031ns  (logic 0.608ns (2.640%)  route 22.423ns (97.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 85.761 - 80.000 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.638     6.189    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     6.645 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        3.278     9.924    clk_gen/rst_core
    SLICE_X49Y14         LUT2 (Prop_lut2_I0_O)        0.152    10.076 f  clk_gen/dout[9]_i_2__42/O
                         net (fo=6426, routed)       19.145    29.220    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X11Y52         FDCE                                         f  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.442    85.761    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X11Y52         FDCE                                         r  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[14]/C
                         clock pessimism              0.232    85.993    
                         clock uncertainty           -0.074    85.919    
    SLICE_X11Y52         FDCE (Recov_fdce_C_CLR)     -0.607    85.312    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         85.312    
                         arrival time                         -29.220    
  -------------------------------------------------------------------
                         slack                                 56.092    

Slack (MET) :             56.092ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        23.031ns  (logic 0.608ns (2.640%)  route 22.423ns (97.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 85.761 - 80.000 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.638     6.189    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     6.645 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        3.278     9.924    clk_gen/rst_core
    SLICE_X49Y14         LUT2 (Prop_lut2_I0_O)        0.152    10.076 f  clk_gen/dout[9]_i_2__42/O
                         net (fo=6426, routed)       19.145    29.220    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X11Y52         FDCE                                         f  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181    82.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576    84.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.442    85.761    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X11Y52         FDCE                                         r  veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[9]/C
                         clock pessimism              0.232    85.993    
                         clock uncertainty           -0.074    85.919    
    SLICE_X11Y52         FDCE (Recov_fdce_C_CLR)     -0.607    85.312    veerwolf/rvtop/veer/exu/i_mul/i_b_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         85.312    
                         arrival time                         -29.220    
  -------------------------------------------------------------------
                         slack                                 56.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][15]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.358%)  route 0.339ns (70.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.595     1.838    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.979 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        0.339     2.318    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X54Y46         FDCE                                         f  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.837     2.359    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X54Y46         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][15]/C
                         clock pessimism             -0.513     1.846    
    SLICE_X54Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.779    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][15]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][7]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.358%)  route 0.339ns (70.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.595     1.838    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.979 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        0.339     2.318    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X54Y46         FDCE                                         f  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.837     2.359    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X54Y46         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][7]/C
                         clock pessimism             -0.513     1.846    
    SLICE_X54Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.779    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][7]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][8]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.358%)  route 0.339ns (70.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.595     1.838    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.979 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        0.339     2.318    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X54Y46         FDCE                                         f  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.837     2.359    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X54Y46         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][8]/C
                         clock pessimism             -0.513     1.846    
    SLICE_X54Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.779    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][8]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.358%)  route 0.339ns (70.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.595     1.838    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.979 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        0.339     2.318    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X54Y46         FDCE                                         f  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.837     2.359    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X54Y46         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][0]/C
                         clock pessimism             -0.513     1.846    
    SLICE_X54Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.779    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][0]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.358%)  route 0.339ns (70.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.595     1.838    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.979 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        0.339     2.318    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X54Y46         FDCE                                         f  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.837     2.359    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X54Y46         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]/C
                         clock pessimism             -0.513     1.846    
    SLICE_X54Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.779    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.358%)  route 0.339ns (70.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.595     1.838    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.979 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        0.339     2.318    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X54Y46         FDCE                                         f  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.837     2.359    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X54Y46         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][2]/C
                         clock pessimism             -0.513     1.846    
    SLICE_X54Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.779    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][2]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][10]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.274%)  route 0.554ns (79.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.595     1.838    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.979 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        0.554     2.534    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X51Y50         FDCE                                         f  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.835     2.358    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X51Y50         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][10]/C
                         clock pessimism             -0.279     2.079    
    SLICE_X51Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.987    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][10]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][11]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.274%)  route 0.554ns (79.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.595     1.838    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.979 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        0.554     2.534    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X51Y50         FDCE                                         f  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.835     2.358    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X51Y50         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][11]/C
                         clock pessimism             -0.279     2.079    
    SLICE_X51Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.987    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][11]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][12]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.274%)  route 0.554ns (79.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.595     1.838    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.979 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        0.554     2.534    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X51Y50         FDCE                                         f  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.835     2.358    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X51Y50         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][12]/C
                         clock pessimism             -0.279     2.079    
    SLICE_X51Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.987    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][12]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][13]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.274%)  route 0.554ns (79.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.595     1.838    clk_gen/clk_core_BUFG
    SLICE_X65Y45         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.979 f  clk_gen/o_rst_core_reg/Q
                         net (fo=1933, routed)        0.554     2.534    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/rst_core
    SLICE_X51Y50         FDCE                                         f  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.835     2.358    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X51Y50         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][13]/C
                         clock pessimism             -0.279     2.079    
    SLICE_X51Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.987    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][13]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.547    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_core
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 veerwolf/uart16550_0/regs/mcr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.310ns  (logic 4.291ns (41.618%)  route 6.019ns (58.382%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.565     6.116    veerwolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X12Y12         FDCE                                         r  veerwolf/uart16550_0/regs/mcr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDCE (Prop_fdce_C_Q)         0.478     6.594 r  veerwolf/uart16550_0/regs/mcr_reg[4]/Q
                         net (fo=11, routed)          1.307     7.901    veerwolf/uart16550_0/regs/transmitter/o_uart_tx_0[0]
    SLICE_X2Y11          LUT3 (Prop_lut3_I0_O)        0.295     8.196 r  veerwolf/uart16550_0/regs/transmitter/o_uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.712    12.908    o_uart_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    16.426 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    16.426    o_uart_tx
    A18                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.349ns  (logic 4.476ns (47.872%)  route 4.873ns (52.128%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.571     6.122    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/clk_core_BUFG
    SLICE_X51Y5          FDCE                                         r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.456     6.578 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/Q
                         net (fo=9, routed)           1.013     7.591    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/SEL[0]
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.715 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.320     9.035    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/sel0[3]
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.153     9.188 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.541    11.729    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.743    15.471 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    15.471    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            o_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.331ns  (logic 4.039ns (43.293%)  route 5.291ns (56.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.566     6.117    clk_core_BUFG
    SLICE_X42Y6          FDRE                                         r  o_led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     6.635 r  o_led_reg[15]/Q
                         net (fo=1, routed)           5.291    11.926    o_led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.448 r  o_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.448    o_led[15]
    L1                                                                r  o_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.124ns  (logic 4.215ns (46.196%)  route 4.909ns (53.804%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.571     6.122    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/clk_core_BUFG
    SLICE_X51Y5          FDCE                                         r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.456     6.578 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/Q
                         net (fo=9, routed)           1.013     7.591    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/SEL[0]
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.715 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.136     8.851    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/sel0[3]
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124     8.975 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.760    11.735    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.246 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    15.246    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 4.239ns (46.505%)  route 4.876ns (53.495%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.571     6.122    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/clk_core_BUFG
    SLICE_X51Y5          FDCE                                         r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.456     6.578 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/Q
                         net (fo=9, routed)           1.013     7.591    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/SEL[0]
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.715 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.320     9.035    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/sel0[3]
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124     9.159 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.544    11.703    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.238 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    15.238    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.969ns  (logic 4.450ns (49.616%)  route 4.519ns (50.384%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.571     6.122    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/clk_core_BUFG
    SLICE_X51Y5          FDCE                                         r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.456     6.578 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/Q
                         net (fo=9, routed)           1.013     7.591    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/SEL[0]
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.715 f  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.136     8.851    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/sel0[3]
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.146     8.997 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.370    11.367    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.724    15.091 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    15.091    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.938ns  (logic 4.487ns (50.209%)  route 4.450ns (49.791%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.571     6.122    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/clk_core_BUFG
    SLICE_X51Y5          FDCE                                         r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.456     6.578 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/Q
                         net (fo=9, routed)           1.013     7.591    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/SEL[0]
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.715 f  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.128     8.843    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/sel0[3]
    SLICE_X54Y3          LUT4 (Prop_lut4_I3_O)        0.152     8.995 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.309    11.304    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.755    15.060 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    15.060    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.924ns  (logic 4.233ns (47.436%)  route 4.691ns (52.564%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.571     6.122    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/clk_core_BUFG
    SLICE_X51Y5          FDCE                                         r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.456     6.578 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/Q
                         net (fo=9, routed)           1.013     7.591    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/SEL[0]
    SLICE_X49Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.715 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.128     8.843    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/sel0[3]
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124     8.967 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.550    11.517    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.046 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    15.046    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.761ns  (logic 4.208ns (48.037%)  route 4.552ns (51.963%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.571     6.122    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/clk_core_BUFG
    SLICE_X51Y5          FDCE                                         r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.456     6.578 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/counter_q_reg[16]/Q
                         net (fo=9, routed)           0.856     7.434    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/SEL[0]
    SLICE_X50Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.558 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.207     8.765    veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/sel0[0]
    SLICE_X54Y3          LUT4 (Prop_lut4_I3_O)        0.124     8.889 r  veerwolf/syscon/SegDispl_Ctr/counter18/i_counter/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.489    11.379    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.883 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    14.883    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            o_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.719ns  (logic 4.167ns (47.792%)  route 4.552ns (52.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.655     4.455    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.566     6.117    clk_core_BUFG
    SLICE_X42Y6          FDRE                                         r  o_led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.478     6.595 r  o_led_reg[12]/Q
                         net (fo=1, routed)           4.552    11.147    o_led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.689    14.837 r  o_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.837    o_led[12]
    P3                                                                r  o_led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.370ns (74.457%)  route 0.470ns (25.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.567     1.810    clk_core_BUFG
    SLICE_X8Y2           FDRE                                         r  o_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.974 r  o_led_reg[0]/Q
                         net (fo=1, routed)           0.470     2.444    o_led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.650 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.650    o_led[0]
    U16                                                               r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            o_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.366ns (74.072%)  route 0.478ns (25.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.567     1.810    clk_core_BUFG
    SLICE_X8Y1           FDRE                                         r  o_led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     1.974 r  o_led_reg[7]/Q
                         net (fo=1, routed)           0.478     2.452    o_led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.654 r  o_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.654    o_led[7]
    V14                                                               r  o_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            o_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.371ns (74.149%)  route 0.478ns (25.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.567     1.810    clk_core_BUFG
    SLICE_X8Y0           FDRE                                         r  o_led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164     1.974 r  o_led_reg[6]/Q
                         net (fo=1, routed)           0.478     2.452    o_led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.660 r  o_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.660    o_led[6]
    U14                                                               r  o_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            o_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.380ns (73.114%)  route 0.507ns (26.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.567     1.810    clk_core_BUFG
    SLICE_X8Y2           FDRE                                         r  o_led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.974 r  o_led_reg[5]/Q
                         net (fo=1, routed)           0.507     2.481    o_led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.697 r  o_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.697    o_led[5]
    U15                                                               r  o_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/ext_pad_o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.379ns (71.363%)  route 0.553ns (28.637%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.566     1.809    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X14Y5          FDCE                                         r  veerwolf/gpio_module/ext_pad_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDCE (Prop_fdce_C_Q)         0.164     1.973 r  veerwolf/gpio_module/ext_pad_o_reg[23]/Q
                         net (fo=1, routed)           0.553     2.526    i_sw_IOBUF[7]_inst/I
    W13                  OBUFT (Prop_obuft_I_O)       1.215     3.741 r  i_sw_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.741    i_sw[7]
    W13                                                               r  i_sw[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            o_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.366ns (67.715%)  route 0.651ns (32.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.565     1.808    clk_core_BUFG
    SLICE_X8Y7           FDRE                                         r  o_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.972 r  o_led_reg[2]/Q
                         net (fo=1, routed)           0.651     2.623    o_led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.826 r  o_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.826    o_led[2]
    U19                                                               r  o_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            o_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.374ns (67.268%)  route 0.669ns (32.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.567     1.810    clk_core_BUFG
    SLICE_X8Y2           FDRE                                         r  o_led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.974 r  o_led_reg[3]/Q
                         net (fo=1, routed)           0.669     2.643    o_led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.853 r  o_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.853    o_led[3]
    V19                                                               r  o_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            o_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.374ns (66.500%)  route 0.692ns (33.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.567     1.810    clk_core_BUFG
    SLICE_X8Y2           FDRE                                         r  o_led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.974 r  o_led_reg[4]/Q
                         net (fo=1, routed)           0.692     2.666    o_led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.876 r  o_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.876    o_led[4]
    W18                                                               r  o_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 0.965ns (45.628%)  route 1.150ns (54.372%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.562     1.805    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X41Y8          FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.946 r  veerwolf/gpio_module/rgpio_oe_reg[22]/Q
                         net (fo=2, routed)           1.150     3.096    i_sw_IOBUF[6]_inst/T
    W14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.920 r  i_sw_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.920    i_sw[6]
    W14                                                               r  i_sw[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 0.965ns (45.501%)  route 1.156ns (54.499%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.501     1.218    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.562     1.805    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X41Y7          FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.946 r  veerwolf/gpio_module/rgpio_oe_reg[18]/Q
                         net (fo=2, routed)           1.156     3.102    i_sw_IOBUF[2]_inst/T
    W16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.926 r  i_sw_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.926    i_sw[2]
    W16                                                               r  i_sw[2] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.711    clk_gen/clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.799 f  clk_gen/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.813    clk_gen/clkfb
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_gen/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/clk_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    clk_gen/clkfb
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_gen/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_core

Max Delay         13762 Endpoints
Min Delay         13762 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.053ns  (logic 12.346ns (30.824%)  route 27.707ns (69.175%))
  Logic Levels:           46  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_38
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.190     4.831    veerwolf/rvtop/veer/exu/p_1_in[21]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.955 r  veerwolf/rvtop/veer/exu/prod_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.955    veerwolf/rvtop/veer/exu/i_mul/dout[20]_i_2__6[1]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.505 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.505    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0_n_1
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.619    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.733    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2_n_1
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.847    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3_n_1
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.961    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4_n_1
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.075    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.189    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6_n_1
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.303    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7_n_1
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.525 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__8/O[0]
                         net (fo=1, routed)           1.156     7.681    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[23]_1[0]
    SLICE_X6Y44          LUT5 (Prop_lut5_I2_O)        0.299     7.980 r  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout[20]_i_2__6/O
                         net (fo=3, routed)           0.899     8.879    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/exu_i0_result_x[20]
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.152     9.031 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout[20]_i_2__5/O
                         net (fo=4, routed)           1.188    10.219    veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/dout_reg[20]_2
    SLICE_X12Y51         LUT6 (Prop_lut6_I0_O)        0.332    10.551 r  veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/i___47_i_1/O
                         net (fo=10, routed)          1.232    11.784    veerwolf/rvtop/veer/exu/dout[31]_i_16__6_0
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.908 r  veerwolf/rvtop/veer/exu/i___47/O
                         net (fo=1, routed)           0.000    11.908    veerwolf/rvtop/veer/exu/i___47_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.421 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.421    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.538    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.853 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    13.729    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    14.036 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    14.703    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.827 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    15.510    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.634 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    16.200    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    16.320 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    18.904    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    19.231 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    19.673    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    19.797 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    20.726    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    20.846 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    21.368    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    21.695 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    22.350    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    22.474 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    22.474    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    22.686 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    23.138    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    23.437 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    23.595    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.719 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    24.197    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    24.321 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    25.993    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    26.839    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    26.963 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    28.057    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    28.181 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    29.333    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    29.485 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    29.981    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    30.307 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    30.758    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    30.882 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    31.406    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.530 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    32.003    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    32.127 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    32.623    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.747 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    34.079    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    34.203 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    34.203    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.716 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.716    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.833 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.833    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.990 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    35.887    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    36.219 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    37.021    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    37.137 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.916    40.053    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WE
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576     4.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443     5.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WCLK
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_A/CLK

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.053ns  (logic 12.346ns (30.824%)  route 27.707ns (69.175%))
  Logic Levels:           46  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_38
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.190     4.831    veerwolf/rvtop/veer/exu/p_1_in[21]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.955 r  veerwolf/rvtop/veer/exu/prod_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.955    veerwolf/rvtop/veer/exu/i_mul/dout[20]_i_2__6[1]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.505 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.505    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0_n_1
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.619    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.733    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2_n_1
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.847    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3_n_1
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.961    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4_n_1
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.075    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.189    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6_n_1
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.303    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7_n_1
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.525 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__8/O[0]
                         net (fo=1, routed)           1.156     7.681    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[23]_1[0]
    SLICE_X6Y44          LUT5 (Prop_lut5_I2_O)        0.299     7.980 r  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout[20]_i_2__6/O
                         net (fo=3, routed)           0.899     8.879    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/exu_i0_result_x[20]
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.152     9.031 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout[20]_i_2__5/O
                         net (fo=4, routed)           1.188    10.219    veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/dout_reg[20]_2
    SLICE_X12Y51         LUT6 (Prop_lut6_I0_O)        0.332    10.551 r  veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/i___47_i_1/O
                         net (fo=10, routed)          1.232    11.784    veerwolf/rvtop/veer/exu/dout[31]_i_16__6_0
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.908 r  veerwolf/rvtop/veer/exu/i___47/O
                         net (fo=1, routed)           0.000    11.908    veerwolf/rvtop/veer/exu/i___47_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.421 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.421    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.538    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.853 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    13.729    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    14.036 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    14.703    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.827 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    15.510    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.634 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    16.200    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    16.320 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    18.904    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    19.231 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    19.673    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    19.797 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    20.726    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    20.846 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    21.368    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    21.695 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    22.350    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    22.474 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    22.474    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    22.686 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    23.138    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    23.437 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    23.595    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.719 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    24.197    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    24.321 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    25.993    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    26.839    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    26.963 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    28.057    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    28.181 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    29.333    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    29.485 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    29.981    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    30.307 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    30.758    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    30.882 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    31.406    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.530 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    32.003    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    32.127 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    32.623    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.747 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    34.079    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    34.203 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    34.203    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.716 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.716    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.833 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.833    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.990 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    35.887    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    36.219 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    37.021    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    37.137 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.916    40.053    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WE
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576     4.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443     5.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WCLK
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_B/CLK

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.053ns  (logic 12.346ns (30.824%)  route 27.707ns (69.175%))
  Logic Levels:           46  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_38
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.190     4.831    veerwolf/rvtop/veer/exu/p_1_in[21]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.955 r  veerwolf/rvtop/veer/exu/prod_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.955    veerwolf/rvtop/veer/exu/i_mul/dout[20]_i_2__6[1]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.505 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.505    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0_n_1
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.619    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.733    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2_n_1
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.847    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3_n_1
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.961    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4_n_1
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.075    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.189    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6_n_1
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.303    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7_n_1
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.525 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__8/O[0]
                         net (fo=1, routed)           1.156     7.681    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[23]_1[0]
    SLICE_X6Y44          LUT5 (Prop_lut5_I2_O)        0.299     7.980 r  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout[20]_i_2__6/O
                         net (fo=3, routed)           0.899     8.879    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/exu_i0_result_x[20]
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.152     9.031 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout[20]_i_2__5/O
                         net (fo=4, routed)           1.188    10.219    veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/dout_reg[20]_2
    SLICE_X12Y51         LUT6 (Prop_lut6_I0_O)        0.332    10.551 r  veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/i___47_i_1/O
                         net (fo=10, routed)          1.232    11.784    veerwolf/rvtop/veer/exu/dout[31]_i_16__6_0
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.908 r  veerwolf/rvtop/veer/exu/i___47/O
                         net (fo=1, routed)           0.000    11.908    veerwolf/rvtop/veer/exu/i___47_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.421 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.421    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.538    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.853 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    13.729    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    14.036 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    14.703    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.827 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    15.510    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.634 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    16.200    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    16.320 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    18.904    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    19.231 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    19.673    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    19.797 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    20.726    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    20.846 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    21.368    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    21.695 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    22.350    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    22.474 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    22.474    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    22.686 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    23.138    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    23.437 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    23.595    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.719 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    24.197    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    24.321 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    25.993    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    26.839    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    26.963 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    28.057    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    28.181 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    29.333    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    29.485 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    29.981    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    30.307 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    30.758    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    30.882 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    31.406    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.530 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    32.003    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    32.127 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    32.623    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.747 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    34.079    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    34.203 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    34.203    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.716 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.716    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.833 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.833    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.990 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    35.887    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    36.219 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    37.021    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    37.137 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.916    40.053    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WE
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576     4.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443     5.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WCLK
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_C/CLK

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.053ns  (logic 12.346ns (30.824%)  route 27.707ns (69.175%))
  Logic Levels:           46  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_38
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.190     4.831    veerwolf/rvtop/veer/exu/p_1_in[21]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.955 r  veerwolf/rvtop/veer/exu/prod_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.955    veerwolf/rvtop/veer/exu/i_mul/dout[20]_i_2__6[1]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.505 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.505    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0_n_1
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.619    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.733    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2_n_1
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.847    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3_n_1
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.961    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4_n_1
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.075    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.189    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6_n_1
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.303    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7_n_1
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.525 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__8/O[0]
                         net (fo=1, routed)           1.156     7.681    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[23]_1[0]
    SLICE_X6Y44          LUT5 (Prop_lut5_I2_O)        0.299     7.980 r  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout[20]_i_2__6/O
                         net (fo=3, routed)           0.899     8.879    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/exu_i0_result_x[20]
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.152     9.031 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout[20]_i_2__5/O
                         net (fo=4, routed)           1.188    10.219    veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/dout_reg[20]_2
    SLICE_X12Y51         LUT6 (Prop_lut6_I0_O)        0.332    10.551 r  veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/i___47_i_1/O
                         net (fo=10, routed)          1.232    11.784    veerwolf/rvtop/veer/exu/dout[31]_i_16__6_0
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.908 r  veerwolf/rvtop/veer/exu/i___47/O
                         net (fo=1, routed)           0.000    11.908    veerwolf/rvtop/veer/exu/i___47_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.421 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.421    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.538    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.853 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    13.729    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    14.036 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    14.703    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.827 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    15.510    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.634 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    16.200    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    16.320 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    18.904    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    19.231 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    19.673    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    19.797 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    20.726    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    20.846 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    21.368    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    21.695 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    22.350    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    22.474 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    22.474    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    22.686 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    23.138    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    23.437 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    23.595    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.719 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    24.197    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    24.321 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    25.993    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    26.839    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    26.963 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    28.057    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    28.181 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    29.333    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    29.485 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    29.981    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    30.307 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    30.758    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    30.882 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    31.406    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.530 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    32.003    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    32.127 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    32.623    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.747 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    34.079    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    34.203 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    34.203    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.716 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.716    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.833 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.833    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.990 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    35.887    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    36.219 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    37.021    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    37.137 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.916    40.053    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WE
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576     4.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443     5.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/WCLK
    SLICE_X52Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_40_40/RAMS64E_D/CLK

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.032ns  (logic 12.346ns (30.840%)  route 27.686ns (69.160%))
  Logic Levels:           46  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_38
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.190     4.831    veerwolf/rvtop/veer/exu/p_1_in[21]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.955 r  veerwolf/rvtop/veer/exu/prod_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.955    veerwolf/rvtop/veer/exu/i_mul/dout[20]_i_2__6[1]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.505 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.505    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0_n_1
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.619    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.733    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2_n_1
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.847    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3_n_1
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.961    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4_n_1
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.075    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.189    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6_n_1
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.303    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7_n_1
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.525 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__8/O[0]
                         net (fo=1, routed)           1.156     7.681    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[23]_1[0]
    SLICE_X6Y44          LUT5 (Prop_lut5_I2_O)        0.299     7.980 r  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout[20]_i_2__6/O
                         net (fo=3, routed)           0.899     8.879    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/exu_i0_result_x[20]
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.152     9.031 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout[20]_i_2__5/O
                         net (fo=4, routed)           1.188    10.219    veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/dout_reg[20]_2
    SLICE_X12Y51         LUT6 (Prop_lut6_I0_O)        0.332    10.551 r  veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/i___47_i_1/O
                         net (fo=10, routed)          1.232    11.784    veerwolf/rvtop/veer/exu/dout[31]_i_16__6_0
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.908 r  veerwolf/rvtop/veer/exu/i___47/O
                         net (fo=1, routed)           0.000    11.908    veerwolf/rvtop/veer/exu/i___47_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.421 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.421    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.538    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.853 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    13.729    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    14.036 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    14.703    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.827 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    15.510    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.634 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    16.200    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    16.320 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    18.904    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    19.231 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    19.673    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    19.797 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    20.726    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    20.846 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    21.368    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    21.695 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    22.350    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    22.474 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    22.474    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    22.686 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    23.138    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    23.437 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    23.595    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.719 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    24.197    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    24.321 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    25.993    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    26.839    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    26.963 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    28.057    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    28.181 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    29.333    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    29.485 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    29.981    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    30.307 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    30.758    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    30.882 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    31.406    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.530 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    32.003    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    32.127 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    32.623    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.747 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    34.079    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    34.203 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    34.203    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.716 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.716    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.833 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.833    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.990 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    35.887    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    36.219 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    37.021    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    37.137 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.895    40.032    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WE
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576     4.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443     5.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WCLK
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_A/CLK

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.032ns  (logic 12.346ns (30.840%)  route 27.686ns (69.160%))
  Logic Levels:           46  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_38
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.190     4.831    veerwolf/rvtop/veer/exu/p_1_in[21]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.955 r  veerwolf/rvtop/veer/exu/prod_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.955    veerwolf/rvtop/veer/exu/i_mul/dout[20]_i_2__6[1]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.505 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.505    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0_n_1
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.619    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.733    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2_n_1
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.847    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3_n_1
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.961    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4_n_1
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.075    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.189    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6_n_1
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.303    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7_n_1
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.525 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__8/O[0]
                         net (fo=1, routed)           1.156     7.681    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[23]_1[0]
    SLICE_X6Y44          LUT5 (Prop_lut5_I2_O)        0.299     7.980 r  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout[20]_i_2__6/O
                         net (fo=3, routed)           0.899     8.879    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/exu_i0_result_x[20]
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.152     9.031 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout[20]_i_2__5/O
                         net (fo=4, routed)           1.188    10.219    veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/dout_reg[20]_2
    SLICE_X12Y51         LUT6 (Prop_lut6_I0_O)        0.332    10.551 r  veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/i___47_i_1/O
                         net (fo=10, routed)          1.232    11.784    veerwolf/rvtop/veer/exu/dout[31]_i_16__6_0
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.908 r  veerwolf/rvtop/veer/exu/i___47/O
                         net (fo=1, routed)           0.000    11.908    veerwolf/rvtop/veer/exu/i___47_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.421 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.421    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.538    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.853 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    13.729    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    14.036 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    14.703    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.827 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    15.510    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.634 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    16.200    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    16.320 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    18.904    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    19.231 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    19.673    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    19.797 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    20.726    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    20.846 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    21.368    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    21.695 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    22.350    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    22.474 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    22.474    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    22.686 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    23.138    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    23.437 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    23.595    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.719 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    24.197    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    24.321 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    25.993    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    26.839    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    26.963 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    28.057    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    28.181 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    29.333    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    29.485 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    29.981    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    30.307 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    30.758    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    30.882 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    31.406    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.530 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    32.003    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    32.127 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    32.623    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.747 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    34.079    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    34.203 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    34.203    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.716 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.716    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.833 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.833    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.990 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    35.887    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    36.219 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    37.021    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    37.137 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.895    40.032    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WE
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576     4.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443     5.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WCLK
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_B/CLK

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.032ns  (logic 12.346ns (30.840%)  route 27.686ns (69.160%))
  Logic Levels:           46  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_38
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.190     4.831    veerwolf/rvtop/veer/exu/p_1_in[21]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.955 r  veerwolf/rvtop/veer/exu/prod_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.955    veerwolf/rvtop/veer/exu/i_mul/dout[20]_i_2__6[1]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.505 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.505    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0_n_1
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.619    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.733    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2_n_1
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.847    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3_n_1
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.961    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4_n_1
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.075    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.189    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6_n_1
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.303    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7_n_1
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.525 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__8/O[0]
                         net (fo=1, routed)           1.156     7.681    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[23]_1[0]
    SLICE_X6Y44          LUT5 (Prop_lut5_I2_O)        0.299     7.980 r  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout[20]_i_2__6/O
                         net (fo=3, routed)           0.899     8.879    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/exu_i0_result_x[20]
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.152     9.031 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout[20]_i_2__5/O
                         net (fo=4, routed)           1.188    10.219    veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/dout_reg[20]_2
    SLICE_X12Y51         LUT6 (Prop_lut6_I0_O)        0.332    10.551 r  veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/i___47_i_1/O
                         net (fo=10, routed)          1.232    11.784    veerwolf/rvtop/veer/exu/dout[31]_i_16__6_0
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.908 r  veerwolf/rvtop/veer/exu/i___47/O
                         net (fo=1, routed)           0.000    11.908    veerwolf/rvtop/veer/exu/i___47_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.421 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.421    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.538    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.853 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    13.729    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    14.036 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    14.703    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.827 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    15.510    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.634 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    16.200    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    16.320 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    18.904    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    19.231 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    19.673    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    19.797 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    20.726    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    20.846 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    21.368    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    21.695 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    22.350    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    22.474 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    22.474    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    22.686 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    23.138    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    23.437 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    23.595    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.719 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    24.197    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    24.321 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    25.993    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    26.839    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    26.963 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    28.057    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    28.181 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    29.333    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    29.485 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    29.981    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    30.307 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    30.758    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    30.882 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    31.406    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.530 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    32.003    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    32.127 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    32.623    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.747 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    34.079    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    34.203 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    34.203    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.716 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.716    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.833 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.833    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.990 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    35.887    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    36.219 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    37.021    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    37.137 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.895    40.032    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WE
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576     4.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443     5.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WCLK
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_C/CLK

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.032ns  (logic 12.346ns (30.840%)  route 27.686ns (69.160%))
  Logic Levels:           46  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_38
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.190     4.831    veerwolf/rvtop/veer/exu/p_1_in[21]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.955 r  veerwolf/rvtop/veer/exu/prod_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.955    veerwolf/rvtop/veer/exu/i_mul/dout[20]_i_2__6[1]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.505 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.505    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0_n_1
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.619    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.733    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2_n_1
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.847    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3_n_1
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.961    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4_n_1
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.075    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.189    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6_n_1
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.303    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7_n_1
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.525 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__8/O[0]
                         net (fo=1, routed)           1.156     7.681    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[23]_1[0]
    SLICE_X6Y44          LUT5 (Prop_lut5_I2_O)        0.299     7.980 r  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout[20]_i_2__6/O
                         net (fo=3, routed)           0.899     8.879    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/exu_i0_result_x[20]
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.152     9.031 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout[20]_i_2__5/O
                         net (fo=4, routed)           1.188    10.219    veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/dout_reg[20]_2
    SLICE_X12Y51         LUT6 (Prop_lut6_I0_O)        0.332    10.551 r  veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/i___47_i_1/O
                         net (fo=10, routed)          1.232    11.784    veerwolf/rvtop/veer/exu/dout[31]_i_16__6_0
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.908 r  veerwolf/rvtop/veer/exu/i___47/O
                         net (fo=1, routed)           0.000    11.908    veerwolf/rvtop/veer/exu/i___47_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.421 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.421    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.538    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.853 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    13.729    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    14.036 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    14.703    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.827 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    15.510    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.634 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    16.200    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    16.320 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    18.904    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    19.231 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    19.673    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    19.797 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    20.726    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    20.846 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    21.368    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    21.695 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    22.350    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    22.474 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    22.474    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    22.686 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    23.138    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    23.437 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    23.595    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.719 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    24.197    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    24.321 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    25.993    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    26.839    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    26.963 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    28.057    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    28.181 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    29.333    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    29.485 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    29.981    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    30.307 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    30.758    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    30.882 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    31.406    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.530 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    32.003    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    32.127 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    32.623    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.747 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    34.079    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    34.203 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    34.203    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.716 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.716    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.833 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.833    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.990 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    35.887    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    36.219 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    37.021    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    37.137 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.895    40.032    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WE
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576     4.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.443     5.762    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/WCLK
    SLICE_X52Y50         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_42_42/RAMS64E_D/CLK

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.008ns  (logic 12.346ns (30.859%)  route 27.662ns (69.141%))
  Logic Levels:           46  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_38
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.190     4.831    veerwolf/rvtop/veer/exu/p_1_in[21]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.955 r  veerwolf/rvtop/veer/exu/prod_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.955    veerwolf/rvtop/veer/exu/i_mul/dout[20]_i_2__6[1]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.505 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.505    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0_n_1
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.619    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.733    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2_n_1
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.847    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3_n_1
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.961    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4_n_1
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.075    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.189    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6_n_1
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.303    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7_n_1
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.525 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__8/O[0]
                         net (fo=1, routed)           1.156     7.681    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[23]_1[0]
    SLICE_X6Y44          LUT5 (Prop_lut5_I2_O)        0.299     7.980 r  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout[20]_i_2__6/O
                         net (fo=3, routed)           0.899     8.879    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/exu_i0_result_x[20]
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.152     9.031 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout[20]_i_2__5/O
                         net (fo=4, routed)           1.188    10.219    veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/dout_reg[20]_2
    SLICE_X12Y51         LUT6 (Prop_lut6_I0_O)        0.332    10.551 r  veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/i___47_i_1/O
                         net (fo=10, routed)          1.232    11.784    veerwolf/rvtop/veer/exu/dout[31]_i_16__6_0
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.908 r  veerwolf/rvtop/veer/exu/i___47/O
                         net (fo=1, routed)           0.000    11.908    veerwolf/rvtop/veer/exu/i___47_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.421 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.421    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.538    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.853 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    13.729    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    14.036 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    14.703    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.827 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    15.510    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.634 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    16.200    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    16.320 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    18.904    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    19.231 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    19.673    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    19.797 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    20.726    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    20.846 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    21.368    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    21.695 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    22.350    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    22.474 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    22.474    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    22.686 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    23.138    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    23.437 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    23.595    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.719 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    24.197    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    24.321 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    25.993    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    26.839    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    26.963 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    28.057    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    28.181 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    29.333    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    29.485 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    29.981    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    30.307 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    30.758    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    30.882 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    31.406    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.530 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    32.003    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    32.127 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    32.623    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.747 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    34.079    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    34.203 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    34.203    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.716 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.716    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.833 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.833    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.990 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    35.887    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    36.219 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    37.021    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    37.137 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.871    40.008    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/WE
    SLICE_X56Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576     4.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.444     5.763    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/WCLK
    SLICE_X56Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/RAMS64E_A/CLK

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.008ns  (logic 12.346ns (30.859%)  route 27.662ns (69.141%))
  Logic Levels:           46  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=13 MUXF7=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_38
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.190     4.831    veerwolf/rvtop/veer/exu/p_1_in[21]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.955 r  veerwolf/rvtop/veer/exu/prod_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.955    veerwolf/rvtop/veer/exu/i_mul/dout[20]_i_2__6[1]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.505 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.505    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__0_n_1
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.619    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__1_n_1
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.733    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__2_n_1
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.847 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.847    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__3_n_1
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.961 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.961    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4_n_1
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.075 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     6.075    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__5_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.189 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.189    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__6_n_1
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.303 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.303    veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__7_n_1
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.525 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__8/O[0]
                         net (fo=1, routed)           1.156     7.681    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[23]_1[0]
    SLICE_X6Y44          LUT5 (Prop_lut5_I2_O)        0.299     7.980 r  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout[20]_i_2__6/O
                         net (fo=3, routed)           0.899     8.879    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/exu_i0_result_x[20]
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.152     9.031 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout[20]_i_2__5/O
                         net (fo=4, routed)           1.188    10.219    veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/dout_reg[20]_2
    SLICE_X12Y51         LUT6 (Prop_lut6_I0_O)        0.332    10.551 r  veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/i___47_i_1/O
                         net (fo=10, routed)          1.232    11.784    veerwolf/rvtop/veer/exu/dout[31]_i_16__6_0
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.908 r  veerwolf/rvtop/veer/exu/i___47/O
                         net (fo=1, routed)           0.000    11.908    veerwolf/rvtop/veer/exu/i___47_n_1
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.421 r  veerwolf/rvtop/veer/exu/dout_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.421    veerwolf/rvtop/veer/exu/dout_reg[22]_i_2_n_1
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  veerwolf/rvtop/veer/exu/dout_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.538    veerwolf/rvtop/veer/exu/dout_reg[26]_i_2_n_1
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.853 f  veerwolf/rvtop/veer/exu/dout_reg[30]_i_2/O[3]
                         net (fo=5, routed)           0.877    13.729    veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/dout_reg[54]_1[0]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.307    14.036 r  veerwolf/rvtop/veer/dec/decode/i0_x_c_ff/genblock.dffs/i___66__7_i_1/O
                         net (fo=2, routed)           0.667    14.703    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[54]
    SLICE_X11Y56         LUT4 (Prop_lut4_I3_O)        0.124    14.827 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[54]_i_1/O
                         net (fo=4, routed)           0.683    15.510    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___66__7_i_1
    SLICE_X30Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.634 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[1]_i_2__16/O
                         net (fo=2, routed)           0.566    16.200    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[1]_13
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.120    16.320 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout[1]_i_1__228/O
                         net (fo=129, routed)         2.584    18.904    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.327    19.231 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[1]_i_2__51/O
                         net (fo=4, routed)           0.441    19.673    veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout_reg[4]_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    19.797 f  veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/dout[9]_i_1__103/O
                         net (fo=40, routed)          0.929    20.726    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_11__4
    SLICE_X35Y95         LUT3 (Prop_lut3_I1_O)        0.120    20.846 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[6]_i_13__3/O
                         net (fo=1, routed)           0.522    21.368    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_1
    SLICE_X34Y95         LUT6 (Prop_lut6_I2_O)        0.327    21.695 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4/O
                         net (fo=1, routed)           0.655    22.350    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_11__4_n_1
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.124    22.474 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13/O
                         net (fo=1, routed)           0.000    22.474    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_5__13_n_1
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    22.686 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3/O
                         net (fo=1, routed)           0.452    23.138    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout_reg[6]_i_3_n_1
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.299    23.437 f  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/dout[6]_i_2__34/O
                         net (fo=1, routed)           0.158    23.595    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.719 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[6]_i_1__104/O
                         net (fo=2, routed)           0.478    24.197    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[1]_5[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I0_O)        0.124    24.321 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[10]_i_5__10/O
                         net (fo=79, routed)          1.673    25.993    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/ic_sel_premux_data
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.117 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4/O
                         net (fo=1, routed)           0.721    26.839    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_12__4_n_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.124    26.963 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__22/O
                         net (fo=1, routed)           1.095    28.057    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I4_O)        0.124    28.181 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_fetch_addr_f_ff/genblock.dff/genblock.dffs/dout[1]_i_2__79/O
                         net (fo=4, routed)           1.152    29.333    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.152    29.485 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6/O
                         net (fo=1, routed)           0.495    29.981    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_7__6_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.326    30.307 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16/O
                         net (fo=2, routed)           0.452    30.758    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[7]_i_4__16_n_1
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.124    30.882 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_6__39/O
                         net (fo=3, routed)           0.524    31.406    veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/ic_rd_en
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.124    31.530 f  veerwolf/rvtop/veer/ifu/mem_ctl/mb_tagv_ff/dffs/genblock.dffs/dout[0]_i_2__162/O
                         net (fo=8, routed)           0.473    32.003    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[9]_9
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.124    32.127 r  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/i___15_i_1/O
                         net (fo=1, routed)           0.496    32.623    veerwolf/rvtop/mem/dout_reg[1]_1
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124    32.747 r  veerwolf/rvtop/mem/i___15/O
                         net (fo=550, routed)         1.332    34.079    veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/A[1]
    SLICE_X54Y106        LUT6 (Prop_lut6_I0_O)        0.124    34.203 r  veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___16_i_24/O
                         net (fo=1, routed)           0.000    34.203    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_0[0]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.716 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.716    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_12_n_1
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.833 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.833    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_5_n_1
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.990 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].ic_addr_index/genblock.genblock.dff/genblock.dffs/i___16_i_2/CO[1]
                         net (fo=5, routed)           0.898    35.887    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/Q_reg[0][0]
    SLICE_X41Y106        LUT4 (Prop_lut4_I2_O)        0.332    36.219 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].index_val_ff/genblock.dffs/ram_core_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           0.802    37.021    veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/Q_reg[0]_2
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.116    37.137 r  veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/ram_core_reg_0_255_0_0_i_2/O
                         net (fo=544, routed)         2.871    40.008    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/WE
    SLICE_X56Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.576     4.228    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       1.444     5.763    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/WCLK
    SLICE_X56Y52         RAMS64E                                      r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_109_109/RAMS64E_B/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_sw[4]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.219ns (29.710%)  route 0.518ns (70.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  i_sw[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[4]_inst/IO
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_sw_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           0.518     0.737    veerwolf/gpio_module/sync_reg[31]_0[4]
    SLICE_X12Y7          FDCE                                         r  veerwolf/gpio_module/sync_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.835     2.357    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X12Y7          FDCE                                         r  veerwolf/gpio_module/sync_reg[20]/C

Slack:                    inf
  Source:                 i_sw[6]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.218ns (28.236%)  route 0.554ns (71.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i_sw[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[6]_inst/IO
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  i_sw_IOBUF[6]_inst/IBUF/O
                         net (fo=1, routed)           0.554     0.772    veerwolf/gpio_module/sync_reg[31]_0[6]
    SLICE_X12Y4          FDCE                                         r  veerwolf/gpio_module/sync_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.836     2.358    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X12Y4          FDCE                                         r  veerwolf/gpio_module/sync_reg[22]/C

Slack:                    inf
  Source:                 i_sw[5]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.234ns (29.706%)  route 0.554ns (70.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  i_sw[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[5]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  i_sw_IOBUF[5]_inst/IBUF/O
                         net (fo=1, routed)           0.554     0.788    veerwolf/gpio_module/sync_reg[31]_0[5]
    SLICE_X12Y7          FDCE                                         r  veerwolf/gpio_module/sync_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.835     2.357    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X12Y7          FDCE                                         r  veerwolf/gpio_module/sync_reg[21]/C

Slack:                    inf
  Source:                 i_sw[7]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.227ns (26.998%)  route 0.614ns (73.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  i_sw[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[7]_inst/IO
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  i_sw_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           0.614     0.841    veerwolf/gpio_module/sync_reg[31]_0[7]
    SLICE_X13Y3          FDCE                                         r  veerwolf/gpio_module/sync_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.836     2.358    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X13Y3          FDCE                                         r  veerwolf/gpio_module/sync_reg[23]/C

Slack:                    inf
  Source:                 i_sw[0]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.221ns (24.861%)  route 0.668ns (75.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_sw[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[0]_inst/IO
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_sw_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           0.668     0.889    veerwolf/gpio_module/sync_reg[31]_0[0]
    SLICE_X12Y4          FDCE                                         r  veerwolf/gpio_module/sync_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.836     2.358    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X12Y4          FDCE                                         r  veerwolf/gpio_module/sync_reg[16]/C

Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.232ns (20.661%)  route 0.890ns (79.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  i_sw[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[2]_inst/IO
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_sw_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           0.890     1.122    veerwolf/gpio_module/sync_reg[31]_0[2]
    SLICE_X40Y5          FDCE                                         r  veerwolf/gpio_module/sync_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.833     2.355    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X40Y5          FDCE                                         r  veerwolf/gpio_module/sync_reg[18]/C

Slack:                    inf
  Source:                 i_sw[1]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.229ns (20.280%)  route 0.902ns (79.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  i_sw[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[1]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_sw_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           0.902     1.131    veerwolf/gpio_module/sync_reg[31]_0[1]
    SLICE_X28Y4          FDCE                                         r  veerwolf/gpio_module/sync_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.833     2.355    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X28Y4          FDCE                                         r  veerwolf/gpio_module/sync_reg[17]/C

Slack:                    inf
  Source:                 i_sw[3]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.217ns (18.791%)  route 0.936ns (81.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  i_sw[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[3]_inst/IO
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_sw_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           0.936     1.153    veerwolf/gpio_module/sync_reg[31]_0[3]
    SLICE_X34Y6          FDCE                                         r  veerwolf/gpio_module/sync_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.831     2.353    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X34Y6          FDCE                                         r  veerwolf/gpio_module/sync_reg[19]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/veer/dec/decode/i0_result_r_ff/genblock.genblock.dff/genblock.dffs/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.797ns (56.372%)  route 0.617ns (43.628%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_38
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[19])
                                                      0.521     0.523 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[19]
                         net (fo=2, routed)           0.174     0.697    veerwolf/rvtop/veer/exu/i_mul/P[19]
    SLICE_X11Y48         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.821 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0_carry__4/O[1]
                         net (fo=1, routed)           0.199     1.020    veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]_0[1]
    SLICE_X9Y46          LUT5 (Prop_lut5_I2_O)        0.107     1.127 r  veerwolf/rvtop/veer/exu/i_mul/i_a_x_ff/genblock.genblock.dff/genblock.dffs/dout[5]_i_2__11/O
                         net (fo=3, routed)           0.242     1.369    veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/exu_i0_result_x[5]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.045     1.414 r  veerwolf/rvtop/veer/dec/decode/e1ff/genblock.dff/genblock.dffs/dout[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.414    veerwolf/rvtop/veer/dec/decode/i0_result_r_ff/genblock.genblock.dff/genblock.dffs/dout_reg[5]_0
    SLICE_X9Y41          FDCE                                         r  veerwolf/rvtop/veer/dec/decode/i0_result_r_ff/genblock.genblock.dff/genblock.dffs/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.835     2.357    veerwolf/rvtop/veer/dec/decode/i0_result_r_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X9Y41          FDCE                                         r  veerwolf/rvtop/veer/dec/decode/i0_result_r_ff/genblock.genblock.dff/genblock.dffs/dout_reg[5]/C

Slack:                    inf
  Source:                 i_sw[9]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.220ns (15.341%)  route 1.216ns (84.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  i_sw[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[9]_inst/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_sw_IOBUF[9]_inst/IBUF/O
                         net (fo=1, routed)           1.216     1.436    veerwolf/gpio_module/sync_reg[31]_0[9]
    SLICE_X35Y20         FDCE                                         r  veerwolf/gpio_module/sync_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clk_gen/clk_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.546     1.494    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_core_BUFG_inst/O
                         net (fo=10752, routed)       0.820     2.342    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X35Y20         FDCE                                         r  veerwolf/gpio_module/sync_reg[25]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_dmi

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 0.153ns (4.007%)  route 3.666ns (95.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.719     1.719    tap/dmi_capture
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.153     1.872 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.947     3.819    tap/dmi_0
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517     2.877    tap/dmi_tck
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[1]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 0.153ns (4.007%)  route 3.666ns (95.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.719     1.719    tap/dmi_capture
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.153     1.872 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.947     3.819    tap/dmi_0
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517     2.877    tap/dmi_tck
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[2]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 0.153ns (4.007%)  route 3.666ns (95.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.719     1.719    tap/dmi_capture
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.153     1.872 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.947     3.819    tap/dmi_0
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517     2.877    tap/dmi_tck
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 0.153ns (4.007%)  route 3.666ns (95.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.719     1.719    tap/dmi_capture
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.153     1.872 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.947     3.819    tap/dmi_0
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517     2.877    tap/dmi_tck
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[3]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.805ns  (logic 0.153ns (4.021%)  route 3.652ns (95.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.719     1.719    tap/dmi_capture
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.153     1.872 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.933     3.805    tap/dmi_0
    SLICE_X6Y3           FDRE                                         r  tap/dmi_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517     2.877    tap/dmi_tck
    SLICE_X6Y3           FDRE                                         r  tap/dmi_reg[17]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 0.153ns (4.055%)  route 3.620ns (95.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.719     1.719    tap/dmi_capture
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.153     1.872 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.901     3.773    tap/dmi_0
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[10]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 0.153ns (4.055%)  route 3.620ns (95.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.719     1.719    tap/dmi_capture
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.153     1.872 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.901     3.773    tap/dmi_0
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[11]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 0.153ns (4.055%)  route 3.620ns (95.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.719     1.719    tap/dmi_capture
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.153     1.872 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.901     3.773    tap/dmi_0
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[12]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 0.153ns (4.055%)  route 3.620ns (95.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.719     1.719    tap/dmi_capture
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.153     1.872 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.901     3.773    tap/dmi_0
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X9Y3           FDRE                                         r  tap/dmi_reg[13]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 0.153ns (4.270%)  route 3.430ns (95.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.719     1.719    tap/dmi_capture
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.153     1.872 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.712     3.583    tap/dmi_0
    SLICE_X8Y3           FDRE                                         r  tap/dmi_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.450     2.810    tap/dmi_tck
    SLICE_X8Y3           FDRE                                         r  tap/dmi_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dmi/TDI
                            (internal pin)
  Destination:            tap/dmi_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.000ns (0.000%)  route 0.793ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TDI
                         net (fo=1, routed)           0.793     0.793    tap/dmi_tdi
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X6Y6           FDRE                                         r  tap/dmi_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.045ns (3.859%)  route 1.121ns (96.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.695     0.695    tap/dmi_sel
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.740 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.427     1.166    tap/dmi[6]_i_1_n_1
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.045ns (3.859%)  route 1.121ns (96.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.695     0.695    tap/dmi_sel
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.740 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.427     1.166    tap/dmi[6]_i_1_n_1
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[4]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.045ns (3.859%)  route 1.121ns (96.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.695     0.695    tap/dmi_sel
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.740 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.427     1.166    tap/dmi[6]_i_1_n_1
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[5]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.045ns (3.859%)  route 1.121ns (96.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.695     0.695    tap/dmi_sel
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.740 r  tap/dmi[6]_i_1/O
                         net (fo=4, routed)           0.427     1.166    tap/dmi[6]_i_1_n_1
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[6]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.049ns (4.084%)  route 1.151ns (95.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=3, routed)           0.647     0.647    tap/dmi_shift
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.049     0.696 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.504     1.200    tap/dmi_0
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.049ns (4.084%)  route 1.151ns (95.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=3, routed)           0.647     0.647    tap/dmi_shift
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.049     0.696 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.504     1.200    tap/dmi_0
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[4]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.049ns (4.084%)  route 1.151ns (95.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=3, routed)           0.647     0.647    tap/dmi_shift
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.049     0.696 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.504     1.200    tap/dmi_0
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[5]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.049ns (4.084%)  route 1.151ns (95.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=3, routed)           0.647     0.647    tap/dmi_shift
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.049     0.696 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.504     1.200    tap/dmi_0
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y6           FDSE                                         r  tap/dmi_reg[6]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.045ns (3.605%)  route 1.203ns (96.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.726     0.726    tap/dmi_sel
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.771 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.478     1.248    tap/dmi[31]_i_1_n_1
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y4           FDRE                                         r  tap/dmi_reg[25]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_dtmcs

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 0.150ns (3.003%)  route 4.846ns (96.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          2.646     2.646    tap/dtmcs_capture
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.150     2.796 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          2.200     4.996    tap/dtmcs_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.433     2.676    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[22]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 0.150ns (3.003%)  route 4.846ns (96.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          2.646     2.646    tap/dtmcs_capture
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.150     2.796 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          2.200     4.996    tap/dtmcs_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.433     2.676    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[23]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 0.150ns (3.003%)  route 4.846ns (96.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          2.646     2.646    tap/dtmcs_capture
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.150     2.796 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          2.200     4.996    tap/dtmcs_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.433     2.676    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[24]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 0.150ns (3.003%)  route 4.846ns (96.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          2.646     2.646    tap/dtmcs_capture
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.150     2.796 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          2.200     4.996    tap/dtmcs_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.433     2.676    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[25]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 0.150ns (3.003%)  route 4.846ns (96.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          2.646     2.646    tap/dtmcs_capture
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.150     2.796 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          2.200     4.996    tap/dtmcs_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.433     2.676    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[30]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 0.150ns (3.003%)  route 4.846ns (96.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          2.646     2.646    tap/dtmcs_capture
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.150     2.796 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          2.200     4.996    tap/dtmcs_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.433     2.676    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 0.150ns (3.003%)  route 4.846ns (96.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          2.646     2.646    tap/dtmcs_capture
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.150     2.796 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          2.200     4.996    tap/dtmcs_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.433     2.676    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[32]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 0.150ns (3.003%)  route 4.846ns (96.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          2.646     2.646    tap/dtmcs_capture
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.150     2.796 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          2.200     4.996    tap/dtmcs_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.433     2.676    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[33]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.849ns  (logic 0.150ns (3.093%)  route 4.699ns (96.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          2.646     2.646    tap/dtmcs_capture
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.150     2.796 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          2.054     4.849    tap/dtmcs_1
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.439     2.682    tap/dtmcs_tck
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[16]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.849ns  (logic 0.150ns (3.093%)  route 4.699ns (96.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          2.646     2.646    tap/dtmcs_capture
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.150     2.796 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          2.054     4.849    tap/dtmcs_1
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          1.439     2.682    tap/dtmcs_tck
    SLICE_X34Y13         FDRE                                         r  tap/dtmcs_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dtmcs/TDI
                            (internal pin)
  Destination:            tap/dtmcs_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.000ns (0.000%)  route 0.528ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TDI
                         net (fo=1, routed)           0.528     0.528    tap/dtmcs_tdi
    SLICE_X45Y23         FDRE                                         r  tap/dtmcs_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.819     1.426    tap/dtmcs_tck
    SLICE_X45Y23         FDRE                                         r  tap/dtmcs_reg[40]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.045ns (8.125%)  route 0.509ns (91.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.509     0.509    tap/dtmcs_capture
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.045     0.554 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     0.554    tap/dtmcs[30]_i_1_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[30]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.049ns (8.784%)  route 0.509ns (91.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.509     0.509    tap/dtmcs_capture
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.049     0.558 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     0.558    tap/dtmcs[31]_i_1_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.045ns (8.060%)  route 0.513ns (91.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           0.513     0.513    tap/dtmcs_update
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.045     0.558 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.558    tap/dtmcs_r[0]_i_1_n_1
    SLICE_X46Y23         FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.819     1.426    tap/dtmcs_tck
    SLICE_X46Y23         FDRE                                         r  tap/dtmcs_r_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.048ns (8.552%)  route 0.513ns (91.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           0.513     0.513    tap/dtmcs_update
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.048     0.561 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.561    tap/dtmcs_r[1]_i_1_n_1
    SLICE_X46Y23         FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.819     1.426    tap/dtmcs_tck
    SLICE_X46Y23         FDRE                                         r  tap/dtmcs_r_reg[1]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.044ns (7.323%)  route 0.557ns (92.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.557     0.557    tap/dtmcs_capture
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.044     0.601 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     0.601    tap/dtmcs[33]_i_2_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[33]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.045ns (7.477%)  route 0.557ns (92.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.557     0.557    tap/dtmcs_capture
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.045     0.602 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     0.602    tap/dtmcs[32]_i_1_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[32]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.045ns (6.533%)  route 0.644ns (93.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.644     0.644    tap/dtmcs_capture
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.045     0.689 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     0.689    tap/dtmcs[24]_i_1_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[24]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.045ns (6.533%)  route 0.644ns (93.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.644     0.644    tap/dtmcs_capture
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.045     0.689 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     0.689    tap/dtmcs[25]_i_1_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[25]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.044ns (6.351%)  route 0.649ns (93.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.649     0.649    tap/dtmcs_capture
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.044     0.693 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000     0.693    tap/dtmcs[23]_i_1_n_1
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_r_reg[40]_i_2/O
                         net (fo=82, routed)          0.821     1.428    tap/dtmcs_tck
    SLICE_X34Y19         FDRE                                         r  tap/dtmcs_reg[23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_idcode

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_idcode/SEL
                            (internal pin)
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.507ns  (logic 0.124ns (8.231%)  route 1.383ns (91.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/SEL
                         net (fo=1, routed)           1.383     1.383    tap/idcode_sel
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124     1.507 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.507    tap/idcode[0]_i_1_n_1
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.018     1.018    tap/idcode_tck
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_idcode/CAPTURE
                            (internal pin)
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.045ns (9.711%)  route 0.418ns (90.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/CAPTURE
                         net (fo=1, routed)           0.418     0.418    tap/idcode_capture
    SLICE_X28Y31         LUT3 (Prop_lut3_I0_O)        0.045     0.463 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.463    tap/idcode[0]_i_1_n_1
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.542     0.542    tap/idcode_tck
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/C





