DECL|CTDAC_CTDAC_CTRL_CTDAC_MODE_Msk|macro|CTDAC_CTDAC_CTRL_CTDAC_MODE_Msk
DECL|CTDAC_CTDAC_CTRL_CTDAC_MODE_Pos|macro|CTDAC_CTDAC_CTRL_CTDAC_MODE_Pos
DECL|CTDAC_CTDAC_CTRL_CTDAC_RANGE_Msk|macro|CTDAC_CTDAC_CTRL_CTDAC_RANGE_Msk
DECL|CTDAC_CTDAC_CTRL_CTDAC_RANGE_Pos|macro|CTDAC_CTDAC_CTRL_CTDAC_RANGE_Pos
DECL|CTDAC_CTDAC_CTRL_DEEPSLEEP_ON_Msk|macro|CTDAC_CTDAC_CTRL_DEEPSLEEP_ON_Msk
DECL|CTDAC_CTDAC_CTRL_DEEPSLEEP_ON_Pos|macro|CTDAC_CTDAC_CTRL_DEEPSLEEP_ON_Pos
DECL|CTDAC_CTDAC_CTRL_DEGLITCH_CNT_Msk|macro|CTDAC_CTDAC_CTRL_DEGLITCH_CNT_Msk
DECL|CTDAC_CTDAC_CTRL_DEGLITCH_CNT_Pos|macro|CTDAC_CTDAC_CTRL_DEGLITCH_CNT_Pos
DECL|CTDAC_CTDAC_CTRL_DEGLITCH_CO6_Msk|macro|CTDAC_CTDAC_CTRL_DEGLITCH_CO6_Msk
DECL|CTDAC_CTDAC_CTRL_DEGLITCH_CO6_Pos|macro|CTDAC_CTDAC_CTRL_DEGLITCH_CO6_Pos
DECL|CTDAC_CTDAC_CTRL_DEGLITCH_COS_Msk|macro|CTDAC_CTDAC_CTRL_DEGLITCH_COS_Msk
DECL|CTDAC_CTDAC_CTRL_DEGLITCH_COS_Pos|macro|CTDAC_CTDAC_CTRL_DEGLITCH_COS_Pos
DECL|CTDAC_CTDAC_CTRL_DISABLED_MODE_Msk|macro|CTDAC_CTDAC_CTRL_DISABLED_MODE_Msk
DECL|CTDAC_CTDAC_CTRL_DISABLED_MODE_Pos|macro|CTDAC_CTDAC_CTRL_DISABLED_MODE_Pos
DECL|CTDAC_CTDAC_CTRL_DSI_STROBE_EN_Msk|macro|CTDAC_CTDAC_CTRL_DSI_STROBE_EN_Msk
DECL|CTDAC_CTDAC_CTRL_DSI_STROBE_EN_Pos|macro|CTDAC_CTDAC_CTRL_DSI_STROBE_EN_Pos
DECL|CTDAC_CTDAC_CTRL_DSI_STROBE_LEVEL_Msk|macro|CTDAC_CTDAC_CTRL_DSI_STROBE_LEVEL_Msk
DECL|CTDAC_CTDAC_CTRL_DSI_STROBE_LEVEL_Pos|macro|CTDAC_CTDAC_CTRL_DSI_STROBE_LEVEL_Pos
DECL|CTDAC_CTDAC_CTRL_ENABLED_Msk|macro|CTDAC_CTDAC_CTRL_ENABLED_Msk
DECL|CTDAC_CTDAC_CTRL_ENABLED_Pos|macro|CTDAC_CTDAC_CTRL_ENABLED_Pos
DECL|CTDAC_CTDAC_CTRL_OUT_EN_Msk|macro|CTDAC_CTDAC_CTRL_OUT_EN_Msk
DECL|CTDAC_CTDAC_CTRL_OUT_EN_Pos|macro|CTDAC_CTDAC_CTRL_OUT_EN_Pos
DECL|CTDAC_CTDAC_SW_CLEAR_CTDD_CVD_Msk|macro|CTDAC_CTDAC_SW_CLEAR_CTDD_CVD_Msk
DECL|CTDAC_CTDAC_SW_CLEAR_CTDD_CVD_Pos|macro|CTDAC_CTDAC_SW_CLEAR_CTDD_CVD_Pos
DECL|CTDAC_CTDAC_SW_CLEAR_CTDO_CO6_Msk|macro|CTDAC_CTDAC_SW_CLEAR_CTDO_CO6_Msk
DECL|CTDAC_CTDAC_SW_CLEAR_CTDO_CO6_Pos|macro|CTDAC_CTDAC_SW_CLEAR_CTDO_CO6_Pos
DECL|CTDAC_CTDAC_SW_CTDD_CVD_Msk|macro|CTDAC_CTDAC_SW_CTDD_CVD_Msk
DECL|CTDAC_CTDAC_SW_CTDD_CVD_Pos|macro|CTDAC_CTDAC_SW_CTDD_CVD_Pos
DECL|CTDAC_CTDAC_SW_CTDO_CO6_Msk|macro|CTDAC_CTDAC_SW_CTDO_CO6_Msk
DECL|CTDAC_CTDAC_SW_CTDO_CO6_Pos|macro|CTDAC_CTDAC_SW_CTDO_CO6_Pos
DECL|CTDAC_CTDAC_VAL_NXT_VALUE_Msk|macro|CTDAC_CTDAC_VAL_NXT_VALUE_Msk
DECL|CTDAC_CTDAC_VAL_NXT_VALUE_Pos|macro|CTDAC_CTDAC_VAL_NXT_VALUE_Pos
DECL|CTDAC_CTDAC_VAL_VALUE_Msk|macro|CTDAC_CTDAC_VAL_VALUE_Msk
DECL|CTDAC_CTDAC_VAL_VALUE_Pos|macro|CTDAC_CTDAC_VAL_VALUE_Pos
DECL|CTDAC_CTRL|member|__IOM uint32_t CTDAC_CTRL; /*!< 0x00000000 Global CTDAC control */
DECL|CTDAC_INTR_MASKED_VDAC_EMPTY_MASKED_Msk|macro|CTDAC_INTR_MASKED_VDAC_EMPTY_MASKED_Msk
DECL|CTDAC_INTR_MASKED_VDAC_EMPTY_MASKED_Pos|macro|CTDAC_INTR_MASKED_VDAC_EMPTY_MASKED_Pos
DECL|CTDAC_INTR_MASK_VDAC_EMPTY_MASK_Msk|macro|CTDAC_INTR_MASK_VDAC_EMPTY_MASK_Msk
DECL|CTDAC_INTR_MASK_VDAC_EMPTY_MASK_Pos|macro|CTDAC_INTR_MASK_VDAC_EMPTY_MASK_Pos
DECL|CTDAC_INTR_SET_VDAC_EMPTY_SET_Msk|macro|CTDAC_INTR_SET_VDAC_EMPTY_SET_Msk
DECL|CTDAC_INTR_SET_VDAC_EMPTY_SET_Pos|macro|CTDAC_INTR_SET_VDAC_EMPTY_SET_Pos
DECL|CTDAC_INTR_VDAC_EMPTY_Msk|macro|CTDAC_INTR_VDAC_EMPTY_Msk
DECL|CTDAC_INTR_VDAC_EMPTY_Pos|macro|CTDAC_INTR_VDAC_EMPTY_Pos
DECL|CTDAC_SECTION_SIZE|macro|CTDAC_SECTION_SIZE
DECL|CTDAC_SW_CLEAR|member|__IOM uint32_t CTDAC_SW_CLEAR; /*!< 0x000000B4 CTDAC switch control clear */
DECL|CTDAC_SW|member|__IOM uint32_t CTDAC_SW; /*!< 0x000000B0 CTDAC switch control */
DECL|CTDAC_V1_Type|typedef|} CTDAC_V1_Type; /*!< Size = 264 (0x108) */
DECL|CTDAC_VAL_NXT|member|__IOM uint32_t CTDAC_VAL_NXT; /*!< 0x00000104 Next DAC value (double buffering) */
DECL|CTDAC_VAL|member|__IOM uint32_t CTDAC_VAL; /*!< 0x00000100 DAC Value */
DECL|INTR_MASKED|member|__IM uint32_t INTR_MASKED; /*!< 0x0000002C Interrupt request masked */
DECL|INTR_MASK|member|__IOM uint32_t INTR_MASK; /*!< 0x00000028 Interrupt request mask */
DECL|INTR_SET|member|__IOM uint32_t INTR_SET; /*!< 0x00000024 Interrupt request set register */
DECL|INTR|member|__IOM uint32_t INTR; /*!< 0x00000020 Interrupt request register */
DECL|RESERVED1|member|__IM uint32_t RESERVED1[32];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[18];
DECL|RESERVED|member|__IM uint32_t RESERVED[7];
DECL|_CYIP_CTDAC_H_|macro|_CYIP_CTDAC_H_
