

================================================================
== Vitis HLS Report for 'applyConvolution_Pipeline_VITIS_LOOP_33_5'
================================================================
* Date:           Fri May 24 10:34:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Convolutie
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.312 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_5  |        ?|        ?|        22|          9|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    241|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     439|    773|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    179|    -|
|Register         |        -|    -|     475|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     914|   1225|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_8_full_dsp_1_U7  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|  296|  438|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U8   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |mux_3_2_32_1_1_U10                 |mux_3_2_32_1_1                  |        0|   0|    0|   14|    0|
    |sitofp_32ns_32_7_no_dsp_1_U9       |sitofp_32ns_32_7_no_dsp_1       |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  439|  773|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln33_fu_185_p2                |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln33_fu_169_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln34_fu_175_p2               |      icmp|   0|  0|  38|          31|           2|
    |icmp_ln35_1_fu_223_p2             |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln35_fu_218_p2               |      icmp|   0|  0|  10|           2|           1|
    |or_ln35_fu_228_p2                 |        or|   0|  0|   2|           1|           1|
    |sum_2_2_fu_240_p3                 |    select|   0|  0|  32|           1|          32|
    |sum_2_3_fu_246_p3                 |    select|   0|  0|  32|           1|          32|
    |sum_2_fu_234_p3                   |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 241|         106|         139|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  53|         10|    1|         10|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ch               |   9|          2|   31|         62|
    |ap_sig_allocacmp_sum_0_6_load_1   |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_1_6_load_1   |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_2_6_load_1   |   9|          2|   32|         64|
    |ch_1_fu_58                        |   9|          2|   31|         62|
    |image_r_TDATA_blk_n               |   9|          2|    1|          2|
    |sum_0_6_fu_62                     |   9|          2|   32|         64|
    |sum_1_6_fu_66                     |   9|          2|   32|         64|
    |sum_2_6_fu_70                     |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 179|         38|  261|        530|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   9|   0|    9|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ch_1_fu_58                        |  31|   0|   31|          0|
    |ch_reg_315                        |  31|   0|   31|          0|
    |conv_reg_339                      |  32|   0|   32|          0|
    |icmp_ln33_reg_321                 |   1|   0|    1|          0|
    |icmp_ln33_reg_321_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln34_reg_325                 |   1|   0|    1|          0|
    |image_r_read_reg_329              |   8|   0|    8|          0|
    |mul_reg_366                       |  32|   0|   32|          0|
    |sum_0_6_fu_62                     |  32|   0|   32|          0|
    |sum_0_6_load_1_reg_351            |  32|   0|   32|          0|
    |sum_1_6_fu_66                     |  32|   0|   32|          0|
    |sum_1_6_load_1_reg_356            |  32|   0|   32|          0|
    |sum_2_4_reg_376                   |  32|   0|   32|          0|
    |sum_2_6_fu_70                     |  32|   0|   32|          0|
    |sum_2_6_load_1_reg_361            |  32|   0|   32|          0|
    |tmp_2_reg_371                     |  32|   0|   32|          0|
    |trunc_ln35_reg_344                |   2|   0|    2|          0|
    |trunc_ln35_reg_344_pp0_iter1_reg  |   2|   0|    2|          0|
    |icmp_ln34_reg_325                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 475|  32|  412|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_33_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_33_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_33_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_33_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_33_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_33_5|  return value|
|sum_2_5             |   in|   32|     ap_none|                                    sum_2_5|        scalar|
|sum_1_5             |   in|   32|     ap_none|                                    sum_1_5|        scalar|
|sum_0_5             |   in|   32|     ap_none|                                    sum_0_5|        scalar|
|channels            |   in|   32|     ap_none|                                   channels|        scalar|
|image_r_TDATA       |   in|    8|        axis|                                    image_r|       pointer|
|image_r_TVALID      |   in|    1|        axis|                                    image_r|       pointer|
|image_r_TREADY      |  out|    1|        axis|                                    image_r|       pointer|
|kernel_load         |   in|   32|     ap_none|                                kernel_load|        scalar|
|sum_2_6_out         |  out|   32|      ap_vld|                                sum_2_6_out|       pointer|
|sum_2_6_out_ap_vld  |  out|    1|      ap_vld|                                sum_2_6_out|       pointer|
|sum_1_6_out         |  out|   32|      ap_vld|                                sum_1_6_out|       pointer|
|sum_1_6_out_ap_vld  |  out|    1|      ap_vld|                                sum_1_6_out|       pointer|
|sum_0_6_out         |  out|   32|      ap_vld|                                sum_0_6_out|       pointer|
|sum_0_6_out_ap_vld  |  out|    1|      ap_vld|                                sum_0_6_out|       pointer|
+--------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 9, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ch_1 = alloca i32 1" [Convolutie/source/Convolutie.c:33]   --->   Operation 25 'alloca' 'ch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sum_0_6 = alloca i32 1"   --->   Operation 26 'alloca' 'sum_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sum_1_6 = alloca i32 1"   --->   Operation 27 'alloca' 'sum_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sum_2_6 = alloca i32 1"   --->   Operation 28 'alloca' 'sum_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_r, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %kernel_load"   --->   Operation 30 'read' 'kernel_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %channels"   --->   Operation 31 'read' 'channels_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sum_0_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_0_5"   --->   Operation 32 'read' 'sum_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sum_1_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_1_5"   --->   Operation 33 'read' 'sum_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sum_2_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_2_5"   --->   Operation 34 'read' 'sum_2_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sum_2_5_read, i32 %sum_2_6"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sum_1_5_read, i32 %sum_1_6"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sum_0_5_read, i32 %sum_0_6"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln33 = store i31 0, i31 %ch_1" [Convolutie/source/Convolutie.c:33]   --->   Operation 38 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body24"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ch = load i31 %ch_1" [Convolutie/source/Convolutie.c:35]   --->   Operation 40 'load' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i31 %ch" [Convolutie/source/Convolutie.c:33]   --->   Operation 41 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.55ns)   --->   "%icmp_ln33 = icmp_slt  i32 %zext_ln33, i32 %channels_read" [Convolutie/source/Convolutie.c:33]   --->   Operation 42 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc42.loopexit.exitStub, void %for.body24.split" [Convolutie/source/Convolutie.c:33]   --->   Operation 43 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [Convolutie/source/Convolutie.c:33]   --->   Operation 44 'specpipeline' 'specpipeline_ln33' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [Convolutie/source/Convolutie.c:33]   --->   Operation 45 'specloopname' 'specloopname_ln33' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.52ns)   --->   "%icmp_ln34 = icmp_ult  i31 %ch, i31 3" [Convolutie/source/Convolutie.c:34]   --->   Operation 46 'icmp' 'icmp_ln34' <Predicate = (icmp_ln33)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc, void %if.then26_ifconv" [Convolutie/source/Convolutie.c:34]   --->   Operation 47 'br' 'br_ln34' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 48 [1/1] (1.00ns)   --->   "%image_r_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %image_r" [Convolutie/source/Convolutie.c:35]   --->   Operation 48 'read' 'image_r_read' <Predicate = (icmp_ln33 & icmp_ln34)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i8 %image_r_read" [Convolutie/source/Convolutie.c:35]   --->   Operation 49 'zext' 'zext_ln35' <Predicate = (icmp_ln33 & icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 50 [7/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln35" [Convolutie/source/Convolutie.c:35]   --->   Operation 50 'sitofp' 'conv' <Predicate = (icmp_ln33 & icmp_ln34)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.31>
ST_4 : Operation 51 [6/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln35" [Convolutie/source/Convolutie.c:35]   --->   Operation 51 'sitofp' 'conv' <Predicate = (icmp_ln33 & icmp_ln34)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.31>
ST_5 : Operation 52 [5/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln35" [Convolutie/source/Convolutie.c:35]   --->   Operation 52 'sitofp' 'conv' <Predicate = (icmp_ln33 & icmp_ln34)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.31>
ST_6 : Operation 53 [4/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln35" [Convolutie/source/Convolutie.c:35]   --->   Operation 53 'sitofp' 'conv' <Predicate = (icmp_ln33 & icmp_ln34)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.31>
ST_7 : Operation 54 [3/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln35" [Convolutie/source/Convolutie.c:35]   --->   Operation 54 'sitofp' 'conv' <Predicate = (icmp_ln33 & icmp_ln34)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.31>
ST_8 : Operation 55 [2/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln35" [Convolutie/source/Convolutie.c:35]   --->   Operation 55 'sitofp' 'conv' <Predicate = (icmp_ln33 & icmp_ln34)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.31>
ST_9 : Operation 56 [1/1] (2.52ns)   --->   "%add_ln33 = add i31 %ch, i31 1" [Convolutie/source/Convolutie.c:33]   --->   Operation 56 'add' 'add_ln33' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln35" [Convolutie/source/Convolutie.c:35]   --->   Operation 57 'sitofp' 'conv' <Predicate = (icmp_ln33 & icmp_ln34)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i31 %ch" [Convolutie/source/Convolutie.c:35]   --->   Operation 58 'trunc' 'trunc_ln35' <Predicate = (icmp_ln33 & icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln33 = store i31 %add_ln33, i31 %ch_1" [Convolutie/source/Convolutie.c:33]   --->   Operation 59 'store' 'store_ln33' <Predicate = (icmp_ln33)> <Delay = 1.58>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body24" [Convolutie/source/Convolutie.c:33]   --->   Operation 60 'br' 'br_ln33' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 61 [4/4] (5.70ns)   --->   "%mul = fmul i32 %kernel_load_read, i32 %conv" [Convolutie/source/Convolutie.c:35]   --->   Operation 61 'fmul' 'mul' <Predicate = (icmp_ln34)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 62 [3/4] (5.70ns)   --->   "%mul = fmul i32 %kernel_load_read, i32 %conv" [Convolutie/source/Convolutie.c:35]   --->   Operation 62 'fmul' 'mul' <Predicate = (icmp_ln34)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 63 [2/4] (5.70ns)   --->   "%mul = fmul i32 %kernel_load_read, i32 %conv" [Convolutie/source/Convolutie.c:35]   --->   Operation 63 'fmul' 'mul' <Predicate = (icmp_ln34)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%sum_0_6_load_1 = load i32 %sum_0_6" [Convolutie/source/Convolutie.c:35]   --->   Operation 64 'load' 'sum_0_6_load_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%sum_1_6_load_1 = load i32 %sum_1_6" [Convolutie/source/Convolutie.c:35]   --->   Operation 65 'load' 'sum_1_6_load_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%sum_2_6_load_1 = load i32 %sum_2_6" [Convolutie/source/Convolutie.c:35]   --->   Operation 66 'load' 'sum_2_6_load_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 67 [1/4] (5.70ns)   --->   "%mul = fmul i32 %kernel_load_read, i32 %conv" [Convolutie/source/Convolutie.c:35]   --->   Operation 67 'fmul' 'mul' <Predicate = (icmp_ln34)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 68 [1/1] (1.70ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %sum_0_6_load_1, i32 %sum_1_6_load_1, i32 %sum_2_6_load_1, i2 %trunc_ln35" [Convolutie/source/Convolutie.c:35]   --->   Operation 68 'mux' 'tmp_2' <Predicate = (icmp_ln34)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%sum_0_6_load = load i32 %sum_0_6"   --->   Operation 87 'load' 'sum_0_6_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%sum_1_6_load = load i32 %sum_1_6"   --->   Operation 88 'load' 'sum_1_6_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%sum_2_6_load = load i32 %sum_2_6"   --->   Operation 89 'load' 'sum_2_6_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_2_6_out, i32 %sum_2_6_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_1_6_out, i32 %sum_1_6_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_0_6_out, i32 %sum_0_6_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.39>
ST_14 : Operation 69 [8/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:35]   --->   Operation 69 'fadd' 'sum_2_4' <Predicate = (icmp_ln34)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.39>
ST_15 : Operation 70 [7/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:35]   --->   Operation 70 'fadd' 'sum_2_4' <Predicate = (icmp_ln34)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.39>
ST_16 : Operation 71 [6/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:35]   --->   Operation 71 'fadd' 'sum_2_4' <Predicate = (icmp_ln34)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.39>
ST_17 : Operation 72 [5/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:35]   --->   Operation 72 'fadd' 'sum_2_4' <Predicate = (icmp_ln34)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.39>
ST_18 : Operation 73 [4/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:35]   --->   Operation 73 'fadd' 'sum_2_4' <Predicate = (icmp_ln34)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.39>
ST_19 : Operation 74 [3/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:35]   --->   Operation 74 'fadd' 'sum_2_4' <Predicate = (icmp_ln34)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.39>
ST_20 : Operation 75 [2/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:35]   --->   Operation 75 'fadd' 'sum_2_4' <Predicate = (icmp_ln34)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.39>
ST_21 : Operation 76 [1/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:35]   --->   Operation 76 'fadd' 'sum_2_4' <Predicate = (icmp_ln34)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 77 [1/1] (1.56ns)   --->   "%icmp_ln35 = icmp_eq  i2 %trunc_ln35, i2 0" [Convolutie/source/Convolutie.c:35]   --->   Operation 77 'icmp' 'icmp_ln35' <Predicate = (icmp_ln34)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 78 [1/1] (1.56ns)   --->   "%icmp_ln35_1 = icmp_eq  i2 %trunc_ln35, i2 1" [Convolutie/source/Convolutie.c:35]   --->   Operation 78 'icmp' 'icmp_ln35_1' <Predicate = (icmp_ln34)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sum_2)   --->   "%or_ln35 = or i1 %icmp_ln35, i1 %icmp_ln35_1" [Convolutie/source/Convolutie.c:35]   --->   Operation 79 'or' 'or_ln35' <Predicate = (icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%sum_2 = select i1 %or_ln35, i32 %sum_2_6_load_1, i32 %sum_2_4" [Convolutie/source/Convolutie.c:35]   --->   Operation 80 'select' 'sum_2' <Predicate = (icmp_ln34)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 81 [1/1] (0.69ns)   --->   "%sum_2_2 = select i1 %icmp_ln35_1, i32 %sum_2_4, i32 %sum_1_6_load_1" [Convolutie/source/Convolutie.c:35]   --->   Operation 81 'select' 'sum_2_2' <Predicate = (icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 82 [1/1] (0.69ns)   --->   "%sum_2_3 = select i1 %icmp_ln35, i32 %sum_2_4, i32 %sum_0_6_load_1" [Convolutie/source/Convolutie.c:35]   --->   Operation 82 'select' 'sum_2_3' <Predicate = (icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %sum_2, i32 %sum_2_6" [Convolutie/source/Convolutie.c:35]   --->   Operation 83 'store' 'store_ln35' <Predicate = (icmp_ln34)> <Delay = 1.58>
ST_22 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %sum_2_2, i32 %sum_1_6" [Convolutie/source/Convolutie.c:35]   --->   Operation 84 'store' 'store_ln35' <Predicate = (icmp_ln34)> <Delay = 1.58>
ST_22 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %sum_2_3, i32 %sum_0_6" [Convolutie/source/Convolutie.c:35]   --->   Operation 85 'store' 'store_ln35' <Predicate = (icmp_ln34)> <Delay = 1.58>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc" [Convolutie/source/Convolutie.c:36]   --->   Operation 86 'br' 'br_ln36' <Predicate = (icmp_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_2_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_1_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_0_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ channels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_2_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_1_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_0_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ch_1              (alloca       ) [ 01111111110000000000000]
sum_0_6           (alloca       ) [ 01111111111111111111111]
sum_1_6           (alloca       ) [ 01111111111111111111111]
sum_2_6           (alloca       ) [ 01111111111111111111111]
specinterface_ln0 (specinterface) [ 00000000000000000000000]
kernel_load_read  (read         ) [ 01111111111111000000000]
channels_read     (read         ) [ 00000000000000000000000]
sum_0_5_read      (read         ) [ 00000000000000000000000]
sum_1_5_read      (read         ) [ 00000000000000000000000]
sum_2_5_read      (read         ) [ 00000000000000000000000]
store_ln0         (store        ) [ 00000000000000000000000]
store_ln0         (store        ) [ 00000000000000000000000]
store_ln0         (store        ) [ 00000000000000000000000]
store_ln33        (store        ) [ 00000000000000000000000]
br_ln0            (br           ) [ 00000000000000000000000]
ch                (load         ) [ 00111111110000000000000]
zext_ln33         (zext         ) [ 00000000000000000000000]
icmp_ln33         (icmp         ) [ 01111111111111000000000]
br_ln33           (br           ) [ 00000000000000000000000]
specpipeline_ln33 (specpipeline ) [ 00000000000000000000000]
specloopname_ln33 (specloopname ) [ 00000000000000000000000]
icmp_ln34         (icmp         ) [ 01111111111111111111111]
br_ln34           (br           ) [ 00000000000000000000000]
image_r_read      (read         ) [ 00010000000000000000000]
zext_ln35         (zext         ) [ 00001111110000000000000]
add_ln33          (add          ) [ 00000000000000000000000]
conv              (sitofp       ) [ 01111000001111000000000]
trunc_ln35        (trunc        ) [ 01111111111111111111111]
store_ln33        (store        ) [ 00000000000000000000000]
br_ln33           (br           ) [ 00000000000000000000000]
sum_0_6_load_1    (load         ) [ 01111111110000111111111]
sum_1_6_load_1    (load         ) [ 01111111110000111111111]
sum_2_6_load_1    (load         ) [ 01111111110000111111111]
mul               (fmul         ) [ 01110111110000111111110]
tmp_2             (mux          ) [ 01110111110000111111110]
sum_2_4           (fadd         ) [ 00001000000000000000001]
icmp_ln35         (icmp         ) [ 00000000000000000000000]
icmp_ln35_1       (icmp         ) [ 00000000000000000000000]
or_ln35           (or           ) [ 00000000000000000000000]
sum_2             (select       ) [ 00000000000000000000000]
sum_2_2           (select       ) [ 00000000000000000000000]
sum_2_3           (select       ) [ 00000000000000000000000]
store_ln35        (store        ) [ 00000000000000000000000]
store_ln35        (store        ) [ 00000000000000000000000]
store_ln35        (store        ) [ 00000000000000000000000]
br_ln36           (br           ) [ 00000000000000000000000]
sum_0_6_load      (load         ) [ 00000000000000000000000]
sum_1_6_load      (load         ) [ 00000000000000000000000]
sum_2_6_load      (load         ) [ 00000000000000000000000]
write_ln0         (write        ) [ 00000000000000000000000]
write_ln0         (write        ) [ 00000000000000000000000]
write_ln0         (write        ) [ 00000000000000000000000]
ret_ln0           (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_2_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_2_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_1_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_0_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_0_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="channels">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_2_6_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_2_6_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sum_1_6_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1_6_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum_0_6_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_0_6_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="ch_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ch_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sum_0_6_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_0_6/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sum_1_6_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1_6/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sum_2_6_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2_6/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="kernel_load_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_load_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="channels_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="channels_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sum_0_5_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_0_5_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sum_1_5_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_1_5_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sum_2_5_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_2_5_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="image_r_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_r_read/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln0_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/13 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln0_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/13 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/13 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2_4/14 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="9"/>
<pin id="137" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln33_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="31" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ch_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="31" slack="0"/>
<pin id="164" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln33_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="31" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln33_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln34_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="31" slack="0"/>
<pin id="177" dir="0" index="1" bw="31" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln35_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln33_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="31" slack="8"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/9 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln35_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="31" slack="8"/>
<pin id="192" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln33_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="0"/>
<pin id="195" dir="0" index="1" bw="31" slack="8"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/9 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sum_0_6_load_1_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="12"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_0_6_load_1/13 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sum_1_6_load_1_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="12"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_6_load_1/13 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sum_2_6_load_1_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="12"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_6_load_1/13 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="0" index="3" bw="32" slack="0"/>
<pin id="212" dir="0" index="4" bw="2" slack="4"/>
<pin id="213" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln35_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="13"/>
<pin id="220" dir="0" index="1" bw="2" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/22 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln35_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="13"/>
<pin id="225" dir="0" index="1" bw="2" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/22 "/>
</bind>
</comp>

<comp id="228" class="1004" name="or_ln35_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/22 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sum_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="9"/>
<pin id="237" dir="0" index="2" bw="32" slack="1"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_2/22 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sum_2_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="0" index="2" bw="32" slack="9"/>
<pin id="244" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_2_2/22 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sum_2_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="0" index="2" bw="32" slack="9"/>
<pin id="250" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_2_3/22 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln35_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="21"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/22 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln35_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="21"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/22 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln35_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="21"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/22 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sum_0_6_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="12"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_0_6_load/13 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sum_1_6_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="12"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_6_load/13 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sum_2_6_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="12"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_6_load/13 "/>
</bind>
</comp>

<comp id="279" class="1005" name="ch_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="0"/>
<pin id="281" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="ch_1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="sum_0_6_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_0_6 "/>
</bind>
</comp>

<comp id="294" class="1005" name="sum_1_6_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_1_6 "/>
</bind>
</comp>

<comp id="302" class="1005" name="sum_2_6_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_2_6 "/>
</bind>
</comp>

<comp id="310" class="1005" name="kernel_load_read_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="9"/>
<pin id="312" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="kernel_load_read "/>
</bind>
</comp>

<comp id="315" class="1005" name="ch_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="31" slack="8"/>
<pin id="317" dir="1" index="1" bw="31" slack="8"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="321" class="1005" name="icmp_ln33_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="325" class="1005" name="icmp_ln34_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="329" class="1005" name="image_r_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="1"/>
<pin id="331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="image_r_read "/>
</bind>
</comp>

<comp id="334" class="1005" name="zext_ln35_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="339" class="1005" name="conv_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="344" class="1005" name="trunc_ln35_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="4"/>
<pin id="346" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

<comp id="351" class="1005" name="sum_0_6_load_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="9"/>
<pin id="353" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_0_6_load_1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="sum_1_6_load_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="9"/>
<pin id="358" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_1_6_load_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="sum_2_6_load_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="9"/>
<pin id="363" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_2_6_load_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="mul_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_2_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="sum_2_4_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="56" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="56" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="56" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="146"><net_src comp="98" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="92" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="86" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="80" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="162" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="181" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="198" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="201" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="204" pin="1"/><net_sink comp="207" pin=3"/></net>

<net id="222"><net_src comp="52" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="54" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="218" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="223" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="218" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="234" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="240" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="246" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="282"><net_src comp="58" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="289"><net_src comp="62" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="297"><net_src comp="66" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="305"><net_src comp="70" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="313"><net_src comp="74" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="318"><net_src comp="162" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="324"><net_src comp="169" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="175" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="104" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="337"><net_src comp="181" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="342"><net_src comp="139" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="347"><net_src comp="190" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="354"><net_src comp="198" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="359"><net_src comp="201" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="364"><net_src comp="204" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="369"><net_src comp="135" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="374"><net_src comp="207" pin="5"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="379"><net_src comp="131" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="246" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_r | {}
	Port: sum_2_6_out | {13 }
	Port: sum_1_6_out | {13 }
	Port: sum_0_6_out | {13 }
 - Input state : 
	Port: applyConvolution_Pipeline_VITIS_LOOP_33_5 : sum_2_5 | {1 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_33_5 : sum_1_5 | {1 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_33_5 : sum_0_5 | {1 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_33_5 : channels | {1 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_33_5 : image_r | {2 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_33_5 : kernel_load | {1 }
  - Chain level:
	State 1
		store_ln33 : 1
		ch : 1
		zext_ln33 : 2
		icmp_ln33 : 3
		br_ln33 : 4
		icmp_ln34 : 2
		br_ln34 : 3
	State 2
	State 3
		conv : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		store_ln33 : 1
	State 10
	State 11
	State 12
	State 13
		tmp_2 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		or_ln35 : 1
		sum_2 : 1
		sum_2_2 : 1
		sum_2_3 : 1
		store_ln35 : 2
		store_ln35 : 2
		store_ln35 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_131         |    2    |   296   |   438   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_135         |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln33_fu_169      |    0    |    0    |    39   |
|   icmp   |       icmp_ln34_fu_175      |    0    |    0    |    38   |
|          |       icmp_ln35_fu_218      |    0    |    0    |    10   |
|          |      icmp_ln35_1_fu_223     |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |         sum_2_fu_234        |    0    |    0    |    32   |
|  select  |        sum_2_2_fu_240       |    0    |    0    |    32   |
|          |        sum_2_3_fu_246       |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln33_fu_185       |    0    |    0    |    38   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |         tmp_2_fu_207        |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|    or    |        or_ln35_fu_228       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          | kernel_load_read_read_fu_74 |    0    |    0    |    0    |
|          |   channels_read_read_fu_80  |    0    |    0    |    0    |
|   read   |   sum_0_5_read_read_fu_86   |    0    |    0    |    0    |
|          |   sum_1_5_read_read_fu_92   |    0    |    0    |    0    |
|          |   sum_2_5_read_read_fu_98   |    0    |    0    |    0    |
|          |   image_r_read_read_fu_104  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_110   |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_117   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_124   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  sitofp  |          grp_fu_139         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |       zext_ln33_fu_165      |    0    |    0    |    0    |
|          |       zext_ln35_fu_181      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln35_fu_190      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   439   |   1006  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      ch_1_reg_279      |   31   |
|       ch_reg_315       |   31   |
|      conv_reg_339      |   32   |
|    icmp_ln33_reg_321   |    1   |
|    icmp_ln34_reg_325   |    1   |
|  image_r_read_reg_329  |    8   |
|kernel_load_read_reg_310|   32   |
|       mul_reg_366      |   32   |
| sum_0_6_load_1_reg_351 |   32   |
|     sum_0_6_reg_286    |   32   |
| sum_1_6_load_1_reg_356 |   32   |
|     sum_1_6_reg_294    |   32   |
|     sum_2_4_reg_376    |   32   |
| sum_2_6_load_1_reg_361 |   32   |
|     sum_2_6_reg_302    |   32   |
|      tmp_2_reg_371     |   32   |
|   trunc_ln35_reg_344   |    2   |
|    zext_ln35_reg_334   |   32   |
+------------------------+--------+
|          Total         |   458  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_139 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   16   ||  1.588  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   439  |  1006  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   458  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   897  |  1015  |
+-----------+--------+--------+--------+--------+
