Reading E:/fpga_user/fpga_soft/Modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do cmd_cdc_us.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work work 
# Modifying E:/fpga_user/fpga_soft/Modelsim_10.5/win64/../modelsim.ini
# 正在映射 GOWIN 仿真库...
# ? 使用本地 gw5a 仿真库 (./gw5a)
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:23 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/logic/digital_signal_measure.sv 
# -- Compiling module digital_signal_measure
# 
# Top level modules:
# 	digital_signal_measure
# End time: 20:46:23 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:23 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/logic/dsm_multichannel.sv 
# -- Compiling module dsm_multichannel
# 
# Top level modules:
# 	dsm_multichannel
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/logic/dsm_multichannel_handler.sv 
# -- Compiling module dsm_multichannel_handler
# 
# Top level modules:
# 	dsm_multichannel_handler
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/spi/simple_spi_master.v 
# -- Compiling module simple_spi_master
# 
# Top level modules:
# 	simple_spi_master
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/spi/spi_handler.v 
# -- Compiling module spi_handler
# 
# Top level modules:
# 	spi_handler
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/dds/accuml.v 
# -- Compiling module accuml
# 
# Top level modules:
# 	accuml
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/dds/Sin.v 
# -- Compiling module Sin
# 
# Top level modules:
# 	Sin
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/dds/DDS.v 
# -- Compiling module DDS
# 
# Top level modules:
# 	DDS
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/dds/DAC.sv 
# -- Compiling module DAC
# 
# Top level modules:
# 	DAC
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/dds/dac_handler.sv 
# -- Compiling module dac_handler
# 
# Top level modules:
# 	dac_handler
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/pwm/pwm.v 
# -- Compiling module pwm_generator
# 
# Top level modules:
# 	pwm_generator
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/pwm/pwm_multichannel.sv 
# -- Compiling module pwm_multi_channel
# 
# Top level modules:
# 	pwm_multi_channel
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/pwm/pwm_handler.v 
# -- Compiling module pwm_handler
# 
# Top level modules:
# 	pwm_handler
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vcom -work work ../../rtl/uart/uart_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_TX
# -- Compiling architecture FULL of UART_TX
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vcom -work work ../../rtl/uart/uart_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_RX
# -- Compiling architecture FULL of UART_RX
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/uart/fixed_point_divider/fixed_point_divider.vo 
# -- Compiling module Fixed_Point_Divider_Top
# 
# Top level modules:
# 	Fixed_Point_Divider_Top
# End time: 20:46:24 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:24 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/uart/uart.v 
# -- Compiling module UART
# 
# Top level modules:
# 	UART
# End time: 20:46:25 on Oct 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:25 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/uart/uart_handler.v 
# -- Compiling module uart_handler
# 
# Top level modules:
# 	uart_handler
# End time: 20:46:25 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:25 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/uart/usb_uart_config.v 
# -- Compiling module usb_uart_config
# 
# Top level modules:
# 	usb_uart_config
# End time: 20:46:25 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:25 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/protocol_parser.v 
# -- Compiling module protocol_parser
# 
# Top level modules:
# 	protocol_parser
# End time: 20:46:25 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:25 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/command_processor.v 
# -- Compiling module command_processor
# 
# Top level modules:
# 	command_processor
# End time: 20:46:25 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:25 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/cdc_us.v 
# -- Compiling module cdc_us
# 
# Top level modules:
# 	cdc_us
# End time: 20:46:25 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:46:25 on Oct 10,2025
# vlog -sv "+incdir+../../rtl" "+define+USE_CDC_US" ../../tb/cdc_dsm_tb.sv 
# -- Compiling package SimSrcGen
# -- Compiling package USB
# -- Compiling package CombFunctions
# -- Compiling package Fixedpoint
# -- Compiling module cdc_dsm_tb
# -- Importing package SimSrcGen
# -- Importing package USB
# 
# Top level modules:
# 	cdc_dsm_tb
# End time: 20:46:25 on Oct 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Starting CDC_US (Ultimate with DSM) testbench simulation...
# vsim -L gw5a work.cdc_dsm_tb -voptargs=""+acc"" 
# Start time: 20:46:25 on Oct 10,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.USB(fast)
# Loading work.SimSrcGen(fast)
# Loading work.cdc_dsm_tb(fast)
# Loading work.cdc_us(fast)
# Loading work.protocol_parser(fast)
# Loading work.command_processor(fast)
# Loading work.pwm_handler(fast)
# Loading work.pwm_multi_channel(fast)
# Loading work.pwm_generator(fast)
# Loading work.uart_handler(fast)
# Loading work.UART(fast)
# Loading work.Fixed_Point_Divider_Top(fast)
# Loading work.dac_handler(fast)
# Loading work.DAC(fast)
# Loading work.DDS(fast)
# Loading work.accuml(fast)
# Loading work.Sin(fast)
# Loading work.spi_handler(fast)
# Loading work.simple_spi_master(fast)
# Loading work.dsm_multichannel_handler(fast)
# Loading work.dsm_multichannel(fast)
# Loading work.digital_signal_measure(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uart_tx(full)#1
# Loading work.uart_rx(full)#1
# ** Warning: (vsim-3015) ../../rtl/uart/uart.v(143): [PCDPC] - Port size (32) does not match connection size (34) for port 'dividend'. The port definition is at: ../../rtl/uart/fixed_point_divider/fixed_point_divider.vo(9).
#    Time: 0 ps  Iteration: 0  Instance: /cdc_dsm_tb/dut/u_uart_handler/u_UART/your_instance_name File: ../../rtl/uart/fixed_point_divider/fixed_point_divider.vo
Warning: Some signals could not be added to waveform: (vish-4014) No objects found matching '/cdc_dsm_tb/dut/u_parser/parser_state'.
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# Running CDC_US (Ultimate with isolated DSM) testbench simulation...
# === DSM Debug Monitors Initialized ===
# [8000] DSM all_done: 1
# ===============================================
#        CDC DSM???è?????é?????è??????§?
# ===============================================
# 
# --- ?¤?é??é??DSM???é?????è?? ---
# [5792000] ???é???¤?é??é??DSM?????¤
# [5792000] ???é??DSM?????¤: é??é????????=0x1f (???è?????:00011111)
# [5816000] USB_IN[0]: 0xaa (valid_in=1, valid_d1=0, pulse=1)
# [5816000] USB_PULSE[0]: 0xaa -> Parser
# [5832000] PARSER_STATE: 0 -> 1
# [6008000] USB_IN[1]: 0x55 (valid_in=1, valid_d1=0, pulse=1)
# [6008000] USB_PULSE[1]: 0x55 -> Parser
# [6024000] PARSER_STATE: 1 -> 2
# [6200000] USB_IN[2]: 0x0a (valid_in=1, valid_d1=0, pulse=1)
# [6200000] USB_PULSE[2]: 0x0a -> Parser
# [6216000] PARSER_STATE: 2 -> 3
# [6392000] USB_IN[3]: 0x00 (valid_in=1, valid_d1=0, pulse=1)
# [6392000] USB_PULSE[3]: 0x00 -> Parser
# [6408000] PARSER_STATE: 3 -> 4
# [6584000] USB_IN[4]: 0x01 (valid_in=1, valid_d1=0, pulse=1)
# [6584000] USB_PULSE[4]: 0x01 -> Parser
# [6600000] PARSER_STATE: 4 -> 5
# [6776000] USB_IN[5]: 0x1f (valid_in=1, valid_d1=0, pulse=1)
# [6776000] USB_PULSE[5]: 0x1f -> Parser
# [6792000] PARSER_STATE: 5 -> 6
# [6968000] USB_IN[6]: 0x2a (valid_in=1, valid_d1=0, pulse=1)
# [6968000] USB_PULSE[6]: 0x2a -> Parser
# [6984000] PARSER_STATE: 6 -> 0
# [6984000] PARSER_DONE: cmd=0x0a, len=1
# [7000000] CMD_START pulse detected: cmd_type=0x0a, cmd_length=1
# [7016000] DSM Handler: RX_CMD (channel_mask=0x00)
# [7064000] CMD_DATA_VALID: index=0, data=0x1f
# [7064000] CMD_DONE pulse
# [7080000] DSM Handler: MEASURING
# [7080000] DSM all_done: 0
# [7096000] DSM measure_start: 0x1f
# 
# [8000000] ===== DEBUG SNAPSHOT 1 (After command sent) =====
# Parser: done=0, error=0, cmd=0x0a, len=1
# Command Bus: start=0, type=0x0a, length=1, data_valid=0, done=0
# Command Processor State: 1
# DSM Handler: state=2, channel_mask=0x1f, measure_start=0x1f
# Ready signals: cmd_ready=0, dsm_ready=0
# =====================================================
# 
# [16729000] ?????¤?¤???????????????????????§????????¤?é??é?????è???????・
# [16729000] é??é??0????§????????????・
# [16729000] é??é??1????§????????????・
# [16729000] é??é??2????§????????????・
# [16729000] é??é??3????§????????????・
# [16729000] é??é??4????§????????????・
# [18600000] DSM measure_done: 0x01
# [18680000] DSM measure_done: 0x03
# [18760000] DSM measure_done: 0x07
# [18840000] DSM measure_done: 0x0f
# [18904000] DSM all_done: 1
# [18920000] DSM Handler: UPLOAD_DATA
# [18920000] DSM measure_start: 0x00
# [18920000] DSM measure_done: 0x1f
# [18936000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [18936000] DSM Upload: SEND (ch=0, byte=0)
# [18952000] USB????????°???[0]: 0x00 (validè?????#1)
# [18952000] DSM Upload: WAIT
# [18952000] DSM all_done: 0
# [18952000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [18968000] DSM Upload: IDLE
# [18968000] DSM measure_done: 0x00
# [18984000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [18984000] DSM Upload: SEND (ch=0, byte=1)
# [19000000] USB????????°???[1]: 0x00 (validè?????#2)
# [19000000] DSM Upload: WAIT
# [19000000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [19016000] DSM Upload: IDLE
# [19032000] DSM Upload: req=1, valid=1, ready=1, data=0x31
# [19032000] DSM Upload: SEND (ch=0, byte=2)
# [19048000] USB????????°???[2]: 0x31 (validè?????#3)
# [19048000] DSM Upload: WAIT
# [19048000] DSM Upload: req=1, valid=0, ready=1, data=0x31
# [19064000] DSM Upload: IDLE
# [19080000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [19080000] DSM Upload: SEND (ch=0, byte=3)
# [19096000] USB????????°???[3]: 0x00 (validè?????#4)
# [19096000] DSM Upload: WAIT
# [19096000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [19112000] DSM Upload: IDLE
# [19128000] DSM Upload: req=1, valid=1, ready=1, data=0x31
# [19128000] DSM Upload: SEND (ch=0, byte=4)
# [19144000] USB????????°???[4]: 0x31 (validè?????#5)
# [19144000] DSM Upload: WAIT
# [19144000] DSM Upload: req=1, valid=0, ready=1, data=0x31
# [19160000] DSM Upload: IDLE
# [19176000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [19176000] DSM Upload: SEND (ch=0, byte=5)
# [19192000] USB????????°???[5]: 0x00 (validè?????#6)
# [19192000] DSM Upload: WAIT
# [19192000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [19208000] DSM Upload: IDLE
# [19224000] DSM Upload: req=1, valid=1, ready=1, data=0x62
# [19224000] DSM Upload: SEND (ch=0, byte=6)
# [19240000] USB????????°???[6]: 0x62 (validè?????#7)
# [19240000] DSM Upload: WAIT
# [19240000] DSM Upload: req=1, valid=0, ready=1, data=0x62
# [19256000] DSM Upload: IDLE
# [19272000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [19272000] DSM Upload: SEND (ch=0, byte=7)
# [19288000] USB????????°???[7]: 0x00 (validè?????#8)
# [19288000] DSM Upload: WAIT
# [19288000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [19304000] DSM Upload: IDLE
# [19320000] DSM Upload: req=1, valid=1, ready=1, data=0x32
# [19320000] DSM Upload: SEND (ch=0, byte=8)
# [19336000] USB????????°???[8]: 0x32 (validè?????#9)
# [19336000] DSM Upload: WAIT
# [19336000] DSM Upload: req=1, valid=0, ready=1, data=0x32
# [19352000] DSM Upload: IDLE
# [19368000] DSM Upload: req=1, valid=1, ready=1, data=0x01
# [19368000] DSM Upload: SEND (ch=1, byte=0)
# [19384000] USB????????°???[9]: 0x01 (validè?????#10)
# [19384000] DSM Upload: WAIT
# [19384000] DSM Upload: req=1, valid=0, ready=1, data=0x01
# [19400000] DSM Upload: IDLE
# [19416000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [19416000] DSM Upload: SEND (ch=1, byte=1)
# [19432000] USB????????°???[10]: 0x00 (validè?????#11)
# [19432000] DSM Upload: WAIT
# [19432000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [19448000] DSM Upload: IDLE
# [19464000] DSM Upload: req=1, valid=1, ready=1, data=0x18
# [19464000] DSM Upload: SEND (ch=1, byte=2)
# [19480000] USB????????°???[11]: 0x18 (validè?????#12)
# [19480000] DSM Upload: WAIT
# [19480000] DSM Upload: req=1, valid=0, ready=1, data=0x18
# [19496000] DSM Upload: IDLE
# [19512000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [19512000] DSM Upload: SEND (ch=1, byte=3)
# [19528000] USB????????°???[12]: 0x00 (validè?????#13)
# [19528000] DSM Upload: WAIT
# [19528000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [19544000] DSM Upload: IDLE
# [19560000] DSM Upload: req=1, valid=1, ready=1, data=0x4a
# [19560000] DSM Upload: SEND (ch=1, byte=4)
# [19576000] USB????????°???[13]: 0x4a (validè?????#14)
# [19576000] DSM Upload: WAIT
# [19576000] DSM Upload: req=1, valid=0, ready=1, data=0x4a
# [19592000] DSM Upload: IDLE
# [19608000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [19608000] DSM Upload: SEND (ch=1, byte=5)
# [19624000] USB????????°???[14]: 0x00 (validè?????#15)
# [19624000] DSM Upload: WAIT
# [19624000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [19640000] DSM Upload: IDLE
# [19656000] DSM Upload: req=1, valid=1, ready=1, data=0x62
# [19656000] DSM Upload: SEND (ch=1, byte=6)
# [19672000] USB????????°???[15]: 0x62 (validè?????#16)
# [19672000] DSM Upload: WAIT
# [19672000] DSM Upload: req=1, valid=0, ready=1, data=0x62
# [19688000] DSM Upload: IDLE
# [19704000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [19704000] DSM Upload: SEND (ch=1, byte=7)
# [19720000] USB????????°???[16]: 0x00 (validè?????#17)
# [19720000] DSM Upload: WAIT
# [19720000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [19736000] DSM Upload: IDLE
# [19752000] DSM Upload: req=1, valid=1, ready=1, data=0x18
# [19752000] DSM Upload: SEND (ch=1, byte=8)
# [19768000] USB????????°???[17]: 0x18 (validè?????#18)
# [19768000] DSM Upload: WAIT
# [19768000] DSM Upload: req=1, valid=0, ready=1, data=0x18
# [19784000] DSM Upload: IDLE
# [19800000] DSM Upload: req=1, valid=1, ready=1, data=0x02
# [19800000] DSM Upload: SEND (ch=2, byte=0)
# [19816000] USB????????°???[18]: 0x02 (validè?????#19)
# [19816000] DSM Upload: WAIT
# [19816000] DSM Upload: req=1, valid=0, ready=1, data=0x02
# [19832000] DSM Upload: IDLE
# [19848000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [19848000] DSM Upload: SEND (ch=2, byte=1)
# [19864000] USB????????°???[19]: 0x00 (validè?????#20)
# [19864000] DSM Upload: WAIT
# [19864000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [19880000] DSM Upload: IDLE
# [19896000] DSM Upload: req=1, valid=1, ready=1, data=0x4a
# [19896000] DSM Upload: SEND (ch=2, byte=2)
# [19912000] USB????????°???[20]: 0x4a (validè?????#21)
# [19912000] DSM Upload: WAIT
# [19912000] DSM Upload: req=1, valid=0, ready=1, data=0x4a
# [19928000] DSM Upload: IDLE
# [19944000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [19944000] DSM Upload: SEND (ch=2, byte=3)
# [19960000] USB????????°???[21]: 0x00 (validè?????#22)
# [19960000] DSM Upload: WAIT
# [19960000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [19976000] DSM Upload: IDLE
# [19992000] DSM Upload: req=1, valid=1, ready=1, data=0x18
# [19992000] DSM Upload: SEND (ch=2, byte=4)
# [20008000] USB????????°???[22]: 0x18 (validè?????#23)
# [20008000] DSM Upload: WAIT
# [20008000] DSM Upload: req=1, valid=0, ready=1, data=0x18
# [20024000] DSM Upload: IDLE
# [20040000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [20040000] DSM Upload: SEND (ch=2, byte=5)
# [20056000] USB????????°???[23]: 0x00 (validè?????#24)
# [20056000] DSM Upload: WAIT
# [20056000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [20072000] DSM Upload: IDLE
# [20088000] DSM Upload: req=1, valid=1, ready=1, data=0x62
# [20088000] DSM Upload: SEND (ch=2, byte=6)
# [20104000] USB????????°???[24]: 0x62 (validè?????#25)
# [20104000] DSM Upload: WAIT
# [20104000] DSM Upload: req=1, valid=0, ready=1, data=0x62
# [20120000] DSM Upload: IDLE
# [20136000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [20136000] DSM Upload: SEND (ch=2, byte=7)
# [20152000] USB????????°???[25]: 0x00 (validè?????#26)
# [20152000] DSM Upload: WAIT
# [20152000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [20168000] DSM Upload: IDLE
# [20184000] DSM Upload: req=1, valid=1, ready=1, data=0x4b
# [20184000] DSM Upload: SEND (ch=2, byte=8)
# [20200000] USB????????°???[26]: 0x4b (validè?????#27)
# [20200000] DSM Upload: WAIT
# [20200000] DSM Upload: req=1, valid=0, ready=1, data=0x4b
# [20216000] DSM Upload: IDLE
# [20232000] DSM Upload: req=1, valid=1, ready=1, data=0x03
# [20232000] DSM Upload: SEND (ch=3, byte=0)
# [20248000] USB????????°???[27]: 0x03 (validè?????#28)
# [20248000] DSM Upload: WAIT
# [20248000] DSM Upload: req=1, valid=0, ready=1, data=0x03
# [20264000] DSM Upload: IDLE
# [20280000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [20280000] DSM Upload: SEND (ch=3, byte=1)
# [20296000] USB????????°???[28]: 0x00 (validè?????#29)
# [20296000] DSM Upload: WAIT
# [20296000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [20312000] DSM Upload: IDLE
# [20328000] DSM Upload: req=1, valid=1, ready=1, data=0x1d
# [20328000] DSM Upload: SEND (ch=3, byte=2)
# [20344000] USB????????°???[29]: 0x1d (validè?????#30)
# [20344000] DSM Upload: WAIT
# [20344000] DSM Upload: req=1, valid=0, ready=1, data=0x1d
# [20360000] DSM Upload: IDLE
# [20376000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [20376000] DSM Upload: SEND (ch=3, byte=3)
# [20392000] USB????????°???[30]: 0x00 (validè?????#31)
# [20392000] DSM Upload: WAIT
# [20392000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [20408000] DSM Upload: IDLE
# [20424000] DSM Upload: req=1, valid=1, ready=1, data=0x45
# [20424000] DSM Upload: SEND (ch=3, byte=4)
# [20440000] USB????????°???[31]: 0x45 (validè?????#32)
# [20440000] DSM Upload: WAIT
# [20440000] DSM Upload: req=1, valid=0, ready=1, data=0x45
# [20456000] DSM Upload: IDLE
# [20472000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [20472000] DSM Upload: SEND (ch=3, byte=5)
# [20488000] USB????????°???[32]: 0x00 (validè?????#33)
# [20488000] DSM Upload: WAIT
# [20488000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [20504000] DSM Upload: IDLE
# [20520000] DSM Upload: req=1, valid=1, ready=1, data=0x62
# [20520000] DSM Upload: SEND (ch=3, byte=6)
# [20536000] USB????????°???[33]: 0x62 (validè?????#34)
# [20536000] DSM Upload: WAIT
# [20536000] DSM Upload: req=1, valid=0, ready=1, data=0x62
# [20552000] DSM Upload: IDLE
# [20568000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [20568000] DSM Upload: SEND (ch=3, byte=7)
# [20584000] USB????????°???[34]: 0x00 (validè?????#35)
# [20584000] DSM Upload: WAIT
# [20584000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [20600000] DSM Upload: IDLE
# [20616000] DSM Upload: req=1, valid=1, ready=1, data=0x1d
# [20616000] DSM Upload: SEND (ch=3, byte=8)
# [20632000] USB????????°???[35]: 0x1d (validè?????#36)
# [20632000] DSM Upload: WAIT
# [20632000] DSM Upload: req=1, valid=0, ready=1, data=0x1d
# [20648000] DSM Upload: IDLE
# [20664000] DSM Upload: req=1, valid=1, ready=1, data=0x04
# [20664000] DSM Upload: SEND (ch=4, byte=0)
# [20680000] USB????????°???[36]: 0x04 (validè?????#37)
# [20680000] DSM Upload: WAIT
# [20680000] DSM Upload: req=1, valid=0, ready=1, data=0x04
# [20696000] DSM Upload: IDLE
# [20712000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [20712000] DSM Upload: SEND (ch=4, byte=1)
# [20728000] USB????????°???[37]: 0x00 (validè?????#38)
# [20728000] DSM Upload: WAIT
# [20728000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [20744000] DSM Upload: IDLE
# [20760000] DSM Upload: req=1, valid=1, ready=1, data=0x4f
# [20760000] DSM Upload: SEND (ch=4, byte=2)
# [20776000] USB????????°???[38]: 0x4f (validè?????#39)
# [20776000] DSM Upload: WAIT
# [20776000] DSM Upload: req=1, valid=0, ready=1, data=0x4f
# [20792000] DSM Upload: IDLE
# [20808000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [20808000] DSM Upload: SEND (ch=4, byte=3)
# [20824000] USB????????°???[39]: 0x00 (validè?????#40)
# [20824000] DSM Upload: WAIT
# [20824000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [20840000] DSM Upload: IDLE
# [20856000] DSM Upload: req=1, valid=1, ready=1, data=0x13
# [20856000] DSM Upload: SEND (ch=4, byte=4)
# [20872000] USB????????°???[40]: 0x13 (validè?????#41)
# [20872000] DSM Upload: WAIT
# [20872000] DSM Upload: req=1, valid=0, ready=1, data=0x13
# [20888000] DSM Upload: IDLE
# [20904000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [20904000] DSM Upload: SEND (ch=4, byte=5)
# [20920000] USB????????°???[41]: 0x00 (validè?????#42)
# [20920000] DSM Upload: WAIT
# [20920000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [20936000] DSM Upload: IDLE
# [20952000] DSM Upload: req=1, valid=1, ready=1, data=0x62
# [20952000] DSM Upload: SEND (ch=4, byte=6)
# [20968000] USB????????°???[42]: 0x62 (validè?????#43)
# [20968000] DSM Upload: WAIT
# [20968000] DSM Upload: req=1, valid=0, ready=1, data=0x62
# [20984000] DSM Upload: IDLE
# [21000000] DSM Upload: req=1, valid=1, ready=1, data=0x00
# [21000000] DSM Upload: SEND (ch=4, byte=7)
# [21016000] USB????????°???[43]: 0x00 (validè?????#44)
# [21016000] DSM Upload: WAIT
# [21016000] DSM Upload: req=1, valid=0, ready=1, data=0x00
# [21032000] DSM Upload: IDLE
# [21048000] DSM Upload: req=1, valid=1, ready=1, data=0x50
# [21048000] DSM Upload: SEND (ch=4, byte=8)
# [21064000] USB????????°???[44]: 0x50 (validè?????#45)
# [21064000] DSM Upload: WAIT
# [21064000] DSM Upload: req=1, valid=0, ready=1, data=0x50
# [21080000] DSM Upload: IDLE
# [21144000] DSM Handler: IDLE
# [23448000] é??é??2?????・????????????
# [23608000] é??é??4?????・????????????
# [24968000] é??é??1?????・????????????
# [25128000] é??é??3?????・????????????
# [26488000] é??é??0?????・????????????
# [26488000] ??????é??é?????è???????・????????????
# [26488000] ???????¤?é??é?????é????????...
# 
# [28000000] ===== DEBUG SNAPSHOT 2 (After measurements) =====
# DSM Handler: state=0, upload_state=0
# DSM Measurement: all_done=0, measure_done=0x00
# Upload: req=0, valid=0, ready=1, data=0x50
# =====================================================
# 
# 
# === è§????DSM???é???????? ===
# ????????°?????????è????°: 45
# USB validè??????????°: 45
# é??é??0??????:
#   é???????????é??: 49 ???é????¨???
#   ????????????é??: 49 ???é????¨???
#   ??¨??????é??:   98 ???é????¨???
#   ?????????:     50%
# é??é??1??????:
#   é???????????é??: 24 ???é????¨???
#   ????????????é??: 74 ???é????¨???
#   ??¨??????é??:   98 ???é????¨???
#   ?????????:     24%
# é??é??2??????:
#   é???????????é??: 74 ???é????¨???
#   ????????????é??: 24 ???é????¨???
#   ??¨??????é??:   98 ???é????¨???
#   ?????????:     75%
# é??é??3??????:
#   é???????????é??: 29 ???é????¨???
#   ????????????é??: 69 ???é????¨???
#   ??¨??????é??:   98 ???é????¨???
#   ?????????:     29%
# é??é??4??????:
#   é???????????é??: 79 ???é????¨???
#   ????????????é??: 19 ???é????¨???
#   ??¨??????é??:   98 ???é????¨???
#   ?????????:     80%
# ??????è§???? 5 ???é??é????????é????????
# 
# === DSM???é????????é??è?? ===
# 
# é??é??0é??è??:
#   ??? é???????????é?????é????????: 49 (é?????: 50?±2)
#   ??? ????????????é?????é????????: 49 (é?????: 50?±2)
#   ??? ????????????é????????: 50% (é?????: 50%?±3%)
# 
# é??é??1é??è??:
#   ??? é???????????é?????é????????: 24 (é?????: 25?±2)
#   ??? ????????????é?????é????????: 74 (é?????: 75?±2)
#   ??? ????????????é????????: 24% (é?????: 25%?±3%)
# 
# é??é??2é??è??:
#   ??? é???????????é?????é????????: 74 (é?????: 75?±2)
#   ??? ????????????é?????é????????: 24 (é?????: 25?±2)
#   ??? ????????????é????????: 75% (é?????: 75%?±3%)
# 
# é??é??3é??è??:
#   ??? é???????????é?????é????????: 29 (é?????: 30?±2)
#   ??? ????????????é?????é????????: 69 (é?????: 70?±2)
#   ??? ????????????é????????: 29% (é?????: 30%?±3%)
# 
# é??é??4é??è??:
#   ??? é???????????é?????é????????: 79 (é?????: 80?±2)
#   ??? ????????????é?????é????????: 19 (é?????: 20?±2)
#   ??? ????????????é????????: 80% (é?????: 80%?±3%)
# 
# ===============================================
#        ?¤?é??é?????è????????
# ===============================================
# ** Note: $finish    : ../../tb/cdc_dsm_tb.sv(534)
#    Time: 106488 ns  Iteration: 0  Instance: /cdc_dsm_tb
# End time: 20:46:26 on Oct 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
