[General]
ARRAY_DISPLAY_LIMIT=512
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=2147483647
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=0
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=0
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=0
OBJECT_NAME_COLUMN_WIDTH=221
OBJECT_VALUE_COLUMN_WIDTH=233
OBJECT_DATA_TYPE_COLUMN_WIDTH=60
[Object Radixes]
RADIX_0=dec /top_backward_elimination_tb/DUT/backward_elim_inner_loop_controller_1/backward_elim_gauss_1/r_in;
RADIX_1=dec /top_backward_elimination_tb/DUT/backward_elim_inner_loop_controller_1/backward_elim_gauss_1/comb/v.inv_row_j;
RADIX_2=dec /top_backward_elimination_tb/DUT/backward_elim_inner_loop_controller_1/backward_elim_row.backward_elim_index_j;
RADIX_3=dec /top_backward_elimination_tb/DUT/backward_elim_inner_loop_controller_1/comb_process/v.row_reg.backward_elim_index_j;
RADIX_4=dec /top_backward_elimination_tb/DUT/backward_elim_inner_loop_controller_1/backward_elim_gauss_1/comb/v.row_j;
