core_cm4.h:1467:22:void NVIC_EnableIRQ(IRQn_Type)	16	static
core_cm4.h:1480:22:void NVIC_DisableIRQ(IRQn_Type)	16	static
core_cm4.h:1520:22:void NVIC_ClearPendingIRQ(IRQn_Type)	16	static
core_cm4.h:1550:22:void NVIC_SetPriority(IRQn_Type, uint32_t)	16	static
rgu_18xx_43xx.h:119:20:void Chip_RGU_TriggerReset(CHIP_RGU_RST_T)	16	static
rgu_18xx_43xx.h:130:20:bool Chip_RGU_InReset(CHIP_RGU_RST_T)	16	static
timer_18xx_43xx.h:111:20:bool Chip_TIMER_MatchPending(LPC_TIMER_T*, int8_t)	16	static
timer_18xx_43xx.h:136:20:void Chip_TIMER_ClearMatch(LPC_TIMER_T*, int8_t)	16	static
timer_18xx_43xx.h:159:20:void Chip_TIMER_Enable(LPC_TIMER_T*)	16	static
timer_18xx_43xx.h:170:20:void Chip_TIMER_Disable(LPC_TIMER_T*)	16	static
timer_18xx_43xx.h:217:20:void Chip_TIMER_SetMatch(LPC_TIMER_T*, int8_t, uint32_t)	24	static
timer_18xx_43xx.h:248:20:void Chip_TIMER_MatchEnableInt(LPC_TIMER_T*, int8_t)	16	static
timer_18xx_43xx.h:270:20:void Chip_TIMER_ResetOnMatchEnable(LPC_TIMER_T*, int8_t)	16	static
debug.h:56:27:const char* levelText(debugLevels)	24	static
debug.h:136:21:)	24	static
tmr.cpp:20:1:tmr::tmr(LPC_TIMER_T*, CHIP_RGU_RST_T, CHIP_CCU_CLK_T, IRQn_Type)	24	static
tmr.cpp:47:9:int32_t tmr::set_freq(uint32_t)	40	static
tmr.cpp:70:6:void tmr::start()	16	static
tmr.cpp:82:6:void tmr::stop()	16	static
tmr.cpp:95:10:uint32_t tmr::is_started()	16	static
tmr.cpp:106:6:bool tmr::match_pending()	24	static
