<h1 align="center">Hi, I'm Jaydeep Trivedi ðŸ‘‹</h1>

<h3 align="center">Electronics & Communication Engineering | VLSI & Embedded Systems</h3>

---

### ðŸ‘¨â€ðŸŽ“ About Me  
- Undergraduate student at **Dr. S. & S. S. Ghandhy Government Engineering College**, GTU  
- Passionate about **VLSI Design, RTL Design, and Digital Electronics**  
- Hands-on experience with **OpenLane, OpenROAD, Yosys, Verilog HDL, and SystemVerilog**  
- Built multiple hardware systems using Arduino and HDL-based digital designs  
- Interned at **SVNIT Surat (VLSI Physical Design)** and **Indo German Tool Room (Microwind + DSCH4)**  

---

### ðŸ› ï¸ Technical Skills  
- **Hardware Description Languages:** Verilog HDL, SystemVerilog  
- **RTL Design & Digital Design**  
- **Programming:** C, Python  

---

### ðŸ”§ Tools & Software  
- **VLSI / EDA Tools:** OpenLane, OpenROAD, Yosys, Microwind, DSCH4  
- **Simulation Tools:** ModelSim, Icarus Verilog, GTKWave  
- **FPGA Tools:** Xilinx Vivado  
- **Editors & IDEs:** VS Code, Arduino IDE  

---

### ðŸ§© Projects  

- **Smart Parking System (Arduino Hardware-Based)**  
  - Developed a 4-slot prototype using Arduino + IR sensors  
  - Real-time detection of slot availability  
  - LED indicators for vacant/occupied slots  

- **16-bit Barrel Shifter (VLSI â€“ OpenLane)**  
  - Implemented, synthesized and layout generated through **OpenLane**
  - Verified using **Icarus Verilog + GTKWave**    

- **Microwind + DSCH4 CMOS Designs**  
  - Implementations of inverters, full adders, counters, and basic CMOS logic

---

### ðŸ“Œ Pinned Work  
- `16-bit-Barrel-Shifter-OpenLane`  
- `Smart-Parking-Arduino`    
- `OpenLane-VLSI-Projects`  
- `DSCH4-Microwind-Projects`

---

### ðŸ“« Connect With Me  
- **ðŸ“§ Email:** trivedijaydeep1101@gmail.com  
- **ðŸ”— LinkedIn:** www.linkedin.com/in/jaydeep-trivedii 
- **ðŸ’¼ GitHub:** github.com/Jaydeepps22  

---

### ðŸ“ˆ Current Focus  
- Strengthening **RTL Design & SystemVerilog**  
- Practising **Vivado, ModelSim, and ASIC flow tools**  
- Preparing for **VLSI, RTL, Verification, Embedded Systems** roles  

---

### â­ About This Profile  
> Building strong fundamentals in VLSI, RTL design, and embedded hardware through practical projects and open-source tools.
