# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../rtl/counter.v" \
"../../../../../rtl/decoder_hex.v" \
"../../../../../rtl/ten_reg.v" \
"../../../../../../Lab_2/rtl/main.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
