<device_list>
      <device name="1GE100" series="Gemini" family="Gemini" package="F784" pin_count="784" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="400" label="I/O"/>
        <resource type="lut" num="34848" label="LUT6s"/>
        <resource type="ff" num="69696" label="FFs"/>
        <resource type="bram" num="154" label="36K BRAMs"/>
        <resource type="dsp" num="154" label="DSPs"/>
        <internal type="vpr_arch" file="gemini_100K/gemini_vpr.xml"/>
        <internal type="device_size" name="104x75"/>]
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="192"/>
        <internal type="openfpga_arch" file="gemini_100K/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_100K/bitstream_annotation.xml"/>
        <internal type="sim_settings" file="gemini_100K/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_100K/repack_design_constraint.xml"/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pinmap_csv" file="gemini_100K/Gemini_Pin_Table.csv"/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on"/>
     </device>
</device_list>
 
