Xilinx Platform Studio (XPS)
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Fri Oct 09 13:12:30 2015
 make -f Project4.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1600efg320-4 -lang vhdl    -msg __xps/ise/xmsgprops.lst Project4.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1600efg320-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst Project4.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@bkh-ececsw'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:56 - Part 'xc3s1600e' is not a WebPack part.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - No license file was found.
          Please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/jfalb1/Desktop/Project4.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan3e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 143 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 148 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR_SDRAM -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 170 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_S3_PHY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 203 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 254 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 255 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 258 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 42000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 259 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 260 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 60000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 261 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 262 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 12000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 72000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 133 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 166 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 2.5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 301 
orig_family is spartan3e
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan3e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_6Bit	mb_plb
  (0x81440000-0x8144ffff) LEDs_1Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_4Bit	mb_plb
  (0x81480000-0x8148ffff) Character_LCD_2x16	mb_plb
  (0x814a0000-0x814affff) Buttons_3Bit	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x89000000-0x89ffffff) FLASH	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 357 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\jfalb1\Desktop\Project4.mhs line 288
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 188 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 192 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DCE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DCE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_6Bit - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_6Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_1Bit - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_1Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Buttons_3Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Buttons_3Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Character_LCD_2x16 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Character_LCD_2x16 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Rotary_Encoder - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Rotary_Encoder - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 355 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 81 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 349 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER C_TWR
   value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 757 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 759 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 760 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 761 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 762 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 763 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 764 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 765 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 767 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 785 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 786 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 790 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 791 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 792 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 793 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 796 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 797 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 798 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 809 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 831 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 832 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 833 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 834 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 835 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 836 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 837 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B32_REPEAT_CNT value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 839 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x009 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x010 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x011 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 847 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x01b -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 848 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x021 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x022 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 850 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x02d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 851 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x02e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x035 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x036 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x045 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x046 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x051 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x052 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x069 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x06a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x07d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x07e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x08d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x08e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x099 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x09a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0a9 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0aa -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0b5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0b6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0bf -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0c0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0c1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 914 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 915 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 916 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C000040080000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 917 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000041C000024140002041C000024140000141C000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 918 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 919 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001C000024140000041C000024150000041C000024140002041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000041C000024140000041C000024140000041C000024140000041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000041C000024140000041C000024140000141C000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000011E000021060000011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041C000024150000041C000024140000041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E000021060000011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000040080000001C0000001C000020140000141D000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 948 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR_SDRAM core has constraints automatically generated by XPS in
implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Users\jfalb1\Desktop\Project4.mhs line
118 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Users\jfalb1\Desktop\Project4.mhs line 65 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb - C:\Users\jfalb1\Desktop\Project4.mhs line 79 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb - C:\Users\jfalb1\Desktop\Project4.mhs line 86 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb - C:\Users\jfalb1\Desktop\Project4.mhs line 93 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr - C:\Users\jfalb1\Desktop\Project4.mhs line 100 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\Users\jfalb1\Desktop\Project4.mhs line 109 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\Users\jfalb1\Desktop\Project4.mhs line 118 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:rs232_dte - C:\Users\jfalb1\Desktop\Project4.mhs line 125 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:rs232_dce - C:\Users\jfalb1\Desktop\Project4.mhs line 139 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_6bit - C:\Users\jfalb1\Desktop\Project4.mhs line 153 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_1bit - C:\Users\jfalb1\Desktop\Project4.mhs line 166 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit - C:\Users\jfalb1\Desktop\Project4.mhs line 179 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:buttons_3bit - C:\Users\jfalb1\Desktop\Project4.mhs line 192 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:character_lcd_2x16 - C:\Users\jfalb1\Desktop\Project4.mhs line 205 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:rotary_encoder - C:\Users\jfalb1\Desktop\Project4.mhs line 218 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:flash - C:\Users\jfalb1\Desktop\Project4.mhs line 231 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ddr_sdram - C:\Users\jfalb1\Desktop\Project4.mhs line 257 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ethernet_mac - C:\Users\jfalb1\Desktop\Project4.mhs line 288 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 - C:\Users\jfalb1\Desktop\Project4.mhs line 306 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\Users\jfalb1\Desktop\Project4.mhs line 316 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 - C:\Users\jfalb1\Desktop\Project4.mhs line 341 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 - C:\Users\jfalb1\Desktop\Project4.mhs line 353 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 65 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"C:/Users/jfalb1/Desktop/implementation/microblaze_0_wrapper/microblaze_0_wrappe
r.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\Users\jfalb1\Desktop\Project4.mhs line 86
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"C:/Users/jfalb1/Desktop/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\Users\jfalb1\Desktop\Project4.mhs line 93
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"C:/Users/jfalb1/Desktop/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_dte_wrapper INSTANCE:rs232_dte -
C:\Users\jfalb1\Desktop\Project4.mhs line 125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. rs232_dte_wrapper.ngc
../rs232_dte_wrapper

Reading NGO file
"C:/Users/jfalb1/Desktop/implementation/rs232_dte_wrapper/rs232_dte_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_dte_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_dte_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_dce_wrapper INSTANCE:rs232_dce -
C:\Users\jfalb1\Desktop\Project4.mhs line 139 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. rs232_dce_wrapper.ngc
../rs232_dce_wrapper

Reading NGO file
"C:/Users/jfalb1/Desktop/implementation/rs232_dce_wrapper/rs232_dce_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_dce_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_dce_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr_sdram_wrapper INSTANCE:ddr_sdram -
C:\Users\jfalb1\Desktop\Project4.mhs line 257 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. ddr_sdram_wrapper.ngc
../ddr_sdram_wrapper

Reading NGO file
"C:/Users/jfalb1/Desktop/implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../ddr_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
C:\Users\jfalb1\Desktop\Project4.mhs line 288 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. ethernet_mac_wrapper.ngc
../ethernet_mac_wrapper

Reading NGO file
"C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper/ethernet_mac_wrappe
r.ngc" ...
Executing edif2ngd -noa
"C:\Users\jfalb1\Desktop\implementation\ethernet_mac_wrapper_fifo_generator_v4_3
.edn" "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"
Release 13.1 - edif2ngd O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 13.1 edif2ngd O.40d (nt)
INFO:NgdBuild - Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <C:/Xilinx/13.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"C:\Users\jfalb1\Desktop\implementation\ethernet_mac_wrapper\ethernet_mac_wrappe
r_fifo_generator_v4_3.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v4_3_fifo_generator_v4_3_xst_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/jfalb1/Desktop/implementation/clock_generator_0_wrapper/clock_generato
r_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Project4.ucf file.

Rebuilding cache ...

Total run time: 506.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "Project4_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1600efg320-4 -implement xflow.opt Project4.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1600efg320-4 -implement xflow.opt
Project4.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/13.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/Users/jfalb1/Desktop/implementation 

Using Flow File: C:/Users/jfalb1/Desktop/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/jfalb1/Desktop/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1600efg320-4 -nt timestamp -bm Project4.bmm
"C:/Users/jfalb1/Desktop/implementation/Project4.ngc" -uc Project4.ucf
Project4.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s1600efg320-4 -nt timestamp -bm Project4.bmm
C:/Users/jfalb1/Desktop/implementation/Project4.ngc -uc Project4.ucf
Project4.ngd

Reading NGO file "C:/Users/jfalb1/Desktop/implementation/Project4.ngc" ...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/mb_plb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ilmb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rs232_dte_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rs232_dce_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/leds_6bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/leds_1bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dip_switches_4bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/buttons_3bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/character_lcd_2x16_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rotary_encoder_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/flash_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ddr_sdram_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/mdm_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/proc_sys_reset_0_wrapper.ngc"...
Applying constraints in
"C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ncf" to module
"Ethernet_MAC"...
Checking Constraint Associations...
WARNING:NgdBuild:1445 - No net associated with
   fpga_0_Ethernet_MAC_PHY_rx_clk_pin from OFFSET constraint <OFFSET = IN 6.000
   BEFORE  "fpga_0_Ethernet_MAC_PHY_rx_clk_pin";>
   [C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ncf(3)]
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Project4.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" TS_sys_clk_pin HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK2X: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin *
   2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns HIGH 50>

WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [Project4.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [Project4.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_
   iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"                
         IOB = TRUE;> [Project4.ucf(427)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_iob"   IOB = TRUE;> [Project4.ucf(423)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [Project4.ucf(422)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [Project4.ucf(422)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"       
         IOB = TRUE;> [Project4.ucf(425)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"       
         IOB = TRUE;> [Project4.ucf(424)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"        
         IOB = TRUE;> [Project4.ucf(426)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
Done...

Processing BMM file "Project4.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin * 2 HIGH
   50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[30].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[29].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[28].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[27].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[26].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[25].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[24].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[23].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[22].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[21].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[20].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[19].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[18].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[17].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[16].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[15].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[14].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[13].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[12].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[11].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[10].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[9].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[8].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[7].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[6].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[5].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[4].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[3].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[2].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[1].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[0].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/u31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 157

Writing NGD file "Project4.ngd" ...
Total REAL time to NGDBUILD completion:  29 sec
Total CPU time to NGDBUILD completion:   29 sec

Writing NGDBUILD log file "Project4.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Project4_map.ncd -pr b -ol high -timing -detail Project4.ngd
Project4.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1600efg320-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@bkh-ececsw'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1600e' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<1>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<0>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<11>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<10>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<12>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<13>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<14>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<16>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<17>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<18>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<19>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<20>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<2>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<21>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<22>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<23>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<24>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<25>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<26>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<27>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<28>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<29>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<30>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<3>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<31>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<4>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<5>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<6>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<7>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<8>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<9>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay3" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay4" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay1" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay2" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<7>" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<23>" has been discarded, because the net was optimized
   out of the design.
Writing file Project4_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 20 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f46bb1f6) REAL time: 26 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f46bb1f6) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:37a09f9b) REAL time: 26 secs 

Phase 4.2  Initial Clock and IO Placement



Phase 4.2  Initial Clock and IO Placement (Checksum:ce05e9a3) REAL time: 31 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:ce05e9a3) REAL time: 31 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:ce05e9a3) REAL time: 31 secs 

Phase 7.8  Global Placement
...................................
...............................................................
.........................
......................................
................
................
................
Phase 7.8  Global Placement (Checksum:3cc06111) REAL time: 1 mins 1 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3cc06111) REAL time: 1 mins 1 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:9eb72d31) REAL time: 1 mins 23 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:9eb72d31) REAL time: 1 mins 24 secs 

Total REAL time to Placer completion: 1 mins 25 secs 
Total CPU  time to Placer completion: 1 mins 17 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   51
Logic Utilization:
  Number of Slice Flip Flops:         4,289 out of  29,504   14
  Number of 4 input LUTs:             4,772 out of  29,504   16
Logic Distribution:
  Number of occupied Slices:          4,333 out of  14,752   29
    Number of Slices containing only related logic:   4,333 out of   4,333 100
    Number of Slices containing unrelated logic:          0 out of   4,333   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       4,923 out of  29,504   16
    Number used as logic:             4,215
    Number used as a route-thru:        151
    Number used as 16x1 RAMs:             4
    Number used for Dual Port RAMs:     342
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     211

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                128 out of     250   51
    IOB Flip Flops:                     103
    IOB Master Pads:                      1
    IOB Slave Pads:                       1
  Number of ODDR2s used:                 22
    Number of DDR_ALIGNMENT = NONE       22
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of RAMB16s:                     11 out of      36   30
  Number of BUFGMUXs:                     5 out of      24   20
  Number of DCMs:                         2 out of       8   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                3 out of      36    8

Average Fanout of Non-Clock Nets:                3.33

Peak Memory Usage:  358 MB
Total REAL time to MAP completion:  1 mins 30 secs 
Total CPU time to MAP completion:   1 mins 22 secs 

Mapping completed.
See MAP report file "Project4_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high Project4_map.ncd Project4.ncd Project4.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: Project4.pcf.
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "Project4" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@bkh-ececsw'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1600e' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2011-02-03".



Design Summary Report:

 Number of External IOBs                         128 out of 250    51

   Number of External Input IOBs                 22

      Number of External Input IBUFs             22
        Number of LOCed External Input IBUFs     22 out of 22    100


   Number of External Output IOBs                78

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100

      Number of External Output IOBs             76
        Number of LOCed External Output IOBs     76 out of 76    100


   Number of External Bidir IOBs                 28

      Number of External Bidir IOBs              28
        Number of LOCed External Bidir IOBs      28 out of 28    100


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        5 out of 24     20
   Number of DCMs                            2 out of 8      25
   Number of MULT18X18SIOs                   3 out of 36      8
   Number of RAMB16s                        11 out of 36     30
   Number of Slices                       4333 out of 14752  29
      Number of SLICEMs                    314 out of 7376    4

   Number of LOCed Slices                   52 out of 4333    1
      Number of LOCed SLICEMs               39 out of 314    12



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:2802 - Read 104 constraints.  If you are experiencing memory or runtime issues it may help to consolidate
   some of these constraints.  For more details please do a search for "timing:2802" at http://www.xilinx.com/support.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

Starting Router


Phase  1  : 29087 unrouted;      REAL time: 26 secs 

Phase  2  : 24702 unrouted;      REAL time: 28 secs 

Phase  3  : 7393 unrouted;      REAL time: 32 secs 

Phase  4  : 7411 unrouted; (Setup:0, Hold:35, Component Switching Limit:0)     REAL time: 36 secs 

Phase  5  : 0 unrouted; (Setup:338, Hold:35, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: Project4.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:338, Hold:35, Component Switching Limit:0)     REAL time: 50 secs 

Phase  7  : 0 unrouted; (Setup:338, Hold:35, Component Switching Limit:0)     REAL time: 59 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:35, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Updating file: Project4.ncd with current fully routed design.

Phase  9  : 0 unrouted; (Setup:0, Hold:35, Component Switching Limit:0)     REAL time: 1 mins 7 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:35, Component Switching Limit:0)     REAL time: 1 mins 8 secs 

Phase 11  : 0 unrouted; (Setup:0, Hold:35, Component Switching Limit:0)     REAL time: 1 mins 8 secs 

Phase 12  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase 13  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      26 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF may have excessive skew because 
      3 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 11 secs 
Total CPU time to Router completion: 1 mins 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF
Net Name: fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X2Y11| No   | 2680 |  0.292     |  0.552      |
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzDCM0 |  BUFGMUX_X2Y1| No   |  595 |  0.291     |  0.551      |
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  189 |  0.271     |  0.542      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  156 |  0.269     |  0.531      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      DCM1_CLK2X_BUF | BUFGMUX_X1Y10| No   |    5 |  0.153     |  0.542      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   32 |  1.350     |  3.255      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_tx_clk_pin_IBUF |         Local|      |   33 |  1.680     |  3.754      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.633     |  2.646      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   37 |  4.784     |  6.778      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<0> |         Local|      |   11 |  0.019     |  0.367      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<1> |         Local|      |   11 |  0.150     |  1.928      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<0> |         Local|      |   11 |  0.019     |  0.367      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<1> |         Local|      |   11 |  0.146     |  1.927      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<4>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<3>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<9>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<7>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<0>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<15>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<11>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<13>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.058ns|     1.942ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<8>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<10>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<12>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<14>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<1>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<6>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<2>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<5>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.072ns|     1.928ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<1>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.073ns|     1.927ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<1>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.078ns|     0.122ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay1"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.078ns|     0.122ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay1"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.106ns|     0.354ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<1>"         MAXDELAY = 0.46 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.131ns|     0.329ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<0>"         MAXDELAY = 0.46 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.164ns|     2.336ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.174ns|     9.826ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.609ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0"         TS_clock_generator_0_clock |             |            |            |        |            
  _generator_0_SIG_DCM1_CLK2X HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.210ns|     1.790ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.281ns|     2.219ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.405ns|     2.095ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.423ns|     2.077ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.424ns|     2.076ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.436ns|     1.564ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.446ns|     2.054ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.466ns|     2.034ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.467ns|     1.533ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.476ns|     1.524ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.496ns|     4.004ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dqs_div_rst"     |             |            |            |        |            
       MAXDELAY = 4.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.509ns|     1.491ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.509ns|     1.491ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.511ns|     1.989ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.550ns|     1.950ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.590ns|     1.910ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.618ns|     1.382ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/rst_dqs_div"       |             |            |            |        |            
     MAXDELAY = 2 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.637ns|     1.363ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.656ns|     1.344ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.673ns|     1.827ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.689ns|     1.811ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.732ns|     1.268ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.758ns|     1.742ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.788ns|     1.712ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.946ns|     1.054ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.969ns|     1.031ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.976ns|     8.048ns|       0|           0
  G_DCM0_CLK90 = PERIOD TIMEGRP         "cl | HOLD        |     0.984ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLK90"         TS_clock_generator_0_clo |             |            |            |        |            
  ck_generator_0_SIG_DCM1_CLK2X PHASE 2.5 n |             |            |            |        |            
  s         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.003ns|     1.497ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.040ns|     0.960ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.044ns|     0.956ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.067ns|     0.933ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.067ns|     0.933ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.093ns|     0.907ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.184ns|     1.316ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.248ns|     0.752ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.256ns|     0.744ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.256ns|     0.744ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.263ns|     0.737ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.296ns|     0.704ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.317ns|     0.683ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.317ns|     0.683ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.318ns|     0.682ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.318ns|     0.682ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.353ns|     0.647ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.384ns|     0.616ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.384ns|     0.616ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.567ns|     0.433ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.594ns|     0.406ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.594ns|     0.406ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.595ns|     0.405ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.633ns|     0.367ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<0>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.633ns|     0.367ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<0>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.636ns|     0.364ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.928ns|     0.072ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/.rst_dqs_div_delay |             |            |            |        |            
  ed/delay5"         MAXDELAY = 2 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_I | NETSKEW     |     2.040ns|     2.960ns|       0|           0
  BUF" MAXSKEW = 5 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.373ns|    17.417ns|       0|           0
  G_DCM1_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.734ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM1 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     3.269ns|     1.731ns|       0|           0
  BUF" MAXSKEW = 5 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     6.792ns|     3.208ns|       0|           0
  G_DCM1_CLK2X = PERIOD TIMEGRP         "cl | HOLD        |     1.001ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM | MINLOWPULSE |     5.200ns|     4.800ns|       0|           0
  1_CLK2X" TS_sys_clk_pin *         2 HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     6.480ns|    -0.480ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.223ns|     2.777ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     0.972ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     7.088ns|     2.912ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |     7.122ns|    19.651ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.755ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_I | SETUP       |    20.022ns|     9.196ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.746ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.652ns|            0|            0|            3|       199922|
| TS_clock_generator_0_clock_gen|     20.000ns|     17.417ns|          N/A|            0|            0|       193951|            0|
| erator_0_SIG_DCM1_CLK0        |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      4.800ns|      9.826ns|            0|            0|            3|         5968|
| erator_0_SIG_DCM1_CLK2X       |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      9.826ns|          N/A|            0|            0|         5435|            0|
|  nerator_0_SIG_DCM0_CLK0      |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      8.048ns|          N/A|            0|            0|          533|            0|
|  nerator_0_SIG_DCM0_CLK90     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 42 secs 
Total CPU time to PAR completion: 1 mins 12 secs 

Peak Memory Usage:  316 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 1

Writing design to file Project4.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml Project4.twx Project4.ncd Project4.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "Project4" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4
INFO:Timing:2802 - Read 104 constraints.  If you are experiencing memory or
   runtime issues it may help to consolidate some of these constraints.  For
   more details please do a search for "timing:2802" at
   http://www.xilinx.com/support.
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml Project4.twx
Project4.ncd Project4.pcf


Design file:              Project4.ncd
Physical constraint file: Project4.pcf
Device,speed:             xc3s1600e,-4 (PRODUCTION 1.27 2011-02-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 200201 paths, 95 nets, and 26999 connections

Design statistics:
   Minimum period:  19.651ns (Maximum frequency:  50.888MHz)
   Maximum path delay from/to any node:   2.912ns
   Maximum net delay:   4.004ns
   Maximum net skew:   2.960ns


Analysis completed Fri Oct 09 13:25:39 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 10 secs 


xflow done!
touch __xps/Project4_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/Project4.par
Analyzing implementation/Project4.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut Project4 & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "Project4" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4
Opened constraints file Project4.pcf.

Fri Oct 09 13:25:46 2015

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_Character_LCD_2x16_GPIO_IO_O_pin<0> is set but the tri state is not
   configured. 
DRC detected 0 errors and 7 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@bkh-ececsw'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1600e' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "project4.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Oct 09 13:36:42 2015
 make -f Project4.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp Project4.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/Project4.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
Conversion to XML complete.
xdsgen -inp Project4.xmp -report SDK\SDK_Export\hw/Project4.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_DTE.jpg.....
Rasterizing RS232_DCE.jpg.....
Rasterizing LEDs_6Bit.jpg.....
Rasterizing LEDs_1Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing Buttons_3Bit.jpg.....
Rasterizing Character_LCD_2x16.jpg.....
Rasterizing Rotary_Encoder.jpg.....
Rasterizing FLASH.jpg.....
Rasterizing DDR_SDRAM.jpg.....
Rasterizing Ethernet_MAC.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing Project4_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Fri Oct 09 13:37:16 2015
 xsdk.exe -hwspec C:\Users\jfalb1\Desktop\SDK\SDK_Export\hw\Project4.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
INFO:EDK:3692 - Change address size of ilmb_cntlr to match address size of dlmb_cntlr

********************************************************************************
At Local date and time: Fri Oct 09 15:00:34 2015
 make -f Project4.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1600efg320-4 -lang vhdl    -msg __xps/ise/xmsgprops.lst Project4.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1600efg320-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst Project4.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@bkh-ececsw'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:56 - Part 'xc3s1600e' is not a WebPack part.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - No license file was found.
          Please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/jfalb1/Desktop/Project4.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan3e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 143 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 148 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR_SDRAM -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 170 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_S3_PHY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 203 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 254 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 255 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 258 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 42000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 259 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 260 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 60000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 261 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 262 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 12000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 72000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 133 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 166 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 2.5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 301 
orig_family is spartan3e
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan3e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_6Bit	mb_plb
  (0x81440000-0x8144ffff) LEDs_1Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_4Bit	mb_plb
  (0x81480000-0x8148ffff) Character_LCD_2x16	mb_plb
  (0x814a0000-0x814affff) Buttons_3Bit	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x89000000-0x89ffffff) FLASH	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 357 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\jfalb1\Desktop\Project4.mhs line 288
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 188 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 192 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DCE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DCE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_6Bit - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_6Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_1Bit - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_1Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Buttons_3Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Buttons_3Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Character_LCD_2x16 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Character_LCD_2x16 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Rotary_Encoder - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Rotary_Encoder - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 355 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 81 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 349 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER C_TWR
   value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 757 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 759 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 760 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 761 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 762 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 763 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 764 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 765 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 767 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 785 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 786 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 790 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 791 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 792 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 793 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 796 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 797 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 798 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 809 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 831 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 832 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 833 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 834 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 835 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 836 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 837 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B32_REPEAT_CNT value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 839 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x009 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x010 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x011 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 847 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x01b -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 848 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x021 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x022 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 850 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x02d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 851 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x02e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x035 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x036 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x045 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x046 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x051 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x052 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x069 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x06a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x07d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x07e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x08d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x08e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x099 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x09a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0a9 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0aa -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0b5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0b6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0bf -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0c0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0c1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 914 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 915 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 916 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C000040080000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 917 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000041C000024140002041C000024140000141C000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 918 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 919 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001C000024140000041C000024150000041C000024140002041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000041C000024140000041C000024140000041C000024140000041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000041C000024140000041C000024140000141C000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000011E000021060000011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041C000024150000041C000024140000041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E000021060000011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000040080000001C0000001C000020140000141D000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 948 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR_SDRAM core has constraints automatically generated by XPS in
implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Users\jfalb1\Desktop\Project4.mhs
line 65 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Users\jfalb1\Desktop\Project4.mhs line 79 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\jfalb1\Desktop\Project4.mhs line 86 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\jfalb1\Desktop\Project4.mhs line 93 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte - C:\Users\jfalb1\Desktop\Project4.mhs
line 125 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dce - C:\Users\jfalb1\Desktop\Project4.mhs
line 139 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_6bit - C:\Users\jfalb1\Desktop\Project4.mhs line
153 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_1bit - C:\Users\jfalb1\Desktop\Project4.mhs line
166 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
C:\Users\jfalb1\Desktop\Project4.mhs line 179 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:buttons_3bit - C:\Users\jfalb1\Desktop\Project4.mhs
line 192 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:character_lcd_2x16 -
C:\Users\jfalb1\Desktop\Project4.mhs line 205 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:rotary_encoder - C:\Users\jfalb1\Desktop\Project4.mhs
line 218 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash - C:\Users\jfalb1\Desktop\Project4.mhs line
231 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr_sdram - C:\Users\jfalb1\Desktop\Project4.mhs line 257 -
Copying cache implementation netlist
IPNAME:xps_ethernetlite INSTANCE:ethernet_mac -
C:\Users\jfalb1\Desktop\Project4.mhs line 288 - Copying cache implementation
netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 - C:\Users\jfalb1\Desktop\Project4.mhs
line 306 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Users\jfalb1\Desktop\Project4.mhs line 341 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 353 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Users\jfalb1\Desktop\Project4.mhs line
118 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dlmb_cntlr - C:\Users\jfalb1\Desktop\Project4.mhs line 100 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\Users\jfalb1\Desktop\Project4.mhs line 109 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\Users\jfalb1\Desktop\Project4.mhs line 118 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\Users\jfalb1\Desktop\Project4.mhs line 316 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/jfalb1/Desktop/implementation/clock_generator_0_wrapper/clock_generato
r_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Project4.ucf file.

Rebuilding cache ...

Total run time: 45.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "Project4_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1600efg320-4 -implement xflow.opt Project4.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1600efg320-4 -implement xflow.opt
Project4.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/jfalb1/Desktop/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/jfalb1/Desktop/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1600efg320-4 -nt timestamp -bm Project4.bmm
"C:/Users/jfalb1/Desktop/implementation/Project4.ngc" -uc Project4.ucf
Project4.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s1600efg320-4 -nt timestamp -bm Project4.bmm
C:/Users/jfalb1/Desktop/implementation/Project4.ngc -uc Project4.ucf
Project4.ngd

Reading NGO file "C:/Users/jfalb1/Desktop/implementation/Project4.ngc" ...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/mb_plb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ilmb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rs232_dte_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rs232_dce_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/leds_6bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/leds_1bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dip_switches_4bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/buttons_3bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/character_lcd_2x16_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rotary_encoder_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/flash_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ddr_sdram_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/mdm_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/proc_sys_reset_0_wrapper.ngc"...
Applying constraints in
"C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ncf" to module
"Ethernet_MAC"...
Checking Constraint Associations...
WARNING:NgdBuild:1445 - No net associated with
   fpga_0_Ethernet_MAC_PHY_rx_clk_pin from OFFSET constraint <OFFSET = IN 6.000
   BEFORE  "fpga_0_Ethernet_MAC_PHY_rx_clk_pin";>
   [C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ncf(3)]
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Project4.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" TS_sys_clk_pin HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK2X: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin *
   2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns HIGH 50>

WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [Project4.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [Project4.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_
   iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"                
         IOB = TRUE;> [Project4.ucf(427)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_iob"   IOB = TRUE;> [Project4.ucf(423)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [Project4.ucf(422)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [Project4.ucf(422)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"       
         IOB = TRUE;> [Project4.ucf(425)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"       
         IOB = TRUE;> [Project4.ucf(424)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"        
         IOB = TRUE;> [Project4.ucf(426)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
Done...

Processing BMM file "Project4.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin * 2 HIGH
   50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[30].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[29].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[28].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[27].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[26].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[25].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[24].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[23].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[22].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[21].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[20].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[19].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[18].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[17].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[16].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[15].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[14].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[13].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[12].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[11].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[10].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[9].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[8].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[7].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[6].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[5].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[4].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[3].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[2].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[1].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[0].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/u31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 157

Writing NGD file "Project4.ngd" ...
Total REAL time to NGDBUILD completion:  30 sec
Total CPU time to NGDBUILD completion:   29 sec

Writing NGDBUILD log file "Project4.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Project4_map.ncd -pr b -ol high -timing -detail Project4.ngd
Project4.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1600efg320-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@bkh-ececsw'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1600e' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<1>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<0>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<11>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<10>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<12>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<13>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<14>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<16>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<17>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<18>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<19>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<20>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<2>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<21>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<22>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<23>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<24>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<25>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<26>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<27>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<28>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<29>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<30>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<3>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<31>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<4>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<5>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<6>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<7>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<8>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<9>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay3" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay4" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay1" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay2" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<7>" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<23>" has been discarded, because the net was optimized
   out of the design.
Writing file Project4_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
ERROR:Pack:2310 - Too many comps of type "RAMB16" found to fit this device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the
   Design Summary section to see which resource requirement for your design
   exceeds the resources available in the device. Note that the number of slices
   reported may not be reflected accurately as their packing might not have been
   completed.

Mapping completed.
See MAP report file "Project4_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :  44
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/Project4_routed] Error 1
Done!
INFO:EDK:3692 - Change address size of ilmb_cntlr to match address size of dlmb_cntlr
INFO:EDK:3692 - Change address size of ilmb_cntlr to match address size of dlmb_cntlr

********************************************************************************
At Local date and time: Fri Oct 09 15:07:52 2015
 make -f Project4.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1600efg320-4 -lang vhdl    -msg __xps/ise/xmsgprops.lst Project4.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1600efg320-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst Project4.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@bkh-ececsw'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:56 - Part 'xc3s1600e' is not a WebPack part.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - No license file was found.
          Please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/jfalb1/Desktop/Project4.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan3e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 143 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 148 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR_SDRAM -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 170 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_S3_PHY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 203 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 254 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 255 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 258 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 42000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 259 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 260 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 60000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 261 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 262 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 12000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 72000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 133 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 166 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 2.5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 301 
orig_family is spartan3e
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan3e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_6Bit	mb_plb
  (0x81440000-0x8144ffff) LEDs_1Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_4Bit	mb_plb
  (0x81480000-0x8148ffff) Character_LCD_2x16	mb_plb
  (0x814a0000-0x814affff) Buttons_3Bit	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x89000000-0x89ffffff) FLASH	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 357 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\jfalb1\Desktop\Project4.mhs line 288
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 188 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 192 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DCE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DCE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_6Bit - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_6Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_1Bit - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_1Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Buttons_3Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Buttons_3Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Character_LCD_2x16 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Character_LCD_2x16 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Rotary_Encoder - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Rotary_Encoder - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 355 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 81 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 349 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER C_TWR
   value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 757 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 759 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 760 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 761 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 762 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 763 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 764 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 765 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 767 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 785 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 786 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 790 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 791 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 792 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 793 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 796 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 797 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 798 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 809 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 831 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 832 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 833 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 834 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 835 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 836 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 837 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B32_REPEAT_CNT value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 839 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x009 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x010 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x011 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 847 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x01b -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 848 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x021 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x022 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 850 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x02d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 851 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x02e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x035 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x036 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x045 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x046 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x051 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x052 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x069 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x06a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x07d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x07e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x08d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x08e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x099 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x09a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0a9 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0aa -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0b5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0b6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0bf -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0c0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0c1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 914 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 915 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 916 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C000040080000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 917 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000041C000024140002041C000024140000141C000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 918 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 919 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001C000024140000041C000024150000041C000024140002041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000041C000024140000041C000024140000041C000024140000041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000041C000024140000041C000024140000141C000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000011E000021060000011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041C000024150000041C000024140000041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E000021060000011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000040080000001C0000001C000020140000141D000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 948 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR_SDRAM core has constraints automatically generated by XPS in
implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Users\jfalb1\Desktop\Project4.mhs
line 65 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Users\jfalb1\Desktop\Project4.mhs line 79 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\jfalb1\Desktop\Project4.mhs line 86 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\jfalb1\Desktop\Project4.mhs line 93 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Users\jfalb1\Desktop\Project4.mhs line 100 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Users\jfalb1\Desktop\Project4.mhs line 109 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Users\jfalb1\Desktop\Project4.mhs line
118 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte - C:\Users\jfalb1\Desktop\Project4.mhs
line 125 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dce - C:\Users\jfalb1\Desktop\Project4.mhs
line 139 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_6bit - C:\Users\jfalb1\Desktop\Project4.mhs line
153 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_1bit - C:\Users\jfalb1\Desktop\Project4.mhs line
166 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
C:\Users\jfalb1\Desktop\Project4.mhs line 179 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:buttons_3bit - C:\Users\jfalb1\Desktop\Project4.mhs
line 192 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:character_lcd_2x16 -
C:\Users\jfalb1\Desktop\Project4.mhs line 205 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:rotary_encoder - C:\Users\jfalb1\Desktop\Project4.mhs
line 218 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash - C:\Users\jfalb1\Desktop\Project4.mhs line
231 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr_sdram - C:\Users\jfalb1\Desktop\Project4.mhs line 257 -
Copying cache implementation netlist
IPNAME:xps_ethernetlite INSTANCE:ethernet_mac -
C:\Users\jfalb1\Desktop\Project4.mhs line 288 - Copying cache implementation
netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 - C:\Users\jfalb1\Desktop\Project4.mhs
line 306 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Users\jfalb1\Desktop\Project4.mhs line 341 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 353 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Users\jfalb1\Desktop\Project4.mhs line
118 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\Users\jfalb1\Desktop\Project4.mhs line 316 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/jfalb1/Desktop/implementation/clock_generator_0_wrapper/clock_generato
r_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Project4.ucf file.

Rebuilding cache ...

Total run time: 21.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "Project4_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1600efg320-4 -implement xflow.opt Project4.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1600efg320-4 -implement xflow.opt
Project4.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/jfalb1/Desktop/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/jfalb1/Desktop/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1600efg320-4 -nt timestamp -bm Project4.bmm
"C:/Users/jfalb1/Desktop/implementation/Project4.ngc" -uc Project4.ucf
Project4.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s1600efg320-4 -nt timestamp -bm Project4.bmm
C:/Users/jfalb1/Desktop/implementation/Project4.ngc -uc Project4.ucf
Project4.ngd

Reading NGO file "C:/Users/jfalb1/Desktop/implementation/Project4.ngc" ...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/mb_plb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ilmb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rs232_dte_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rs232_dce_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/leds_6bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/leds_1bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dip_switches_4bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/buttons_3bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/character_lcd_2x16_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rotary_encoder_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/flash_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ddr_sdram_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/mdm_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/proc_sys_reset_0_wrapper.ngc"...
Applying constraints in
"C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ncf" to module
"Ethernet_MAC"...
Checking Constraint Associations...
WARNING:NgdBuild:1445 - No net associated with
   fpga_0_Ethernet_MAC_PHY_rx_clk_pin from OFFSET constraint <OFFSET = IN 6.000
   BEFORE  "fpga_0_Ethernet_MAC_PHY_rx_clk_pin";>
   [C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ncf(3)]
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Project4.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" TS_sys_clk_pin HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK2X: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin *
   2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns HIGH 50>

WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [Project4.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [Project4.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_
   iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"                
         IOB = TRUE;> [Project4.ucf(427)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_iob"   IOB = TRUE;> [Project4.ucf(423)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [Project4.ucf(422)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [Project4.ucf(422)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"       
         IOB = TRUE;> [Project4.ucf(425)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"       
         IOB = TRUE;> [Project4.ucf(424)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"        
         IOB = TRUE;> [Project4.ucf(426)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
Done...

Processing BMM file "Project4.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin * 2 HIGH
   50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[30].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[29].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[28].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[27].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[26].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[25].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[24].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[23].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[22].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[21].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[20].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[19].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[18].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[17].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[16].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[15].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[14].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[13].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[12].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[11].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[10].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[9].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[8].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[7].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[6].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[5].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[4].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[3].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[2].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[1].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[0].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/u31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 157

Writing NGD file "Project4.ngd" ...
Total REAL time to NGDBUILD completion:  29 sec
Total CPU time to NGDBUILD completion:   29 sec

Writing NGDBUILD log file "Project4.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Project4_map.ncd -pr b -ol high -timing -detail Project4.ngd
Project4.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1600efg320-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@bkh-ececsw'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1600e' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<1>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<0>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<11>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<10>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<12>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<13>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<14>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<16>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<17>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<18>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<19>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<20>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<2>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<21>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<22>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<23>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<24>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<25>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<26>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<27>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<28>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<29>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<30>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<3>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<31>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<4>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<5>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<6>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<7>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<8>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<9>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay3" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay4" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay1" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay2" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<7>" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<23>" has been discarded, because the net was optimized
   out of the design.
Writing file Project4_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
ERROR:Pack:2310 - Too many comps of type "RAMB16" found to fit this device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the
   Design Summary section to see which resource requirement for your design
   exceeds the resources available in the device. Note that the number of slices
   reported may not be reflected accurately as their packing might not have been
   completed.

Mapping completed.
See MAP report file "Project4_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :  44
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/Project4_routed] Error 1
Done!
INFO:EDK:3692 - Change address size of ilmb_cntlr to match address size of dlmb_cntlr
INFO:EDK:3692 - Change address size of ilmb_cntlr to match address size of dlmb_cntlr

********************************************************************************
At Local date and time: Fri Oct 09 15:26:00 2015
 make -f Project4.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp Project4.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/Project4.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
Conversion to XML complete.
xdsgen -inp Project4.xmp -report SDK\SDK_Export\hw/Project4.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_DTE.jpg.....
Rasterizing RS232_DCE.jpg.....
Rasterizing LEDs_6Bit.jpg.....
Rasterizing LEDs_1Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing Buttons_3Bit.jpg.....
Rasterizing Character_LCD_2x16.jpg.....
Rasterizing Rotary_Encoder.jpg.....
Rasterizing FLASH.jpg.....
Rasterizing DDR_SDRAM.jpg.....
Rasterizing Ethernet_MAC.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing Project4_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1600efg320-4 -lang vhdl    -msg __xps/ise/xmsgprops.lst Project4.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1600efg320-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst Project4.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@bkh-ececsw'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:56 - Part 'xc3s1600e' is not a WebPack part.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - No license file was found.
          Please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/jfalb1/Desktop/Project4.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan3e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 143 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 148 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR_SDRAM -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 170 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_S3_PHY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 203 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 254 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 255 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 258 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 42000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 259 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 260 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 60000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 261 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 262 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 12000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 72000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 133 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 166 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 2.5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 301 
orig_family is spartan3e
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan3e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_6Bit	mb_plb
  (0x81440000-0x8144ffff) LEDs_1Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_4Bit	mb_plb
  (0x81480000-0x8148ffff) Character_LCD_2x16	mb_plb
  (0x814a0000-0x814affff) Buttons_3Bit	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x89000000-0x89ffffff) FLASH	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 357 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\jfalb1\Desktop\Project4.mhs line 288
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 188 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 192 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DCE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DCE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_6Bit - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_6Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_1Bit - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_1Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Buttons_3Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Buttons_3Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Character_LCD_2x16 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Character_LCD_2x16 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Rotary_Encoder - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Rotary_Encoder - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 355 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 81 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 349 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER C_TWR
   value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 757 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 759 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 760 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 761 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 762 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 763 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 764 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 765 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 767 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 785 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 786 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 790 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 791 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 792 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 793 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 796 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 797 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 798 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 809 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 831 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 832 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 833 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 834 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 835 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 836 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 837 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B32_REPEAT_CNT value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 839 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x009 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x010 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x011 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 847 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x01b -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 848 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x021 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x022 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 850 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x02d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 851 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x02e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x035 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x036 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x045 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x046 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x051 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x052 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x069 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x06a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x07d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x07e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x08d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x08e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x099 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x09a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0a9 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0aa -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0b5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0b6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0bf -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0c0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0c1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 914 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 915 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 916 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C000040080000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 917 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000041C000024140002041C000024140000141C000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 918 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 919 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001C000024140000041C000024150000041C000024140002041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000041C000024140000041C000024140000041C000024140000041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000041C000024140000041C000024140000141C000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000011E000021060000011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041C000024150000041C000024140000041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E000021060000011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000040080000001C0000001C000020140000141D000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 948 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR_SDRAM core has constraints automatically generated by XPS in
implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Users\jfalb1\Desktop\Project4.mhs
line 65 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Users\jfalb1\Desktop\Project4.mhs line 79 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\jfalb1\Desktop\Project4.mhs line 86 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\jfalb1\Desktop\Project4.mhs line 93 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Users\jfalb1\Desktop\Project4.mhs line 100 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Users\jfalb1\Desktop\Project4.mhs line 109 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\Users\jfalb1\Desktop\Project4.mhs line
118 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte - C:\Users\jfalb1\Desktop\Project4.mhs
line 125 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dce - C:\Users\jfalb1\Desktop\Project4.mhs
line 139 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_6bit - C:\Users\jfalb1\Desktop\Project4.mhs line
153 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_1bit - C:\Users\jfalb1\Desktop\Project4.mhs line
166 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
C:\Users\jfalb1\Desktop\Project4.mhs line 179 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:buttons_3bit - C:\Users\jfalb1\Desktop\Project4.mhs
line 192 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:character_lcd_2x16 -
C:\Users\jfalb1\Desktop\Project4.mhs line 205 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:rotary_encoder - C:\Users\jfalb1\Desktop\Project4.mhs
line 218 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash - C:\Users\jfalb1\Desktop\Project4.mhs line
231 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr_sdram - C:\Users\jfalb1\Desktop\Project4.mhs line 257 -
Copying cache implementation netlist
IPNAME:xps_ethernetlite INSTANCE:ethernet_mac -
C:\Users\jfalb1\Desktop\Project4.mhs line 288 - Copying cache implementation
netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 - C:\Users\jfalb1\Desktop\Project4.mhs
line 306 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Users\jfalb1\Desktop\Project4.mhs line 341 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 353 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Users\jfalb1\Desktop\Project4.mhs line
118 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\Users\jfalb1\Desktop\Project4.mhs line 316 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/jfalb1/Desktop/implementation/clock_generator_0_wrapper/clock_generato
r_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Project4.ucf file.

Rebuilding cache ...

Total run time: 23.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "Project4_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1600efg320-4 -implement xflow.opt Project4.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1600efg320-4 -implement xflow.opt
Project4.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/jfalb1/Desktop/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/jfalb1/Desktop/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1600efg320-4 -nt timestamp -bm Project4.bmm
"C:/Users/jfalb1/Desktop/implementation/Project4.ngc" -uc Project4.ucf
Project4.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s1600efg320-4 -nt timestamp -bm Project4.bmm
C:/Users/jfalb1/Desktop/implementation/Project4.ngc -uc Project4.ucf
Project4.ngd

Reading NGO file "C:/Users/jfalb1/Desktop/implementation/Project4.ngc" ...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/mb_plb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ilmb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rs232_dte_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rs232_dce_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/leds_6bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/leds_1bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dip_switches_4bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/buttons_3bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/character_lcd_2x16_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rotary_encoder_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/flash_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ddr_sdram_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/mdm_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/proc_sys_reset_0_wrapper.ngc"...
Applying constraints in
"C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ncf" to module
"Ethernet_MAC"...
Checking Constraint Associations...
WARNING:NgdBuild:1445 - No net associated with
   fpga_0_Ethernet_MAC_PHY_rx_clk_pin from OFFSET constraint <OFFSET = IN 6.000
   BEFORE  "fpga_0_Ethernet_MAC_PHY_rx_clk_pin";>
   [C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ncf(3)]
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Project4.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" TS_sys_clk_pin HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK2X: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin *
   2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns HIGH 50>

WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [Project4.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [Project4.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_
   iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"                
         IOB = TRUE;> [Project4.ucf(427)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_iob"   IOB = TRUE;> [Project4.ucf(423)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [Project4.ucf(422)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [Project4.ucf(422)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"       
         IOB = TRUE;> [Project4.ucf(425)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"       
         IOB = TRUE;> [Project4.ucf(424)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"        
         IOB = TRUE;> [Project4.ucf(426)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
Done...

Processing BMM file "Project4.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin * 2 HIGH
   50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[30].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[29].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[28].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[27].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[26].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[25].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[24].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[23].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[22].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[21].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[20].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[19].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[18].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[17].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[16].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[15].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[14].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[13].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[12].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[11].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[10].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[9].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[8].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[7].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[6].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[5].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[4].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[3].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[2].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[1].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[0].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/u31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 157

Writing NGD file "Project4.ngd" ...
Total REAL time to NGDBUILD completion:  29 sec
Total CPU time to NGDBUILD completion:   29 sec

Writing NGDBUILD log file "Project4.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Project4_map.ncd -pr b -ol high -timing -detail Project4.ngd
Project4.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1600efg320-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@bkh-ececsw'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1600e' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<1>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<0>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<11>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<10>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<12>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<13>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<14>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<16>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<17>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<18>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<19>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<20>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<2>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<21>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<22>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<23>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<24>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<25>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<26>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<27>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<28>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<29>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<30>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<3>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<31>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<4>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<5>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<6>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<7>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<8>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<9>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay3" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay4" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay1" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay2" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<7>" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<23>" has been discarded, because the net was optimized
   out of the design.
Writing file Project4_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
ERROR:Pack:2310 - Too many comps of type "RAMB16" found to fit this device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the
   Design Summary section to see which resource requirement for your design
   exceeds the resources available in the device. Note that the number of slices
   reported may not be reflected accurately as their packing might not have been
   completed.

Mapping completed.
See MAP report file "Project4_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :  44
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/Project4_routed] Error 1
Done!
INFO:EDK:3692 - Change address size of ilmb_cntlr to match address size of dlmb_cntlr

********************************************************************************
At Local date and time: Fri Oct 09 15:28:49 2015
 make -f Project4.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp Project4.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/Project4.xml 
Release 13.1 - psf2Edward EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
Conversion to XML complete.
xdsgen -inp Project4.xmp -report SDK\SDK_Export\hw/Project4.html  -make_docs_local
Release 13.1 - xdsgen EDK_O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_DTE.jpg.....
Rasterizing RS232_DCE.jpg.....
Rasterizing LEDs_6Bit.jpg.....
Rasterizing LEDs_1Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing Buttons_3Bit.jpg.....
Rasterizing Character_LCD_2x16.jpg.....
Rasterizing Rotary_Encoder.jpg.....
Rasterizing FLASH.jpg.....
Rasterizing DDR_SDRAM.jpg.....
Rasterizing Ethernet_MAC.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing Project4_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1600efg320-4 -lang vhdl    -msg __xps/ise/xmsgprops.lst Project4.mhs

Release 13.1 - platgen Xilinx EDK 13.1 Build EDK_O.40d
 (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1600efg320-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst Project4.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@bkh-ececsw'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:56 - Part 'xc3s1600e' is not a WebPack part.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - No license file was found.
          Please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/jfalb1/Desktop/Project4.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan3e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 143 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 148 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR_SDRAM -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 170 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_S3_PHY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 203 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 254 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 255 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 258 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 42000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 259 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 260 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 60000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 261 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 262 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 265 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 266 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 12000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 72000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 133 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 279 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 166 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 2.5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 301 
orig_family is spartan3e
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan3e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) Rotary_Encoder	mb_plb
  (0x81420000-0x8142ffff) LEDs_6Bit	mb_plb
  (0x81440000-0x8144ffff) LEDs_1Bit	mb_plb
  (0x81460000-0x8146ffff) DIP_Switches_4Bit	mb_plb
  (0x81480000-0x8148ffff) Character_LCD_2x16	mb_plb
  (0x814a0000-0x814affff) Buttons_3Bit	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_DTE	mb_plb
  (0x84020000-0x8402ffff) RS232_DCE	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x89000000-0x89ffffff) FLASH	mb_plb
  (0x8c000000-0x8fffffff) DDR_SDRAM	mb_plb
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 357 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - C:\Users\jfalb1\Desktop\Project4.mhs line 288
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 188 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 192 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_a\data
   \lmb_v10_v2_1_0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER
   C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DTE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DCE - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 71 
INFO:EDK - IPNAME: xps_uartlite, INSTANCE:RS232_DCE - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_6Bit - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_6Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_1Bit - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:LEDs_1Bit - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Buttons_3Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Buttons_3Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Character_LCD_2x16 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Character_LCD_2x16 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Rotary_Encoder - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 69 
INFO:EDK - IPNAME: xps_gpio, INSTANCE:Rotary_Encoder - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 
INFO:EDK - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 355 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 74 
INFO:EDK - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 75 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 77 
INFO:EDK - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 81 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 83 
INFO:EDK - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 84 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port
   will be driven to GND -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 230 
WARNING:EDK - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 223 
WARNING:EDK - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 224 
WARNING:EDK - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 225 
WARNING:EDK - PORT: bscan_update, CONNECTOR: bscan_update - floating connection
   -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 226 
WARNING:EDK - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 227 
WARNING:EDK - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 228 
WARNING:EDK - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 217 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 220 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 350 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 385 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_10_a\d
   ata\microblaze_v2_1_0.mpd line 386 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding
   PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 349 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER C_TWR
   value to 15000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 757 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 759 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 760 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 761 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 762 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 763 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 764 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 765 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 767 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 785 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 786 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 790 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 791 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 792 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 3 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 793 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 796 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 797 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 798 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 4 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 809 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 831 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 832 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 833 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 834 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 835 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 836 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 837 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B32_REPEAT_CNT value to 6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 839 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 14 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x009 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x010 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x011 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 847 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x01b -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 848 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x021 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x022 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 850 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x02d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 851 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x02e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x035 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x036 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x045 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x046 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x051 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x052 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x069 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x06a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x07d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x07e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x08d -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x08e -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x099 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x09a -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0a9 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0aa -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0b5 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0b6 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0bf -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0c0 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0c1 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 914 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC0000001C0000001C -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 915 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001D0000001C00000010 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 916 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C000040080000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 917 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000041C000024140002041C000024140000141C000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 918 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 919 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001C000024140000041C000024150000041C000024140002041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000041C000024140000041C000024140000041C000024140000041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000041C000024140000041C000024140000141C000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000400A0000001E0000001E0000201F0000001E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000011E000021060000011E000021060000011E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000011E000021060000011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041C000024150000041C000024140000041C00002414 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000011E000021060000011E000021060000011E00002106 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000111E0000801A0000001C000040080000001C000024140000041C00002415 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000141C000080180000001E0000001E0000400A0000001E0000001E0000201F -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E000021060000011E000021060000111E0000801A0000001C00004008 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001C0000001C000024140000141D000080180000001E0000001E0000400A -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E0000001E0000201F0000001E000021060000111E0000801A0000001C -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000040080000001C0000001C000020140000141D000080180000001E0000001E -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000400A0000001E0000001E0000001F0000001E000021060001111E0000801A -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK - IPNAME: mpmc, INSTANCE:DDR_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_03_a\data\mp
   mc_v2_1_0.mpd line 948 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR_SDRAM core has constraints automatically generated by XPS in
implementation/ddr_sdram_wrapper/ddr_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\Users\jfalb1\Desktop\Project4.mhs
line 65 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Users\jfalb1\Desktop\Project4.mhs line 79 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\jfalb1\Desktop\Project4.mhs line 86 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\jfalb1\Desktop\Project4.mhs line 93 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dte - C:\Users\jfalb1\Desktop\Project4.mhs
line 125 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_dce - C:\Users\jfalb1\Desktop\Project4.mhs
line 139 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_6bit - C:\Users\jfalb1\Desktop\Project4.mhs line
153 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_1bit - C:\Users\jfalb1\Desktop\Project4.mhs line
166 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
C:\Users\jfalb1\Desktop\Project4.mhs line 179 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:buttons_3bit - C:\Users\jfalb1\Desktop\Project4.mhs
line 192 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:character_lcd_2x16 -
C:\Users\jfalb1\Desktop\Project4.mhs line 205 - Copying cache implementation
netlist
IPNAME:xps_gpio INSTANCE:rotary_encoder - C:\Users\jfalb1\Desktop\Project4.mhs
line 218 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash - C:\Users\jfalb1\Desktop\Project4.mhs line
231 - Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr_sdram - C:\Users\jfalb1\Desktop\Project4.mhs line 257 -
Copying cache implementation netlist
IPNAME:xps_ethernetlite INSTANCE:ethernet_mac -
C:\Users\jfalb1\Desktop\Project4.mhs line 288 - Copying cache implementation
netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 - C:\Users\jfalb1\Desktop\Project4.mhs
line 306 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Users\jfalb1\Desktop\Project4.mhs line 341 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 353 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\Users\jfalb1\Desktop\Project4.mhs line
118 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 316 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dlmb_cntlr - C:\Users\jfalb1\Desktop\Project4.mhs line 100 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr - C:\Users\jfalb1\Desktop\Project4.mhs line 109 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram - C:\Users\jfalb1\Desktop\Project4.mhs line 118 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 - C:\Users\jfalb1\Desktop\Project4.mhs line 316 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\jfalb1\Desktop\Project4.mhs line 316 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc3s1600efg320-4 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Users/jfalb1/Desktop/implementation/clock_generator_0_wrapper/clock_generato
r_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/Project4.ucf file.

Rebuilding cache ...

Total run time: 36.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "Project4_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1600efg320-4 -implement xflow.opt Project4.ngc
Release 13.1 - Xflow O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1600efg320-4 -implement xflow.opt
Project4.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/jfalb1/Desktop/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/jfalb1/Desktop/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1600efg320-4 -nt timestamp -bm Project4.bmm
"C:/Users/jfalb1/Desktop/implementation/Project4.ngc" -uc Project4.ucf
Project4.ngd 
#----------------------------------------------#
Release 13.1 - ngdbuild O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc3s1600efg320-4 -nt timestamp -bm Project4.bmm
C:/Users/jfalb1/Desktop/implementation/Project4.ngc -uc Project4.ucf
Project4.ngd

Reading NGO file "C:/Users/jfalb1/Desktop/implementation/Project4.ngc" ...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/mb_plb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ilmb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rs232_dte_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rs232_dce_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/leds_6bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/leds_1bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/dip_switches_4bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/buttons_3bit_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/character_lcd_2x16_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/rotary_encoder_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/flash_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ddr_sdram_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/mdm_0_wrapper.ngc"...
Loading design module
"C:/Users/jfalb1/Desktop/implementation/proc_sys_reset_0_wrapper.ngc"...
Applying constraints in
"C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ncf" to module
"Ethernet_MAC"...
Checking Constraint Associations...
WARNING:NgdBuild:1445 - No net associated with
   fpga_0_Ethernet_MAC_PHY_rx_clk_pin from OFFSET constraint <OFFSET = IN 6.000
   BEFORE  "fpga_0_Ethernet_MAC_PHY_rx_clk_pin";>
   [C:/Users/jfalb1/Desktop/implementation/ethernet_mac_wrapper.ncf(3)]
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Project4.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK0" TS_sys_clk_pin HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK2X: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin *
   2 HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X', was
   traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 2.5 ns HIGH 50>

WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [Project4.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_iob*"    IOB = TRUE;> [Project4.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_div/dqs_rst_
   iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"                
         IOB = TRUE;> [Project4.ucf(427)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_iob"   IOB = TRUE;> [Project4.ucf(423)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [Project4.ucf(422)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_iob"     IOB = TRUE;> [Project4.ucf(422)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].addr_iob" IOB = TRUE;> [Project4.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"       
         IOB = TRUE;> [Project4.ucf(425)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"       
         IOB = TRUE;> [Project4.ucf(424)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on
   the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/controller_
   iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"        
         IOB = TRUE;> [Project4.ucf(426)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST
   /Project4/EXPANDED/Project4/DDR_SDRAM/DDR_SDRAM\/mpmc_core_0\/gen_s3_ddr_phy.
   mpmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/iobs/datapath_io
   bs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*"      IOB = TRUE;> [Project4.ucf(420)].
Done...

Processing BMM file "Project4.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" TS_sys_clk_pin * 2 HIGH
   50>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[30].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[29].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[28].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[27].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[26].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[25].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[24].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[23].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[22].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[21].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[20].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[19].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[18].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[17].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[16].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[15].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[14].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[13].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[12].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[11].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[10].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[9].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[8].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[7].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[6].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[5].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[4].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[3].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[2].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[1].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/gen_tap2[0].u' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/u31' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 157

Writing NGD file "Project4.ngd" ...
Total REAL time to NGDBUILD completion:  29 sec
Total CPU time to NGDBUILD completion:   29 sec

Writing NGDBUILD log file "Project4.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o Project4_map.ncd -pr b -ol high -timing -detail Project4.ngd
Project4.pcf 
#----------------------------------------------#
Release 13.1 - Map O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1600efg320-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@bkh-ececsw'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1600e' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<1>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<0>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<11>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<10>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<12>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<13>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<14>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<16>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<17>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<18>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<19>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<20>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<2>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<21>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<22>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<23>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<24>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<25>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<26>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<27>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<28>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<29>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<30>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<3>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<31>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<4>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<5>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<6>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<7>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<8>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=3000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/flop1<9>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col0/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=200 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/gen_dqs[1]..u_dqs_delay_col1/delay2" has been discarded,
   because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay3" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay4" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay1" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=2000 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/data_
   read_controller/.rst_dqs_div_delayed/delay2" has been discarded, because the
   net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<7>" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<15>" has been discarded, because the net was optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=400 pS" on net
   "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/infrastructure/
   cal_top/tap_dly/tap<23>" has been discarded, because the net was optimized
   out of the design.
Writing file Project4_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 15 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f46bb1f6) REAL time: 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f46bb1f6) REAL time: 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:37a09f9b) REAL time: 21 secs 

Phase 4.2  Initial Clock and IO Placement



Phase 4.2  Initial Clock and IO Placement (Checksum:ce05e9a3) REAL time: 26 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:ce05e9a3) REAL time: 26 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:ce05e9a3) REAL time: 26 secs 

Phase 7.8  Global Placement
...................................
...............................................................
.........................
......................................
................
................
................
Phase 7.8  Global Placement (Checksum:3cc06111) REAL time: 56 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3cc06111) REAL time: 56 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:9eb72d31) REAL time: 1 mins 18 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:9eb72d31) REAL time: 1 mins 19 secs 

Total REAL time to Placer completion: 1 mins 20 secs 
Total CPU  time to Placer completion: 1 mins 18 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   51
Logic Utilization:
  Number of Slice Flip Flops:         4,289 out of  29,504   14
  Number of 4 input LUTs:             4,772 out of  29,504   16
Logic Distribution:
  Number of occupied Slices:          4,333 out of  14,752   29
    Number of Slices containing only related logic:   4,333 out of   4,333 100
    Number of Slices containing unrelated logic:          0 out of   4,333   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       4,923 out of  29,504   16
    Number used as logic:             4,215
    Number used as a route-thru:        151
    Number used as 16x1 RAMs:             4
    Number used for Dual Port RAMs:     342
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     211

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                128 out of     250   51
    IOB Flip Flops:                     103
    IOB Master Pads:                      1
    IOB Slave Pads:                       1
  Number of ODDR2s used:                 22
    Number of DDR_ALIGNMENT = NONE       22
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of RAMB16s:                     11 out of      36   30
  Number of BUFGMUXs:                     5 out of      24   20
  Number of DCMs:                         2 out of       8   25
  Number of BSCANs:                       1 out of       1  100
  Number of MULT18X18SIOs:                3 out of      36    8

Average Fanout of Non-Clock Nets:                3.33

Peak Memory Usage:  358 MB
Total REAL time to MAP completion:  1 mins 25 secs 
Total CPU time to MAP completion:   1 mins 22 secs 

Mapping completed.
See MAP report file "Project4_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high Project4_map.ncd Project4.ncd Project4.pcf 
#----------------------------------------------#
Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: Project4.pcf.
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "Project4" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@bkh-ececsw'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1600e' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2011-02-03".



Design Summary Report:

 Number of External IOBs                         128 out of 250    51

   Number of External Input IOBs                 22

      Number of External Input IBUFs             22
        Number of LOCed External Input IBUFs     22 out of 22    100


   Number of External Output IOBs                78

      Number of External Output DIFFMs            1
        Number of LOCed External Output DIFFMs    1 out of 1     100

      Number of External Output DIFFSs            1
        Number of LOCed External Output DIFFSs    1 out of 1     100

      Number of External Output IOBs             76
        Number of LOCed External Output IOBs     76 out of 76    100


   Number of External Bidir IOBs                 28

      Number of External Bidir IOBs              28
        Number of LOCed External Bidir IOBs      28 out of 28    100


   Number of BSCANs                          1 out of 1     100
   Number of BUFGMUXs                        5 out of 24     20
   Number of DCMs                            2 out of 8      25
   Number of MULT18X18SIOs                   3 out of 36      8
   Number of RAMB16s                        11 out of 36     30
   Number of Slices                       4333 out of 14752  29
      Number of SLICEMs                    314 out of 7376    4

   Number of LOCed Slices                   52 out of 4333    1
      Number of LOCed SLICEMs               39 out of 314    12



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:2802 - Read 104 constraints.  If you are experiencing memory or runtime issues it may help to consolidate
   some of these constraints.  For more details please do a search for "timing:2802" at http://www.xilinx.com/support.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

Starting Router


Phase  1  : 29087 unrouted;      REAL time: 26 secs 

Phase  2  : 24702 unrouted;      REAL time: 27 secs 

Phase  3  : 7393 unrouted;      REAL time: 32 secs 

Phase  4  : 7411 unrouted; (Setup:0, Hold:35, Component Switching Limit:0)     REAL time: 36 secs 

Phase  5  : 0 unrouted; (Setup:338, Hold:35, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: Project4.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:338, Hold:35, Component Switching Limit:0)     REAL time: 50 secs 

Phase  7  : 0 unrouted; (Setup:338, Hold:35, Component Switching Limit:0)     REAL time: 59 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:35, Component Switching Limit:0)     REAL time: 1 mins 2 secs 

Updating file: Project4.ncd with current fully routed design.

Phase  9  : 0 unrouted; (Setup:0, Hold:35, Component Switching Limit:0)     REAL time: 1 mins 7 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:35, Component Switching Limit:0)     REAL time: 1 mins 8 secs 

Phase 11  : 0 unrouted; (Setup:0, Hold:35, Component Switching Limit:0)     REAL time: 1 mins 8 secs 

Phase 12  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase 13  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      5 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      26 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF may have excessive skew because 
      3 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 11 secs 
Total CPU time to Router completion: 1 mins 9 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF
Net Name: fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X2Y11| No   | 2680 |  0.292     |  0.552      |
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzDCM0 |  BUFGMUX_X2Y1| No   |  595 |  0.291     |  0.551      |
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHz90DCM |              |      |      |            |             |
|                   0 |  BUFGMUX_X1Y0| No   |  189 |  0.271     |  0.542      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGMUX_X1Y11| No   |  156 |  0.269     |  0.531      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      DCM1_CLK2X_BUF | BUFGMUX_X1Y10| No   |    5 |  0.153     |  0.542      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   32 |  1.350     |  3.255      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_tx_clk_pin_IBUF |         Local|      |   33 |  1.680     |  3.754      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.633     |  2.646      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   37 |  4.784     |  6.778      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<0> |         Local|      |   11 |  0.019     |  0.367      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col1<1> |         Local|      |   11 |  0.150     |  1.928      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<0> |         Local|      |   11 |  0.019     |  0.367      |
+---------------------+--------------+------+------+------------+-------------+
|DDR_SDRAM/DDR_SDRAM/ |              |      |      |            |             |
|mpmc_core_0/gen_s3_d |              |      |      |            |             |
|dr_phy.mpmc_phy_if_0 |              |      |      |            |             |
|/data_path/dqs_delay |              |      |      |            |             |
|          ed_col0<1> |         Local|      |   11 |  0.146     |  1.927      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.005ns|     0.195ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay2"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<4>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<3>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<9>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<7>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<0>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<15>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<11>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.011ns|     0.469ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<13>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.058ns|     1.942ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<8>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<10>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<12>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<14>"          |             |            |            |        |            
  MAXDELAY = 0.48 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<1>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<6>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<2>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.062ns|     0.418ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dq<5>"         M |             |            |            |        |            
  AXDELAY = 0.48 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.072ns|     1.928ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<1>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.073ns|     1.927ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<1>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.078ns|     0.122ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay1"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.078ns|     0.122ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay1"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.081ns|     0.119ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay5"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.090ns|     0.110ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay3"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.106ns|     0.354ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<1>"         MAXDELAY = 0.46 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[0]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col0/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.125ns|     0.075ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/gen_dqs[1]..u_dqs_ |             |            |            |        |            
  delay_col1/delay4"         MAXDELAY = 0.2 |             |            |            |        |            
   ns                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.131ns|     0.329ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/dqs_int_ |             |            |            |        |            
  delay_in<0>"         MAXDELAY = 0.46 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.164ns|     2.336ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.174ns|     9.826ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.609ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0"         TS_clock_generator_0_clock |             |            |            |        |            
  _generator_0_SIG_DCM1_CLK2X HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.210ns|     1.790ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.281ns|     2.219ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.405ns|     2.095ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.423ns|     2.077ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.424ns|     2.076ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.436ns|     1.564ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<1>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.446ns|     2.054ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.466ns|     2.034ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.467ns|     1.533ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<1>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.476ns|     1.524ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_ | MAXDELAY    |     0.496ns|     4.004ns|       0|           0
  s3_ddr_phy.mpmc_phy_if_0/dqs_div_rst"     |             |            |            |        |            
       MAXDELAY = 4.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.509ns|     1.491ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.509ns|     1.491ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_1_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.511ns|     1.989ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.550ns|     1.950ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.590ns|     1.910ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<1><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.618ns|     1.382ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/rst_dqs_div"       |             |            |            |        |            
     MAXDELAY = 2 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.637ns|     1.363ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.656ns|     1.344ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.673ns|     1.827ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><1>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.689ns|     1.811ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.732ns|     1.268ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/fifo_0_wr_en<0>"         MAXDELAY = 2 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.758ns|     1.742ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><2>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.788ns|     1.712ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.946ns|     1.054ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     0.969ns|     1.031ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.976ns|     8.048ns|       0|           0
  G_DCM0_CLK90 = PERIOD TIMEGRP         "cl | HOLD        |     0.984ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLK90"         TS_clock_generator_0_clo |             |            |            |        |            
  ck_generator_0_SIG_DCM1_CLK2X PHASE 2.5 n |             |            |            |        |            
  s         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.003ns|     1.497ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><3>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.040ns|     0.960ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.044ns|     0.956ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<9>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.067ns|     0.933ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.067ns|     0.933ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.093ns|     0.907ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.184ns|     1.316ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_wr_addr_out<0><0>"     |             |            |            |        |            
       MAXDELAY = 2.5 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.248ns|     0.752ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.256ns|     0.744ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<2>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.256ns|     0.744ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.263ns|     0.737ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<5>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.296ns|     0.704ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.317ns|     0.683ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<6>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.317ns|     0.683ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<3>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.318ns|     0.682ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<0>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.318ns|     0.682ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<4>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.353ns|     0.647ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.384ns|     0.616ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.384ns|     0.616ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<14>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<11>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.560ns|     0.440ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<13>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.567ns|     0.433ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<12>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.594ns|     0.406ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<15>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.594ns|     0.406ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<7>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.595ns|     0.405ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_0_data_out<10>"          |             |            |            |        |            
  MAXDELAY = 2 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.633ns|     0.367ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col0<0>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.633ns|     0.367ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/dqs_delayed_col1<0>"         MAXDELAY = |             |            |            |        |            
   2 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.636ns|     0.364ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read/fifo_1_data_out<8>"         M |             |            |            |        |            
  AXDELAY = 2 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR_SDRAM/DDR_SDRAM/mpmc_cor | MAXDELAY    |     1.928ns|     0.072ns|       0|           0
  e_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_pat |             |            |            |        |            
  h/data_read_controller/.rst_dqs_div_delay |             |            |            |        |            
  ed/delay5"         MAXDELAY = 2 ns        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_I | NETSKEW     |     2.040ns|     2.960ns|       0|           0
  BUF" MAXSKEW = 5 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.373ns|    17.417ns|       0|           0
  G_DCM1_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.734ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM1 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     3.269ns|     1.731ns|       0|           0
  BUF" MAXSKEW = 5 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     6.792ns|     3.208ns|       0|           0
  G_DCM1_CLK2X = PERIOD TIMEGRP         "cl | HOLD        |     1.001ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM | MINLOWPULSE |     5.200ns|     4.800ns|       0|           0
  1_CLK2X" TS_sys_clk_pin *         2 HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     6.480ns|    -0.480ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.223ns|     2.777ns|       0|           0
  pin" 50 MHz HIGH 50| HOLD        |     0.972ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     7.088ns|     2.912ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |     7.122ns|    19.651ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.755ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_I | SETUP       |    20.022ns|     9.196ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.746ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.652ns|            0|            0|            3|       199922|
| TS_clock_generator_0_clock_gen|     20.000ns|     17.417ns|          N/A|            0|            0|       193951|            0|
| erator_0_SIG_DCM1_CLK0        |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      4.800ns|      9.826ns|            0|            0|            3|         5968|
| erator_0_SIG_DCM1_CLK2X       |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      9.826ns|          N/A|            0|            0|         5435|            0|
|  nerator_0_SIG_DCM0_CLK0      |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      8.048ns|          N/A|            0|            0|          533|            0|
|  nerator_0_SIG_DCM0_CLK90     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 42 secs 
Total CPU time to PAR completion: 1 mins 12 secs 

Peak Memory Usage:  319 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 1

Writing design to file Project4.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml Project4.twx Project4.ncd Project4.pcf 
#----------------------------------------------#
Release 13.1 - Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "Project4" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4
INFO:Timing:2802 - Read 104 constraints.  If you are experiencing memory or
   runtime issues it may help to consolidate some of these constraints.  For
   more details please do a search for "timing:2802" at
   http://www.xilinx.com/support.
--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml Project4.twx
Project4.ncd Project4.pcf


Design file:              Project4.ncd
Physical constraint file: Project4.pcf
Device,speed:             xc3s1600e,-4 (PRODUCTION 1.27 2011-02-03)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 200201 paths, 95 nets, and 26999 connections

Design statistics:
   Minimum period:  19.651ns (Maximum frequency:  50.888MHz)
   Maximum path delay from/to any node:   2.912ns
   Maximum net delay:   4.004ns
   Maximum net skew:   2.960ns


Analysis completed Fri Oct 09 15:34:24 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 10 secs 


xflow done!
touch __xps/Project4_routed
xilperl C:/Xilinx/13.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/Project4.par
Analyzing implementation/Project4.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut Project4 & cd ..
Release 13.1 - Bitgen O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.1/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
<C:/Xilinx/13.1/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s1600e.nph' in environment
C:\Xilinx\13.1\ISE_DS\ISE\;C:\Xilinx\13.1\ISE_DS\EDK.
   "Project4" is an NCD, version 3.2, device xc3s1600e, package fg320, speed -4
Opened constraints file Project4.pcf.

Fri Oct 09 15:34:31 2015

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_s3_ddr_phy.mpmc_phy_if_0/data_path/dqs_de
   layed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[0].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Issue with pin connections and/or configuration
   on
   block:<DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_f
   ifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_
   normal.gen_normal.gen_brams[1].bram/gen_ramb16_s36_s18.bram.B>:<RAMB16_RAMB16
   B>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_Character_LCD_2x16_GPIO_IO_O_pin<0> is set but the tri state is not
   configured. 
DRC detected 0 errors and 7 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@bkh-ececsw'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc3s1600e' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "project4.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Oct 09 15:34:59 2015
 xsdk.exe -hwspec C:\Users\jfalb1\Desktop\SDK\SDK_Export\hw\Project4.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
