#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Nov 01 15:59:54 2022
# Process ID: 14916
# Log file: E:/ISE PROJECT/NE555FINAL/planAhead_run_1/planAhead.log
# Journal file: E:/ISE PROJECT/NE555FINAL/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {E:/ISE PROJECT/NE555FINAL/pa.fromHdl.tcl}
# create_project -name NE555FINAL -dir "E:/ISE PROJECT/NE555FINAL/planAhead_run_1" -part xc3s50antqg144-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'E:/ISE PROJECT/NE555FINAL/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../NE555 FINAL CODE/count.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../NE555 FINAL CODE/top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s50antqg144-5
Using Verific elaboration
Parsing VHDL file "E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/ISE PROJECT/NE555 FINAL CODE/count.v" into library work
Analyzing Verilog file "E:/ISE PROJECT/NE555 FINAL CODE/top.v" into library work
INFO: [Designutils 20-910] Reading macro library E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockRegion.xml
Loading clock buffers from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockBuffers.xml
Loading package from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/Package.xml
Loading io standards from E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/SSORules.xml
Loading list of drcs for the architecture : E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
INFO: [Timing 38-34] Done reading timing library E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
Parsing UCF File [E:/ISE PROJECT/NE555FINAL/top.ucf]
Finished Parsing UCF File [E:/ISE PROJECT/NE555FINAL/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3d494c5d
open_rtl_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 601.395 ; gain = 114.527
update_compile_order -fileset sim_1
startgroup
set_property package_pin P125 [get_ports clk]
endgroup
startgroup
set_property package_pin P114 [get_ports gate]
endgroup
startgroup
set_property package_pin P3 [get_ports {lcd[0]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {lcd[1]}]
endgroup
startgroup
set_property package_pin P5 [get_ports {lcd[2]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {lcd[3]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {lcd[4]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {lcd[5]}]
endgroup
set_property package_pin "" [get_ports [list  {lcd[7]}]]
startgroup
set_property package_pin P12 [get_ports {lcd[6]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {lcd[7]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {lcd[8]}]
endgroup
startgroup
set_property package_pin P19 [get_ports {lcd[9]}]
endgroup
startgroup
set_property package_pin P20 [get_ports {lcd[10]}]
endgroup
startgroup
set_property package_pin P21 [get_ports {lcd[11]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {lcd[11]} {lcd[10]} {lcd[9]} {lcd[8]} {lcd[7]} {lcd[6]} {lcd[5]} {lcd[4]} {lcd[3]} {lcd[2]} {lcd[1]} {lcd[0]}]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
save_constraints
