Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 18 13:44:54 2019
| Host         : DESKTOP-6J2BPD3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TETRIS_timing_summary_routed.rpt -pb TETRIS_timing_summary_routed.pb -rpx TETRIS_timing_summary_routed.rpx -warn_on_violation
| Design       : TETRIS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: U1/out_signal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.428        0.000                      0                    3        0.310        0.000                      0                    3        9.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_50MHz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50MHz          18.428        0.000                      0                    3        0.310        0.000                      0                    3        9.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz
  To Clock:  clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       18.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.428ns  (required time - arrival time)
  Source:                 U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/out_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.580ns (37.039%)  route 0.986ns (62.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 25.004 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.703     5.305    U1/clock
    SLICE_X4Y136         FDCE                                         r  U1/out_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.456     5.761 r  U1/out_counter_reg[1]/Q
                         net (fo=2, routed)           0.986     6.747    U1/out_counter[1]
    SLICE_X4Y136         LUT2 (Prop_lut2_I0_O)        0.124     6.871 r  U1/out_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.871    U1/out_counter[1]_i_1_n_0
    SLICE_X4Y136         FDCE                                         r  U1/out_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.582    25.004    U1/clock
    SLICE_X4Y136         FDCE                                         r  U1/out_counter_reg[1]/C
                         clock pessimism              0.301    25.305    
                         clock uncertainty           -0.035    25.270    
    SLICE_X4Y136         FDCE (Setup_fdce_C_D)        0.029    25.299    U1/out_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         25.299    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                 18.428    

Slack (MET) :             18.446ns  (required time - arrival time)
  Source:                 U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/out_signal_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.608ns (38.145%)  route 0.986ns (61.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 25.004 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.703     5.305    U1/clock
    SLICE_X4Y136         FDCE                                         r  U1/out_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.456     5.761 r  U1/out_counter_reg[1]/Q
                         net (fo=2, routed)           0.986     6.747    U1/out_counter[1]
    SLICE_X4Y136         LUT2 (Prop_lut2_I1_O)        0.152     6.899 r  U1/out_signal_i_1/O
                         net (fo=1, routed)           0.000     6.899    U1/out_signal_i_1_n_0
    SLICE_X4Y136         FDCE                                         r  U1/out_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.582    25.004    U1/clock
    SLICE_X4Y136         FDCE                                         r  U1/out_signal_reg/C
                         clock pessimism              0.301    25.305    
                         clock uncertainty           -0.035    25.270    
    SLICE_X4Y136         FDCE (Setup_fdce_C_D)        0.075    25.345    U1/out_signal_reg
  -------------------------------------------------------------------
                         required time                         25.345    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 18.446    

Slack (MET) :             18.744ns  (required time - arrival time)
  Source:                 U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/out_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.580ns (46.336%)  route 0.672ns (53.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 25.004 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.703     5.305    U1/clock
    SLICE_X4Y136         FDCE                                         r  U1/out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.456     5.761 f  U1/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.672     6.433    U1/out_counter[0]
    SLICE_X4Y136         LUT1 (Prop_lut1_I0_O)        0.124     6.557 r  U1/out_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.557    U1/out_counter[0]_i_1_n_0
    SLICE_X4Y136         FDCE                                         r  U1/out_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.582    25.004    U1/clock
    SLICE_X4Y136         FDCE                                         r  U1/out_counter_reg[0]/C
                         clock pessimism              0.301    25.305    
                         clock uncertainty           -0.035    25.270    
    SLICE_X4Y136         FDCE (Setup_fdce_C_D)        0.031    25.301    U1/out_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         25.301    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                 18.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/out_signal_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.185ns (44.361%)  route 0.232ns (55.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.593     1.512    U1/clock
    SLICE_X4Y136         FDCE                                         r  U1/out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  U1/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.885    U1/out_counter[0]
    SLICE_X4Y136         LUT2 (Prop_lut2_I0_O)        0.044     1.929 r  U1/out_signal_i_1/O
                         net (fo=1, routed)           0.000     1.929    U1/out_signal_i_1_n_0
    SLICE_X4Y136         FDCE                                         r  U1/out_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.862     2.028    U1/clock
    SLICE_X4Y136         FDCE                                         r  U1/out_signal_reg/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y136         FDCE (Hold_fdce_C_D)         0.107     1.619    U1/out_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/out_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.494%)  route 0.232ns (55.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.593     1.512    U1/clock
    SLICE_X4Y136         FDCE                                         r  U1/out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  U1/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.885    U1/out_counter[0]
    SLICE_X4Y136         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  U1/out_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.930    U1/out_counter[1]_i_1_n_0
    SLICE_X4Y136         FDCE                                         r  U1/out_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.862     2.028    U1/clock
    SLICE_X4Y136         FDCE                                         r  U1/out_counter_reg[1]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y136         FDCE (Hold_fdce_C_D)         0.091     1.603    U1/out_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/out_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.593     1.512    U1/clock
    SLICE_X4Y136         FDCE                                         r  U1/out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.141     1.653 f  U1/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.236     1.889    U1/out_counter[0]
    SLICE_X4Y136         LUT1 (Prop_lut1_I0_O)        0.045     1.934 r  U1/out_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.934    U1/out_counter[0]_i_1_n_0
    SLICE_X4Y136         FDCE                                         r  U1/out_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.862     2.028    U1/clock
    SLICE_X4Y136         FDCE                                         r  U1/out_counter_reg[0]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y136         FDCE (Hold_fdce_C_D)         0.092     1.604    U1/out_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X4Y136    U1/out_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X4Y136    U1/out_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X4Y136    U1/out_signal_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y136    U1/out_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y136    U1/out_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y136    U1/out_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y136    U1/out_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y136    U1/out_signal_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y136    U1/out_signal_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y136    U1/out_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y136    U1/out_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y136    U1/out_signal_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y136    U1/out_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y136    U1/out_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y136    U1/out_signal_reg/C



