part=xcvu190-flgb2104-2-e

[hls]
clock=3.9ns
flow_target=vivado
syn.top=dut
syn.dataflow.fifo_depth=32
package.output.syn=false
package.output.format=ip_catalog
cosim.enable_dataflow_profiling=true
cosim.enable_fifo_sizing=false
cosim.enable_tasks_with_m_axi=true
cosim.rtl=verilog
vivado.optimization_level=3
clock_uncertainty=0.2ns
syn.file=../../test/exponential/dut.cpp
syn.file=../../test/exponential/dut.h
tb.file=../../test/exponential/main.cpp
syn.cflags=-I../../templates
tb.cflags=-I../../templates
csim.code_analyzer=0
cosim.trace_level=all
cosim.tool=xsim
cosim.stable_axilite_update=0
cosim.wave_debug=0
syn.csimflags=-I../../templates