
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cal_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401e98 <.init>:
  401e98:	stp	x29, x30, [sp, #-16]!
  401e9c:	mov	x29, sp
  401ea0:	bl	402540 <tigetstr@plt+0x60>
  401ea4:	ldp	x29, x30, [sp], #16
  401ea8:	ret

Disassembly of section .plt:

0000000000401eb0 <mbrtowc@plt-0x20>:
  401eb0:	stp	x16, x30, [sp, #-16]!
  401eb4:	adrp	x16, 41b000 <tigetstr@plt+0x18b20>
  401eb8:	ldr	x17, [x16, #4088]
  401ebc:	add	x16, x16, #0xff8
  401ec0:	br	x17
  401ec4:	nop
  401ec8:	nop
  401ecc:	nop

0000000000401ed0 <mbrtowc@plt>:
  401ed0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401ed4:	ldr	x17, [x16]
  401ed8:	add	x16, x16, #0x0
  401edc:	br	x17

0000000000401ee0 <memcpy@plt>:
  401ee0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401ee4:	ldr	x17, [x16, #8]
  401ee8:	add	x16, x16, #0x8
  401eec:	br	x17

0000000000401ef0 <_exit@plt>:
  401ef0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401ef4:	ldr	x17, [x16, #16]
  401ef8:	add	x16, x16, #0x10
  401efc:	br	x17

0000000000401f00 <strtoul@plt>:
  401f00:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401f04:	ldr	x17, [x16, #24]
  401f08:	add	x16, x16, #0x18
  401f0c:	br	x17

0000000000401f10 <strlen@plt>:
  401f10:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401f14:	ldr	x17, [x16, #32]
  401f18:	add	x16, x16, #0x20
  401f1c:	br	x17

0000000000401f20 <fputs@plt>:
  401f20:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401f24:	ldr	x17, [x16, #40]
  401f28:	add	x16, x16, #0x28
  401f2c:	br	x17

0000000000401f30 <mbstowcs@plt>:
  401f30:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401f34:	ldr	x17, [x16, #48]
  401f38:	add	x16, x16, #0x30
  401f3c:	br	x17

0000000000401f40 <exit@plt>:
  401f40:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401f44:	ldr	x17, [x16, #56]
  401f48:	add	x16, x16, #0x38
  401f4c:	br	x17

0000000000401f50 <dup@plt>:
  401f50:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401f54:	ldr	x17, [x16, #64]
  401f58:	add	x16, x16, #0x40
  401f5c:	br	x17

0000000000401f60 <setupterm@plt>:
  401f60:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401f64:	ldr	x17, [x16, #72]
  401f68:	add	x16, x16, #0x48
  401f6c:	br	x17

0000000000401f70 <getegid@plt>:
  401f70:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401f74:	ldr	x17, [x16, #80]
  401f78:	add	x16, x16, #0x50
  401f7c:	br	x17

0000000000401f80 <strtoll@plt>:
  401f80:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401f84:	ldr	x17, [x16, #88]
  401f88:	add	x16, x16, #0x58
  401f8c:	br	x17

0000000000401f90 <strtod@plt>:
  401f90:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401f94:	ldr	x17, [x16, #96]
  401f98:	add	x16, x16, #0x60
  401f9c:	br	x17

0000000000401fa0 <geteuid@plt>:
  401fa0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401fa4:	ldr	x17, [x16, #104]
  401fa8:	add	x16, x16, #0x68
  401fac:	br	x17

0000000000401fb0 <ttyname@plt>:
  401fb0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401fb4:	ldr	x17, [x16, #112]
  401fb8:	add	x16, x16, #0x70
  401fbc:	br	x17

0000000000401fc0 <localtime_r@plt>:
  401fc0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401fc4:	ldr	x17, [x16, #120]
  401fc8:	add	x16, x16, #0x78
  401fcc:	br	x17

0000000000401fd0 <fgets_unlocked@plt>:
  401fd0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401fd4:	ldr	x17, [x16, #128]
  401fd8:	add	x16, x16, #0x80
  401fdc:	br	x17

0000000000401fe0 <putp@plt>:
  401fe0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401fe4:	ldr	x17, [x16, #136]
  401fe8:	add	x16, x16, #0x88
  401fec:	br	x17

0000000000401ff0 <sprintf@plt>:
  401ff0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  401ff4:	ldr	x17, [x16, #144]
  401ff8:	add	x16, x16, #0x90
  401ffc:	br	x17

0000000000402000 <getuid@plt>:
  402000:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402004:	ldr	x17, [x16, #152]
  402008:	add	x16, x16, #0x98
  40200c:	br	x17

0000000000402010 <opendir@plt>:
  402010:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402014:	ldr	x17, [x16, #160]
  402018:	add	x16, x16, #0xa0
  40201c:	br	x17

0000000000402020 <strftime@plt>:
  402020:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402024:	ldr	x17, [x16, #168]
  402028:	add	x16, x16, #0xa8
  40202c:	br	x17

0000000000402030 <__cxa_atexit@plt>:
  402030:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402034:	ldr	x17, [x16, #176]
  402038:	add	x16, x16, #0xb0
  40203c:	br	x17

0000000000402040 <fputc@plt>:
  402040:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402044:	ldr	x17, [x16, #184]
  402048:	add	x16, x16, #0xb8
  40204c:	br	x17

0000000000402050 <qsort@plt>:
  402050:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402054:	ldr	x17, [x16, #192]
  402058:	add	x16, x16, #0xc0
  40205c:	br	x17

0000000000402060 <asprintf@plt>:
  402060:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402064:	ldr	x17, [x16, #200]
  402068:	add	x16, x16, #0xc8
  40206c:	br	x17

0000000000402070 <strptime@plt>:
  402070:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402074:	ldr	x17, [x16, #208]
  402078:	add	x16, x16, #0xd0
  40207c:	br	x17

0000000000402080 <snprintf@plt>:
  402080:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402084:	ldr	x17, [x16, #216]
  402088:	add	x16, x16, #0xd8
  40208c:	br	x17

0000000000402090 <localeconv@plt>:
  402090:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402094:	ldr	x17, [x16, #224]
  402098:	add	x16, x16, #0xe0
  40209c:	br	x17

00000000004020a0 <fileno@plt>:
  4020a0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4020a4:	ldr	x17, [x16, #232]
  4020a8:	add	x16, x16, #0xe8
  4020ac:	br	x17

00000000004020b0 <localtime@plt>:
  4020b0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4020b4:	ldr	x17, [x16, #240]
  4020b8:	add	x16, x16, #0xf0
  4020bc:	br	x17

00000000004020c0 <fclose@plt>:
  4020c0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4020c4:	ldr	x17, [x16, #248]
  4020c8:	add	x16, x16, #0xf8
  4020cc:	br	x17

00000000004020d0 <getpid@plt>:
  4020d0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4020d4:	ldr	x17, [x16, #256]
  4020d8:	add	x16, x16, #0x100
  4020dc:	br	x17

00000000004020e0 <nl_langinfo@plt>:
  4020e0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4020e4:	ldr	x17, [x16, #264]
  4020e8:	add	x16, x16, #0x108
  4020ec:	br	x17

00000000004020f0 <fopen@plt>:
  4020f0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4020f4:	ldr	x17, [x16, #272]
  4020f8:	add	x16, x16, #0x110
  4020fc:	br	x17

0000000000402100 <time@plt>:
  402100:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402104:	ldr	x17, [x16, #280]
  402108:	add	x16, x16, #0x118
  40210c:	br	x17

0000000000402110 <malloc@plt>:
  402110:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402114:	ldr	x17, [x16, #288]
  402118:	add	x16, x16, #0x120
  40211c:	br	x17

0000000000402120 <wcwidth@plt>:
  402120:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402124:	ldr	x17, [x16, #296]
  402128:	add	x16, x16, #0x128
  40212c:	br	x17

0000000000402130 <__strtol_internal@plt>:
  402130:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402134:	ldr	x17, [x16, #304]
  402138:	add	x16, x16, #0x130
  40213c:	br	x17

0000000000402140 <strncmp@plt>:
  402140:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402144:	ldr	x17, [x16, #312]
  402148:	add	x16, x16, #0x138
  40214c:	br	x17

0000000000402150 <bindtextdomain@plt>:
  402150:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402154:	ldr	x17, [x16, #320]
  402158:	add	x16, x16, #0x140
  40215c:	br	x17

0000000000402160 <__libc_start_main@plt>:
  402160:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402164:	ldr	x17, [x16, #328]
  402168:	add	x16, x16, #0x148
  40216c:	br	x17

0000000000402170 <fgetc@plt>:
  402170:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402174:	ldr	x17, [x16, #336]
  402178:	add	x16, x16, #0x150
  40217c:	br	x17

0000000000402180 <memset@plt>:
  402180:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402184:	ldr	x17, [x16, #344]
  402188:	add	x16, x16, #0x158
  40218c:	br	x17

0000000000402190 <gettimeofday@plt>:
  402190:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402194:	ldr	x17, [x16, #352]
  402198:	add	x16, x16, #0x160
  40219c:	br	x17

00000000004021a0 <gmtime_r@plt>:
  4021a0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4021a4:	ldr	x17, [x16, #360]
  4021a8:	add	x16, x16, #0x168
  4021ac:	br	x17

00000000004021b0 <__strtoul_internal@plt>:
  4021b0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4021b4:	ldr	x17, [x16, #368]
  4021b8:	add	x16, x16, #0x170
  4021bc:	br	x17

00000000004021c0 <calloc@plt>:
  4021c0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4021c4:	ldr	x17, [x16, #376]
  4021c8:	add	x16, x16, #0x178
  4021cc:	br	x17

00000000004021d0 <strcasecmp@plt>:
  4021d0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4021d4:	ldr	x17, [x16, #384]
  4021d8:	add	x16, x16, #0x180
  4021dc:	br	x17

00000000004021e0 <readdir@plt>:
  4021e0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4021e4:	ldr	x17, [x16, #392]
  4021e8:	add	x16, x16, #0x188
  4021ec:	br	x17

00000000004021f0 <realloc@plt>:
  4021f0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4021f4:	ldr	x17, [x16, #400]
  4021f8:	add	x16, x16, #0x190
  4021fc:	br	x17

0000000000402200 <strdup@plt>:
  402200:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402204:	ldr	x17, [x16, #408]
  402208:	add	x16, x16, #0x198
  40220c:	br	x17

0000000000402210 <closedir@plt>:
  402210:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402214:	ldr	x17, [x16, #416]
  402218:	add	x16, x16, #0x1a0
  40221c:	br	x17

0000000000402220 <close@plt>:
  402220:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402224:	ldr	x17, [x16, #424]
  402228:	add	x16, x16, #0x1a8
  40222c:	br	x17

0000000000402230 <strrchr@plt>:
  402230:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402234:	ldr	x17, [x16, #432]
  402238:	add	x16, x16, #0x1b0
  40223c:	br	x17

0000000000402240 <__gmon_start__@plt>:
  402240:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402244:	ldr	x17, [x16, #440]
  402248:	add	x16, x16, #0x1b8
  40224c:	br	x17

0000000000402250 <mktime@plt>:
  402250:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402254:	ldr	x17, [x16, #448]
  402258:	add	x16, x16, #0x1c0
  40225c:	br	x17

0000000000402260 <abort@plt>:
  402260:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402264:	ldr	x17, [x16, #456]
  402268:	add	x16, x16, #0x1c8
  40226c:	br	x17

0000000000402270 <feof@plt>:
  402270:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402274:	ldr	x17, [x16, #464]
  402278:	add	x16, x16, #0x1d0
  40227c:	br	x17

0000000000402280 <puts@plt>:
  402280:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402284:	ldr	x17, [x16, #472]
  402288:	add	x16, x16, #0x1d8
  40228c:	br	x17

0000000000402290 <textdomain@plt>:
  402290:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402294:	ldr	x17, [x16, #480]
  402298:	add	x16, x16, #0x1e0
  40229c:	br	x17

00000000004022a0 <getopt_long@plt>:
  4022a0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4022a4:	ldr	x17, [x16, #488]
  4022a8:	add	x16, x16, #0x1e8
  4022ac:	br	x17

00000000004022b0 <strcmp@plt>:
  4022b0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4022b4:	ldr	x17, [x16, #496]
  4022b8:	add	x16, x16, #0x1f0
  4022bc:	br	x17

00000000004022c0 <warn@plt>:
  4022c0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4022c4:	ldr	x17, [x16, #504]
  4022c8:	add	x16, x16, #0x1f8
  4022cc:	br	x17

00000000004022d0 <__ctype_b_loc@plt>:
  4022d0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4022d4:	ldr	x17, [x16, #512]
  4022d8:	add	x16, x16, #0x200
  4022dc:	br	x17

00000000004022e0 <strtol@plt>:
  4022e0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4022e4:	ldr	x17, [x16, #520]
  4022e8:	add	x16, x16, #0x208
  4022ec:	br	x17

00000000004022f0 <free@plt>:
  4022f0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4022f4:	ldr	x17, [x16, #528]
  4022f8:	add	x16, x16, #0x210
  4022fc:	br	x17

0000000000402300 <__ctype_get_mb_cur_max@plt>:
  402300:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402304:	ldr	x17, [x16, #536]
  402308:	add	x16, x16, #0x218
  40230c:	br	x17

0000000000402310 <getgid@plt>:
  402310:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402314:	ldr	x17, [x16, #544]
  402318:	add	x16, x16, #0x220
  40231c:	br	x17

0000000000402320 <strncasecmp@plt>:
  402320:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402324:	ldr	x17, [x16, #552]
  402328:	add	x16, x16, #0x228
  40232c:	br	x17

0000000000402330 <vasprintf@plt>:
  402330:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402334:	ldr	x17, [x16, #560]
  402338:	add	x16, x16, #0x230
  40233c:	br	x17

0000000000402340 <strndup@plt>:
  402340:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402344:	ldr	x17, [x16, #568]
  402348:	add	x16, x16, #0x238
  40234c:	br	x17

0000000000402350 <strspn@plt>:
  402350:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402354:	ldr	x17, [x16, #576]
  402358:	add	x16, x16, #0x240
  40235c:	br	x17

0000000000402360 <strchr@plt>:
  402360:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402364:	ldr	x17, [x16, #584]
  402368:	add	x16, x16, #0x248
  40236c:	br	x17

0000000000402370 <fwrite@plt>:
  402370:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402374:	ldr	x17, [x16, #592]
  402378:	add	x16, x16, #0x250
  40237c:	br	x17

0000000000402380 <fflush@plt>:
  402380:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402384:	ldr	x17, [x16, #600]
  402388:	add	x16, x16, #0x258
  40238c:	br	x17

0000000000402390 <warnx@plt>:
  402390:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402394:	ldr	x17, [x16, #608]
  402398:	add	x16, x16, #0x260
  40239c:	br	x17

00000000004023a0 <memchr@plt>:
  4023a0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4023a4:	ldr	x17, [x16, #616]
  4023a8:	add	x16, x16, #0x268
  4023ac:	br	x17

00000000004023b0 <isatty@plt>:
  4023b0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4023b4:	ldr	x17, [x16, #624]
  4023b8:	add	x16, x16, #0x270
  4023bc:	br	x17

00000000004023c0 <wcstombs@plt>:
  4023c0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4023c4:	ldr	x17, [x16, #632]
  4023c8:	add	x16, x16, #0x278
  4023cc:	br	x17

00000000004023d0 <dcgettext@plt>:
  4023d0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4023d4:	ldr	x17, [x16, #640]
  4023d8:	add	x16, x16, #0x280
  4023dc:	br	x17

00000000004023e0 <__isoc99_sscanf@plt>:
  4023e0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4023e4:	ldr	x17, [x16, #648]
  4023e8:	add	x16, x16, #0x288
  4023ec:	br	x17

00000000004023f0 <strncpy@plt>:
  4023f0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4023f4:	ldr	x17, [x16, #656]
  4023f8:	add	x16, x16, #0x290
  4023fc:	br	x17

0000000000402400 <errx@plt>:
  402400:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402404:	ldr	x17, [x16, #664]
  402408:	add	x16, x16, #0x298
  40240c:	br	x17

0000000000402410 <iswprint@plt>:
  402410:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402414:	ldr	x17, [x16, #672]
  402418:	add	x16, x16, #0x2a0
  40241c:	br	x17

0000000000402420 <strcspn@plt>:
  402420:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402424:	ldr	x17, [x16, #680]
  402428:	add	x16, x16, #0x2a8
  40242c:	br	x17

0000000000402430 <vfprintf@plt>:
  402430:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402434:	ldr	x17, [x16, #688]
  402438:	add	x16, x16, #0x2b0
  40243c:	br	x17

0000000000402440 <printf@plt>:
  402440:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402444:	ldr	x17, [x16, #696]
  402448:	add	x16, x16, #0x2b8
  40244c:	br	x17

0000000000402450 <__assert_fail@plt>:
  402450:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402454:	ldr	x17, [x16, #704]
  402458:	add	x16, x16, #0x2c0
  40245c:	br	x17

0000000000402460 <__errno_location@plt>:
  402460:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402464:	ldr	x17, [x16, #712]
  402468:	add	x16, x16, #0x2c8
  40246c:	br	x17

0000000000402470 <getenv@plt>:
  402470:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402474:	ldr	x17, [x16, #720]
  402478:	add	x16, x16, #0x2d0
  40247c:	br	x17

0000000000402480 <tigetnum@plt>:
  402480:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402484:	ldr	x17, [x16, #728]
  402488:	add	x16, x16, #0x2d8
  40248c:	br	x17

0000000000402490 <fprintf@plt>:
  402490:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  402494:	ldr	x17, [x16, #736]
  402498:	add	x16, x16, #0x2e0
  40249c:	br	x17

00000000004024a0 <err@plt>:
  4024a0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4024a4:	ldr	x17, [x16, #744]
  4024a8:	add	x16, x16, #0x2e8
  4024ac:	br	x17

00000000004024b0 <ioctl@plt>:
  4024b0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4024b4:	ldr	x17, [x16, #752]
  4024b8:	add	x16, x16, #0x2f0
  4024bc:	br	x17

00000000004024c0 <setlocale@plt>:
  4024c0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4024c4:	ldr	x17, [x16, #760]
  4024c8:	add	x16, x16, #0x2f8
  4024cc:	br	x17

00000000004024d0 <ferror@plt>:
  4024d0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4024d4:	ldr	x17, [x16, #768]
  4024d8:	add	x16, x16, #0x300
  4024dc:	br	x17

00000000004024e0 <tigetstr@plt>:
  4024e0:	adrp	x16, 41c000 <tigetstr@plt+0x19b20>
  4024e4:	ldr	x17, [x16, #776]
  4024e8:	add	x16, x16, #0x308
  4024ec:	br	x17

Disassembly of section .text:

00000000004024f0 <.text>:
  4024f0:	mov	x29, #0x0                   	// #0
  4024f4:	mov	x30, #0x0                   	// #0
  4024f8:	mov	x5, x0
  4024fc:	ldr	x1, [sp]
  402500:	add	x2, sp, #0x8
  402504:	mov	x6, sp
  402508:	movz	x0, #0x0, lsl #48
  40250c:	movk	x0, #0x0, lsl #32
  402510:	movk	x0, #0x40, lsl #16
  402514:	movk	x0, #0x25fc
  402518:	movz	x3, #0x0, lsl #48
  40251c:	movk	x3, #0x0, lsl #32
  402520:	movk	x3, #0x40, lsl #16
  402524:	movk	x3, #0x9d70
  402528:	movz	x4, #0x0, lsl #48
  40252c:	movk	x4, #0x0, lsl #32
  402530:	movk	x4, #0x40, lsl #16
  402534:	movk	x4, #0x9df0
  402538:	bl	402160 <__libc_start_main@plt>
  40253c:	bl	402260 <abort@plt>
  402540:	adrp	x0, 41b000 <tigetstr@plt+0x18b20>
  402544:	ldr	x0, [x0, #4064]
  402548:	cbz	x0, 402550 <tigetstr@plt+0x70>
  40254c:	b	402240 <__gmon_start__@plt>
  402550:	ret
  402554:	nop
  402558:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  40255c:	add	x0, x0, #0x448
  402560:	adrp	x1, 41c000 <tigetstr@plt+0x19b20>
  402564:	add	x1, x1, #0x448
  402568:	cmp	x1, x0
  40256c:	b.eq	402584 <tigetstr@plt+0xa4>  // b.none
  402570:	adrp	x1, 409000 <tigetstr@plt+0x6b20>
  402574:	ldr	x1, [x1, #3624]
  402578:	cbz	x1, 402584 <tigetstr@plt+0xa4>
  40257c:	mov	x16, x1
  402580:	br	x16
  402584:	ret
  402588:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  40258c:	add	x0, x0, #0x448
  402590:	adrp	x1, 41c000 <tigetstr@plt+0x19b20>
  402594:	add	x1, x1, #0x448
  402598:	sub	x1, x1, x0
  40259c:	lsr	x2, x1, #63
  4025a0:	add	x1, x2, x1, asr #3
  4025a4:	cmp	xzr, x1, asr #1
  4025a8:	asr	x1, x1, #1
  4025ac:	b.eq	4025c4 <tigetstr@plt+0xe4>  // b.none
  4025b0:	adrp	x2, 409000 <tigetstr@plt+0x6b20>
  4025b4:	ldr	x2, [x2, #3632]
  4025b8:	cbz	x2, 4025c4 <tigetstr@plt+0xe4>
  4025bc:	mov	x16, x2
  4025c0:	br	x16
  4025c4:	ret
  4025c8:	stp	x29, x30, [sp, #-32]!
  4025cc:	mov	x29, sp
  4025d0:	str	x19, [sp, #16]
  4025d4:	adrp	x19, 41c000 <tigetstr@plt+0x19b20>
  4025d8:	ldrb	w0, [x19, #1136]
  4025dc:	cbnz	w0, 4025ec <tigetstr@plt+0x10c>
  4025e0:	bl	402558 <tigetstr@plt+0x78>
  4025e4:	mov	w0, #0x1                   	// #1
  4025e8:	strb	w0, [x19, #1136]
  4025ec:	ldr	x19, [sp, #16]
  4025f0:	ldp	x29, x30, [sp], #32
  4025f4:	ret
  4025f8:	b	402588 <tigetstr@plt+0xa8>
  4025fc:	str	d8, [sp, #-112]!
  402600:	stp	x29, x30, [sp, #16]
  402604:	stp	x28, x27, [sp, #32]
  402608:	stp	x26, x25, [sp, #48]
  40260c:	stp	x24, x23, [sp, #64]
  402610:	stp	x22, x21, [sp, #80]
  402614:	stp	x20, x19, [sp, #96]
  402618:	mov	x29, sp
  40261c:	sub	sp, sp, #0x280
  402620:	mov	x20, x1
  402624:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402628:	mov	w21, w0
  40262c:	add	x1, x1, #0x594
  402630:	mov	w0, #0x6                   	// #6
  402634:	bl	4024c0 <setlocale@plt>
  402638:	adrp	x19, 40a000 <tigetstr@plt+0x7b20>
  40263c:	add	x19, x19, #0x34d
  402640:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402644:	add	x1, x1, #0x358
  402648:	mov	x0, x19
  40264c:	bl	402150 <bindtextdomain@plt>
  402650:	mov	x0, x19
  402654:	bl	402290 <textdomain@plt>
  402658:	adrp	x0, 404000 <tigetstr@plt+0x1b20>
  40265c:	add	x0, x0, #0xfc4
  402660:	bl	409df8 <tigetstr@plt+0x7918>
  402664:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  402668:	add	x0, x0, #0x36a
  40266c:	bl	402470 <getenv@plt>
  402670:	cbz	x0, 402704 <tigetstr@plt+0x224>
  402674:	add	x2, sp, #0x148
  402678:	mov	w1, #0x1                   	// #1
  40267c:	bl	401f60 <setupterm@plt>
  402680:	ldr	w8, [sp, #328]
  402684:	cmp	w0, #0x0
  402688:	cset	w9, eq  // eq = none
  40268c:	adrp	x19, 41c000 <tigetstr@plt+0x19b20>
  402690:	cmp	w8, #0x1
  402694:	cset	w8, eq  // eq = none
  402698:	ands	w8, w9, w8
  40269c:	str	w8, [x19, #1140]
  4026a0:	b.eq	402704 <tigetstr@plt+0x224>  // b.none
  4026a4:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4026a8:	add	x0, x0, #0x36f
  4026ac:	bl	4024e0 <tigetstr@plt>
  4026b0:	add	x8, x0, #0x1
  4026b4:	cmp	x8, #0x2
  4026b8:	b.cs	4026c4 <tigetstr@plt+0x1e4>  // b.hs, b.nlast
  4026bc:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4026c0:	add	x0, x0, #0x594
  4026c4:	ldr	w8, [x19, #1140]
  4026c8:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  4026cc:	str	x0, [x9, #1072]
  4026d0:	cbz	w8, 4026e4 <tigetstr@plt+0x204>
  4026d4:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4026d8:	add	x0, x0, #0x374
  4026dc:	bl	4024e0 <tigetstr@plt>
  4026e0:	b	4026e8 <tigetstr@plt+0x208>
  4026e4:	mov	x0, xzr
  4026e8:	add	x8, x0, #0x1
  4026ec:	cmp	x8, #0x2
  4026f0:	b.cs	4026fc <tigetstr@plt+0x21c>  // b.hs, b.nlast
  4026f4:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4026f8:	add	x0, x0, #0x594
  4026fc:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402700:	str	x0, [x8, #1080]
  402704:	mov	w0, #0x66                  	// #102
  402708:	movk	w0, #0x2, lsl #16
  40270c:	mov	w22, #0x66                  	// #102
  402710:	movk	w22, #0x2, lsl #16
  402714:	bl	4020e0 <nl_langinfo@plt>
  402718:	mov	w8, #0x851f                	// #34079
  40271c:	movk	w8, #0x51eb, lsl #16
  402720:	smull	x11, w0, w8
  402724:	lsr	x12, x11, #32
  402728:	lsr	x11, x11, #63
  40272c:	mov	w10, #0x8bad                	// #35757
  402730:	add	w11, w11, w12, asr #5
  402734:	movk	w10, #0x68db, lsl #16
  402738:	smull	x8, w11, w8
  40273c:	smull	x10, w0, w10
  402740:	lsr	x12, x8, #32
  402744:	lsr	x8, x8, #63
  402748:	mov	w9, #0x64                  	// #100
  40274c:	add	w8, w8, w12, asr #5
  402750:	lsr	x12, x10, #32
  402754:	lsr	x10, x10, #63
  402758:	msub	w0, w11, w9, w0
  40275c:	msub	w1, w8, w9, w11
  402760:	add	w2, w10, w12, asr #12
  402764:	bl	4039b0 <tigetstr@plt+0x14d0>
  402768:	mov	w19, w0
  40276c:	add	w0, w22, #0x2
  402770:	bl	4020e0 <nl_langinfo@plt>
  402774:	ldrsb	w8, [x0]
  402778:	mov	w9, #0x2493                	// #9363
  40277c:	movk	w9, #0x9249, lsl #16
  402780:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  402784:	add	w8, w19, w8
  402788:	sub	w8, w8, #0x1
  40278c:	smull	x9, w8, w9
  402790:	lsr	x9, x9, #32
  402794:	add	w9, w9, w8
  402798:	asr	w10, w9, #2
  40279c:	add	w9, w10, w9, lsr #31
  4027a0:	sub	w9, w9, w9, lsl #3
  4027a4:	adrp	x3, 409000 <tigetstr@plt+0x6b20>
  4027a8:	add	w8, w8, w9
  4027ac:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  4027b0:	add	x2, x2, #0x379
  4027b4:	add	x3, x3, #0xf68
  4027b8:	mov	w0, w21
  4027bc:	mov	x1, x20
  4027c0:	mov	x4, xzr
  4027c4:	str	w8, [x9, #1012]
  4027c8:	bl	4022a0 <getopt_long@plt>
  4027cc:	cmn	w0, #0x1
  4027d0:	b.eq	402a70 <tigetstr@plt+0x590>  // b.none
  4027d4:	adrp	x8, 409000 <tigetstr@plt+0x6b20>
  4027d8:	ldr	d8, [x8, #3640]
  4027dc:	adrp	x28, 409000 <tigetstr@plt+0x6b20>
  4027e0:	adrp	x22, 40a000 <tigetstr@plt+0x7b20>
  4027e4:	adrp	x23, 409000 <tigetstr@plt+0x6b20>
  4027e8:	adrp	x24, 40a000 <tigetstr@plt+0x7b20>
  4027ec:	mov	w26, wzr
  4027f0:	mov	w27, wzr
  4027f4:	add	x28, x28, #0xec4
  4027f8:	add	x22, x22, #0x379
  4027fc:	add	x23, x23, #0xf68
  402800:	add	x24, x24, #0x16c
  402804:	str	wzr, [sp, #12]
  402808:	cmp	w0, #0x59
  40280c:	mov	w8, w27
  402810:	b.ge	402848 <tigetstr@plt+0x368>  // b.tcont
  402814:	mov	w27, w8
  402818:	sub	w8, w0, #0x31
  40281c:	cmp	w8, #0x51
  402820:	b.hi	4038c0 <tigetstr@plt+0x13e0>  // b.pmore
  402824:	adr	x9, 402838 <tigetstr@plt+0x358>
  402828:	ldrh	w10, [x28, x8, lsl #1]
  40282c:	add	x9, x9, x10, lsl #2
  402830:	mov	w25, #0x1                   	// #1
  402834:	br	x9
  402838:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  40283c:	mov	w9, #0x1                   	// #1
  402840:	str	w9, [x8, #1000]
  402844:	b	402a44 <tigetstr@plt+0x564>
  402848:	mov	w10, #0x59                  	// #89
  40284c:	mov	x9, x24
  402850:	cmp	w10, w0
  402854:	b.eq	40286c <tigetstr@plt+0x38c>  // b.none
  402858:	ldr	w10, [x9], #4
  40285c:	cbz	w10, 402814 <tigetstr@plt+0x334>
  402860:	cmp	w10, w0
  402864:	b.le	402850 <tigetstr@plt+0x370>
  402868:	b	402814 <tigetstr@plt+0x334>
  40286c:	mov	w27, w0
  402870:	cbz	w8, 402818 <tigetstr@plt+0x338>
  402874:	cmp	w8, w0
  402878:	mov	w27, w0
  40287c:	b.eq	402818 <tigetstr@plt+0x338>  // b.none
  402880:	b	4036f8 <tigetstr@plt+0x1218>
  402884:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402888:	ldr	x19, [x8, #1104]
  40288c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402890:	add	x1, x1, #0x595
  402894:	mov	x0, x19
  402898:	bl	4021d0 <strcasecmp@plt>
  40289c:	cbz	w0, 402a18 <tigetstr@plt+0x538>
  4028a0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4028a4:	mov	x0, x19
  4028a8:	add	x1, x1, #0x342
  4028ac:	bl	4021d0 <strcasecmp@plt>
  4028b0:	cbz	w0, 402a20 <tigetstr@plt+0x540>
  4028b4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4028b8:	mov	x0, x19
  4028bc:	add	x1, x1, #0x59f
  4028c0:	bl	4021d0 <strcasecmp@plt>
  4028c4:	cbz	w0, 402a28 <tigetstr@plt+0x548>
  4028c8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4028cc:	mov	x0, x19
  4028d0:	add	x1, x1, #0x318
  4028d4:	bl	4021d0 <strcasecmp@plt>
  4028d8:	cbnz	w0, 403870 <tigetstr@plt+0x1390>
  4028dc:	mov	w8, #0x3                   	// #3
  4028e0:	b	402a2c <tigetstr@plt+0x54c>
  4028e4:	mov	w8, #0x1                   	// #1
  4028e8:	str	w8, [sp, #12]
  4028ec:	b	402a44 <tigetstr@plt+0x564>
  4028f0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4028f4:	str	wzr, [x8, #1012]
  4028f8:	b	402a44 <tigetstr@plt+0x564>
  4028fc:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402900:	ldr	x19, [x8, #1104]
  402904:	adrp	x25, 41c000 <tigetstr@plt+0x19b20>
  402908:	str	wzr, [x25, #996]
  40290c:	cbz	x19, 402a44 <tigetstr@plt+0x564>
  402910:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402914:	mov	w2, #0x5                   	// #5
  402918:	mov	x0, xzr
  40291c:	add	x1, x1, #0x3d1
  402920:	bl	4023d0 <dcgettext@plt>
  402924:	mov	x1, x0
  402928:	mov	x0, x19
  40292c:	bl	4096d4 <tigetstr@plt+0x71f4>
  402930:	str	w0, [x25, #996]
  402934:	b	402a44 <tigetstr@plt+0x564>
  402938:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  40293c:	str	d8, [x8, #1000]
  402940:	b	402a44 <tigetstr@plt+0x564>
  402944:	mov	w8, #0x1                   	// #1
  402948:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  40294c:	str	w8, [x9, #1004]
  402950:	b	402a44 <tigetstr@plt+0x564>
  402954:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  402958:	add	x9, x9, #0x400
  40295c:	ldrb	w8, [x9, #40]
  402960:	orr	w8, w8, #0x1
  402964:	strb	w8, [x9, #40]
  402968:	mov	w8, #0x4                   	// #4
  40296c:	str	x8, [x9]
  402970:	b	402a44 <tigetstr@plt+0x564>
  402974:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402978:	mov	w9, #0x1                   	// #1
  40297c:	str	w9, [x8, #1012]
  402980:	b	402a44 <tigetstr@plt+0x564>
  402984:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402988:	ldr	x19, [x8, #1104]
  40298c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402990:	mov	w2, #0x5                   	// #5
  402994:	mov	x0, xzr
  402998:	add	x1, x1, #0x387
  40299c:	bl	4023d0 <dcgettext@plt>
  4029a0:	mov	x1, x0
  4029a4:	mov	x0, x19
  4029a8:	bl	406688 <tigetstr@plt+0x41a8>
  4029ac:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4029b0:	str	w0, [x8, #1000]
  4029b4:	b	402a44 <tigetstr@plt+0x564>
  4029b8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4029bc:	ldr	x19, [x8, #1104]
  4029c0:	cbz	x19, 4029f8 <tigetstr@plt+0x518>
  4029c4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4029c8:	mov	w2, #0x5                   	// #5
  4029cc:	mov	x0, xzr
  4029d0:	add	x1, x1, #0x39e
  4029d4:	bl	4023d0 <dcgettext@plt>
  4029d8:	mov	x1, x0
  4029dc:	mov	x0, x19
  4029e0:	bl	4064bc <tigetstr@plt+0x3fdc>
  4029e4:	sub	w8, w0, #0x1
  4029e8:	cmp	w8, #0x36
  4029ec:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4029f0:	str	w0, [x8, #1056]
  4029f4:	b.cs	403884 <tigetstr@plt+0x13a4>  // b.hs, b.nlast
  4029f8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4029fc:	mov	w9, #0x200                 	// #512
  402a00:	str	w9, [x8, #1016]
  402a04:	b	402a44 <tigetstr@plt+0x564>
  402a08:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402a0c:	mov	w9, #0x80000000            	// #-2147483648
  402a10:	str	w9, [x8, #992]
  402a14:	b	402a44 <tigetstr@plt+0x564>
  402a18:	mov	x8, xzr
  402a1c:	b	402a2c <tigetstr@plt+0x54c>
  402a20:	mov	w8, #0x1                   	// #1
  402a24:	b	402a2c <tigetstr@plt+0x54c>
  402a28:	mov	w8, #0x2                   	// #2
  402a2c:	adrp	x9, 40a000 <tigetstr@plt+0x7b20>
  402a30:	add	x9, x9, #0x2b0
  402a34:	add	x8, x9, x8, lsl #4
  402a38:	ldr	w8, [x8, #8]
  402a3c:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  402a40:	str	w8, [x9, #992]
  402a44:	mov	w25, w26
  402a48:	mov	w0, w21
  402a4c:	mov	x1, x20
  402a50:	mov	x2, x22
  402a54:	mov	x3, x23
  402a58:	mov	x4, xzr
  402a5c:	bl	4022a0 <getopt_long@plt>
  402a60:	cmn	w0, #0x1
  402a64:	mov	w26, w25
  402a68:	b.ne	402808 <tigetstr@plt+0x328>  // b.any
  402a6c:	b	402a78 <tigetstr@plt+0x598>
  402a70:	str	wzr, [sp, #12]
  402a74:	mov	w25, wzr
  402a78:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402a7c:	ldrsw	x8, [x8, #1112]
  402a80:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  402a84:	ldr	w9, [x9, #1016]
  402a88:	sub	w19, w21, w8
  402a8c:	add	x22, x20, x8, lsl #3
  402a90:	cbz	w9, 402ad0 <tigetstr@plt+0x5f0>
  402a94:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402a98:	add	x8, x8, #0x3f4
  402a9c:	ldr	w10, [x8]
  402aa0:	ldur	x11, [x8, #12]
  402aa4:	ldrb	w13, [x8, #44]
  402aa8:	mov	w9, #0x200                 	// #512
  402aac:	mov	w12, #0x100                 	// #256
  402ab0:	cmp	w10, #0x1
  402ab4:	lsl	x10, x11, #3
  402ab8:	csel	w9, w12, w9, eq  // eq = none
  402abc:	sub	x10, x10, x11
  402ac0:	orr	w9, w9, w13
  402ac4:	str	w9, [x8, #4]
  402ac8:	add	x8, x10, #0x3
  402acc:	b	402ae0 <tigetstr@plt+0x600>
  402ad0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402ad4:	ldr	x8, [x8, #1024]
  402ad8:	lsl	x9, x8, #3
  402adc:	sub	x8, x9, x8
  402ae0:	adrp	x21, 40a000 <tigetstr@plt+0x7b20>
  402ae4:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  402ae8:	cmp	w19, #0x1
  402aec:	add	x21, x21, #0x1e8
  402af0:	str	x8, [x9, #1032]
  402af4:	b.ne	402b20 <tigetstr@plt+0x640>  // b.any
  402af8:	ldr	x0, [x22]
  402afc:	mov	x1, xzr
  402b00:	bl	4061fc <tigetstr@plt+0x3d1c>
  402b04:	cbz	w0, 402bb8 <tigetstr@plt+0x6d8>
  402b08:	add	x0, sp, #0x10
  402b0c:	bl	402100 <time@plt>
  402b10:	add	x0, sp, #0x10
  402b14:	bl	4020b0 <localtime@plt>
  402b18:	mov	x20, x0
  402b1c:	b	402c24 <tigetstr@plt+0x744>
  402b20:	add	x0, sp, #0x10
  402b24:	bl	402100 <time@plt>
  402b28:	add	x0, sp, #0x10
  402b2c:	bl	4020b0 <localtime@plt>
  402b30:	mov	x20, x0
  402b34:	cbz	w19, 402e88 <tigetstr@plt+0x9a8>
  402b38:	cmp	w19, #0x2
  402b3c:	b.eq	402b80 <tigetstr@plt+0x6a0>  // b.none
  402b40:	cmp	w19, #0x3
  402b44:	b.ne	4038a8 <tigetstr@plt+0x13c8>  // b.any
  402b48:	ldr	x19, [x22], #8
  402b4c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402b50:	add	x1, x1, #0x461
  402b54:	mov	w2, #0x5                   	// #5
  402b58:	mov	x0, xzr
  402b5c:	bl	4023d0 <dcgettext@plt>
  402b60:	mov	x1, x0
  402b64:	mov	x0, x19
  402b68:	bl	4064bc <tigetstr@plt+0x3fdc>
  402b6c:	sub	w9, w0, #0x1
  402b70:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402b74:	cmp	w9, #0x1f
  402b78:	str	w0, [x8, #1044]
  402b7c:	b.cs	40393c <tigetstr@plt+0x145c>  // b.hs, b.nlast
  402b80:	bl	4022d0 <__ctype_b_loc@plt>
  402b84:	ldr	x19, [x22]
  402b88:	ldr	x8, [x0]
  402b8c:	ldrsb	x9, [x19]
  402b90:	ldrh	w8, [x8, x9, lsl #1]
  402b94:	tbnz	w8, #11, 402bec <tigetstr@plt+0x70c>
  402b98:	mov	x0, x19
  402b9c:	bl	403e30 <tigetstr@plt+0x1950>
  402ba0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402ba4:	str	w0, [x8, #1048]
  402ba8:	tbz	w0, #31, 402c14 <tigetstr@plt+0x734>
  402bac:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402bb0:	add	x1, x1, #0x44a
  402bb4:	b	403968 <tigetstr@plt+0x1488>
  402bb8:	ldr	x0, [x22]
  402bbc:	add	x1, sp, #0x148
  402bc0:	bl	407958 <tigetstr@plt+0x5478>
  402bc4:	cbz	w0, 402e5c <tigetstr@plt+0x97c>
  402bc8:	ldr	x0, [x22]
  402bcc:	bl	403e30 <tigetstr@plt+0x1950>
  402bd0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402bd4:	cmp	w0, #0x1
  402bd8:	str	w0, [x8, #1048]
  402bdc:	b.lt	403960 <tigetstr@plt+0x1480>  // b.tstop
  402be0:	add	x0, sp, #0x10
  402be4:	bl	402100 <time@plt>
  402be8:	b	402e7c <tigetstr@plt+0x99c>
  402bec:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402bf0:	add	x1, x1, #0x48f
  402bf4:	mov	w2, #0x5                   	// #5
  402bf8:	mov	x0, xzr
  402bfc:	bl	4023d0 <dcgettext@plt>
  402c00:	mov	x1, x0
  402c04:	mov	x0, x19
  402c08:	bl	4064bc <tigetstr@plt+0x3fdc>
  402c0c:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402c10:	str	w0, [x8, #1048]
  402c14:	sub	w8, w0, #0x1
  402c18:	cmp	w8, #0xc
  402c1c:	b.cs	40391c <tigetstr@plt+0x143c>  // b.hs, b.nlast
  402c20:	add	x22, x22, #0x8
  402c24:	ldr	x19, [x22]
  402c28:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402c2c:	add	x1, x1, #0x4ad
  402c30:	mov	w2, #0x5                   	// #5
  402c34:	mov	x0, xzr
  402c38:	bl	4023d0 <dcgettext@plt>
  402c3c:	mov	x1, x0
  402c40:	mov	x0, x19
  402c44:	bl	4064bc <tigetstr@plt+0x3fdc>
  402c48:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402c4c:	cmp	w0, #0x0
  402c50:	str	w0, [x8, #1052]
  402c54:	b.le	403890 <tigetstr@plt+0x13b0>
  402c58:	mov	w8, #0x7fffffff            	// #2147483647
  402c5c:	mov	w3, w0
  402c60:	cmp	w0, w8
  402c64:	b.eq	40389c <tigetstr@plt+0x13bc>  // b.none
  402c68:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402c6c:	ldr	w9, [x8, #1044]
  402c70:	cbz	w9, 402cb0 <tigetstr@plt+0x7d0>
  402c74:	adrp	x10, 41c000 <tigetstr@plt+0x19b20>
  402c78:	ldr	w10, [x10, #992]
  402c7c:	and	w11, w3, #0x3
  402c80:	cmp	w10, w3
  402c84:	b.ge	402ccc <tigetstr@plt+0x7ec>  // b.tcont
  402c88:	cbnz	w11, 402cd8 <tigetstr@plt+0x7f8>
  402c8c:	mov	w12, #0x851f                	// #34079
  402c90:	movk	w12, #0x51eb, lsl #16
  402c94:	umull	x12, w3, w12
  402c98:	lsr	x12, x12, #37
  402c9c:	mov	w13, #0x64                  	// #100
  402ca0:	msub	w12, w12, w13, w3
  402ca4:	cbz	w12, 402cd8 <tigetstr@plt+0x7f8>
  402ca8:	mov	w12, #0x1                   	// #1
  402cac:	b	402cf8 <tigetstr@plt+0x818>
  402cb0:	ldr	w9, [x20, #20]
  402cb4:	add	w9, w9, #0x76c
  402cb8:	cmp	w9, w3
  402cbc:	b.ne	402e14 <tigetstr@plt+0x934>  // b.any
  402cc0:	ldr	w9, [x20, #28]
  402cc4:	add	w9, w9, #0x1
  402cc8:	b	402e10 <tigetstr@plt+0x930>
  402ccc:	cmp	w11, #0x0
  402cd0:	cset	w12, eq  // eq = none
  402cd4:	b	402cf8 <tigetstr@plt+0x818>
  402cd8:	mov	w12, #0x5c29                	// #23593
  402cdc:	movk	w12, #0xc28f, lsl #16
  402ce0:	mul	w12, w3, w12
  402ce4:	mov	w13, #0xd70b                	// #55051
  402ce8:	ror	w12, w12, #4
  402cec:	movk	w13, #0xa3, lsl #16
  402cf0:	cmp	w12, w13
  402cf4:	cset	w12, cc  // cc = lo, ul, last
  402cf8:	adrp	x13, 41c000 <tigetstr@plt+0x19b20>
  402cfc:	ldrsw	x13, [x13, #1048]
  402d00:	mov	w14, #0x34                  	// #52
  402d04:	umaddl	x12, w12, w14, x21
  402d08:	ldr	w19, [x12, x13, lsl #2]
  402d0c:	cmp	w9, w19
  402d10:	b.gt	4038f8 <tigetstr@plt+0x1418>
  402d14:	cmp	w10, w3
  402d18:	and	x10, x13, #0xffffffff
  402d1c:	b.ge	402d50 <tigetstr@plt+0x870>  // b.tcont
  402d20:	cbnz	w11, 402d64 <tigetstr@plt+0x884>
  402d24:	mov	w11, #0x851f                	// #34079
  402d28:	movk	w11, #0x51eb, lsl #16
  402d2c:	umull	x11, w3, w11
  402d30:	lsr	x11, x11, #37
  402d34:	mov	w12, #0x64                  	// #100
  402d38:	msub	w11, w11, w12, w3
  402d3c:	cbz	w11, 402d64 <tigetstr@plt+0x884>
  402d40:	mov	w11, #0x1                   	// #1
  402d44:	cmp	w10, #0x2
  402d48:	b.ge	402d8c <tigetstr@plt+0x8ac>  // b.tcont
  402d4c:	b	402e10 <tigetstr@plt+0x930>
  402d50:	cmp	w11, #0x0
  402d54:	cset	w11, eq  // eq = none
  402d58:	cmp	w10, #0x2
  402d5c:	b.ge	402d8c <tigetstr@plt+0x8ac>  // b.tcont
  402d60:	b	402e10 <tigetstr@plt+0x930>
  402d64:	mov	w11, #0x5c29                	// #23593
  402d68:	movk	w11, #0xc28f, lsl #16
  402d6c:	mul	w11, w3, w11
  402d70:	mov	w12, #0xd70b                	// #55051
  402d74:	ror	w11, w11, #4
  402d78:	movk	w12, #0xa3, lsl #16
  402d7c:	cmp	w11, w12
  402d80:	cset	w11, cc  // cc = lo, ul, last
  402d84:	cmp	w10, #0x2
  402d88:	b.lt	402e10 <tigetstr@plt+0x930>  // b.tstop
  402d8c:	sub	x13, x10, #0x1
  402d90:	cmp	x13, #0x8
  402d94:	b.cs	402da0 <tigetstr@plt+0x8c0>  // b.hs, b.nlast
  402d98:	mov	w12, #0x1                   	// #1
  402d9c:	b	402df0 <tigetstr@plt+0x910>
  402da0:	movi	v1.2d, #0x0
  402da4:	mov	w15, #0x34                  	// #52
  402da8:	and	x14, x13, #0xfffffffffffffff8
  402dac:	mov	v1.s[0], w9
  402db0:	madd	x9, x11, x15, x21
  402db4:	movi	v0.2d, #0x0
  402db8:	orr	x12, x14, #0x1
  402dbc:	add	x9, x9, #0x14
  402dc0:	mov	x15, x14
  402dc4:	ldp	q2, q3, [x9, #-16]
  402dc8:	subs	x15, x15, #0x8
  402dcc:	add	x9, x9, #0x20
  402dd0:	add	v1.4s, v2.4s, v1.4s
  402dd4:	add	v0.4s, v3.4s, v0.4s
  402dd8:	b.ne	402dc4 <tigetstr@plt+0x8e4>  // b.any
  402ddc:	add	v0.4s, v0.4s, v1.4s
  402de0:	addv	s0, v0.4s
  402de4:	cmp	x13, x14
  402de8:	fmov	w9, s0
  402dec:	b.eq	402e10 <tigetstr@plt+0x930>  // b.none
  402df0:	mov	w13, #0x34                  	// #52
  402df4:	madd	x11, x11, x13, x21
  402df8:	sub	x10, x10, x12
  402dfc:	add	x11, x11, x12, lsl #2
  402e00:	ldr	w12, [x11], #4
  402e04:	subs	x10, x10, #0x1
  402e08:	add	w9, w12, w9
  402e0c:	b.ne	402e00 <tigetstr@plt+0x920>  // b.any
  402e10:	str	w9, [x8, #1044]
  402e14:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402e18:	add	x8, x8, #0x418
  402e1c:	ldr	w19, [x8]
  402e20:	ldr	w22, [x8, #8]
  402e24:	orr	w8, w22, w19
  402e28:	cbz	w8, 402e38 <tigetstr@plt+0x958>
  402e2c:	cmp	w22, #0x1
  402e30:	b.ge	402ed0 <tigetstr@plt+0x9f0>  // b.tcont
  402e34:	b	4031c0 <tigetstr@plt+0xce0>
  402e38:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  402e3c:	add	x9, x9, #0x3e8
  402e40:	ldr	w10, [x9]
  402e44:	ldr	w8, [x20, #16]
  402e48:	cmp	w10, #0x0
  402e4c:	add	w19, w8, #0x1
  402e50:	csinc	w25, w25, wzr, ne  // ne = any
  402e54:	str	w19, [x9, #48]
  402e58:	b	402ec0 <tigetstr@plt+0x9e0>
  402e5c:	ldr	x8, [sp, #328]
  402e60:	mov	x9, #0x34db                	// #13531
  402e64:	movk	x9, #0xd7b6, lsl #16
  402e68:	movk	x9, #0xde82, lsl #32
  402e6c:	movk	x9, #0x431b, lsl #48
  402e70:	umulh	x8, x8, x9
  402e74:	lsr	x8, x8, #18
  402e78:	str	x8, [sp, #16]
  402e7c:	add	x0, sp, #0x10
  402e80:	bl	4020b0 <localtime@plt>
  402e84:	mov	x20, x0
  402e88:	ldr	w8, [x20, #28]
  402e8c:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  402e90:	add	x9, x9, #0x414
  402e94:	ldr	w19, [x9, #4]
  402e98:	add	w8, w8, #0x1
  402e9c:	str	w8, [x9]
  402ea0:	ldr	w8, [x20, #20]
  402ea4:	add	w3, w8, #0x76c
  402ea8:	str	w3, [x9, #8]
  402eac:	cbnz	w19, 402ec0 <tigetstr@plt+0x9e0>
  402eb0:	ldr	w8, [x20, #16]
  402eb4:	add	w19, w8, #0x1
  402eb8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402ebc:	str	w19, [x8, #1048]
  402ec0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402ec4:	ldr	w22, [x8, #1056]
  402ec8:	cmp	w22, #0x1
  402ecc:	b.lt	4031c0 <tigetstr@plt+0xce0>  // b.tstop
  402ed0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402ed4:	ldr	w9, [x8, #992]
  402ed8:	mov	w8, #0xf                   	// #15
  402edc:	add	w10, w9, #0x1
  402ee0:	cmp	w10, w3
  402ee4:	csinc	w8, w8, wzr, eq  // eq = none
  402ee8:	sub	w10, w3, w8
  402eec:	add	w11, w10, #0x3
  402ef0:	cmp	w10, #0x0
  402ef4:	csel	w11, w11, w10, lt  // lt = tstop
  402ef8:	sxtw	x8, w10
  402efc:	cmp	w9, w10
  402f00:	sbfx	x10, x11, #2, #30
  402f04:	b.ge	402f4c <tigetstr@plt+0xa6c>  // b.tcont
  402f08:	mov	x11, #0xffffffffffff7ae1    	// #-34079
  402f0c:	movk	x11, #0xae14, lsl #16
  402f10:	mov	w12, #0x851f                	// #34079
  402f14:	movk	w12, #0x51eb, lsl #16
  402f18:	mul	x11, x8, x11
  402f1c:	add	x10, x10, x8
  402f20:	mul	x8, x8, x12
  402f24:	lsr	x12, x11, #63
  402f28:	asr	x11, x11, #37
  402f2c:	lsr	x13, x8, #63
  402f30:	asr	x8, x8, #39
  402f34:	add	w11, w11, w12
  402f38:	add	w8, w8, w13
  402f3c:	add	x10, x10, w11, sxtw
  402f40:	sxtw	x8, w8
  402f44:	add	x10, x10, #0x1
  402f48:	b	402f54 <tigetstr@plt+0xa74>
  402f4c:	add	x10, x10, x8
  402f50:	mov	w8, #0x6                   	// #6
  402f54:	add	x10, x10, x8
  402f58:	mov	x8, #0x4925                	// #18725
  402f5c:	movk	x8, #0x2492, lsl #16
  402f60:	movk	x8, #0x9249, lsl #32
  402f64:	movk	x8, #0x4924, lsl #48
  402f68:	smulh	x8, x10, x8
  402f6c:	lsr	x11, x8, #63
  402f70:	lsr	x8, x8, #1
  402f74:	add	w11, w8, w11
  402f78:	lsl	w12, w22, #3
  402f7c:	sub	w11, w11, w11, lsl #3
  402f80:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  402f84:	sub	w12, w12, w22
  402f88:	add	w10, w10, w11
  402f8c:	ldr	w8, [x8, #1016]
  402f90:	sub	w11, w12, w10
  402f94:	cmp	w11, #0x101
  402f98:	add	w12, w11, #0xb
  402f9c:	ccmp	w3, w9, #0x0, gt
  402fa0:	csel	w11, w12, w11, eq  // eq = none
  402fa4:	mov	w12, #0x2                   	// #2
  402fa8:	cmp	w10, #0x5
  402fac:	mov	w10, #0xfffffffb            	// #-5
  402fb0:	csel	w10, w10, w12, lt  // lt = tstop
  402fb4:	mov	w12, #0xfffffffa            	// #-6
  402fb8:	tst	w8, #0x100
  402fbc:	csel	w10, w12, w10, eq  // eq = none
  402fc0:	add	w10, w11, w10
  402fc4:	cmp	w10, #0x1
  402fc8:	csinc	w10, w10, wzr, gt
  402fcc:	cmp	w9, w3
  402fd0:	and	w9, w3, #0x3
  402fd4:	b.ge	403008 <tigetstr@plt+0xb28>  // b.tcont
  402fd8:	cbnz	w9, 403014 <tigetstr@plt+0xb34>
  402fdc:	mov	w9, #0x851f                	// #34079
  402fe0:	movk	w9, #0x51eb, lsl #16
  402fe4:	smull	x9, w3, w9
  402fe8:	lsr	x11, x9, #63
  402fec:	asr	x9, x9, #37
  402ff0:	add	w9, w9, w11
  402ff4:	mov	w11, #0x64                  	// #100
  402ff8:	msub	w9, w9, w11, w3
  402ffc:	cbz	w9, 403014 <tigetstr@plt+0xb34>
  403000:	mov	w9, #0x1                   	// #1
  403004:	b	40303c <tigetstr@plt+0xb5c>
  403008:	cmp	w9, #0x0
  40300c:	cset	w9, eq  // eq = none
  403010:	b	40303c <tigetstr@plt+0xb5c>
  403014:	mov	w9, #0x5c29                	// #23593
  403018:	mov	w11, #0xb850                	// #47184
  40301c:	movk	w9, #0xc28f, lsl #16
  403020:	movk	w11, #0x51e, lsl #16
  403024:	madd	w9, w3, w9, w11
  403028:	mov	w11, #0xd70b                	// #55051
  40302c:	ror	w9, w9, #4
  403030:	movk	w11, #0xa3, lsl #16
  403034:	cmp	w9, w11
  403038:	cset	w9, cc  // cc = lo, ul, last
  40303c:	mov	w11, #0x34                  	// #52
  403040:	umaddl	x11, w9, w11, x21
  403044:	ldr	w11, [x11, #4]
  403048:	subs	w10, w10, w11
  40304c:	b.le	403160 <tigetstr@plt+0xc80>
  403050:	mov	w11, #0x34                  	// #52
  403054:	madd	x11, x9, x11, x21
  403058:	ldr	w11, [x11, #8]
  40305c:	subs	w10, w10, w11
  403060:	b.le	403168 <tigetstr@plt+0xc88>
  403064:	mov	w11, #0x34                  	// #52
  403068:	madd	x11, x9, x11, x21
  40306c:	ldr	w11, [x11, #12]
  403070:	subs	w10, w10, w11
  403074:	b.le	403170 <tigetstr@plt+0xc90>
  403078:	mov	w11, #0x34                  	// #52
  40307c:	madd	x11, x9, x11, x21
  403080:	ldr	w11, [x11, #16]
  403084:	subs	w10, w10, w11
  403088:	b.le	403178 <tigetstr@plt+0xc98>
  40308c:	mov	w11, #0x34                  	// #52
  403090:	madd	x11, x9, x11, x21
  403094:	ldr	w11, [x11, #20]
  403098:	subs	w10, w10, w11
  40309c:	b.le	403180 <tigetstr@plt+0xca0>
  4030a0:	mov	w11, #0x34                  	// #52
  4030a4:	madd	x11, x9, x11, x21
  4030a8:	ldr	w11, [x11, #24]
  4030ac:	subs	w10, w10, w11
  4030b0:	b.le	403188 <tigetstr@plt+0xca8>
  4030b4:	mov	w11, #0x34                  	// #52
  4030b8:	madd	x11, x9, x11, x21
  4030bc:	ldr	w11, [x11, #28]
  4030c0:	subs	w10, w10, w11
  4030c4:	b.le	403190 <tigetstr@plt+0xcb0>
  4030c8:	mov	w11, #0x34                  	// #52
  4030cc:	madd	x11, x9, x11, x21
  4030d0:	ldr	w11, [x11, #32]
  4030d4:	subs	w10, w10, w11
  4030d8:	b.le	403198 <tigetstr@plt+0xcb8>
  4030dc:	mov	w11, #0x34                  	// #52
  4030e0:	madd	x11, x9, x11, x21
  4030e4:	ldr	w11, [x11, #36]
  4030e8:	subs	w10, w10, w11
  4030ec:	b.le	4031a0 <tigetstr@plt+0xcc0>
  4030f0:	mov	w11, #0x34                  	// #52
  4030f4:	madd	x11, x9, x11, x21
  4030f8:	ldr	w11, [x11, #40]
  4030fc:	subs	w10, w10, w11
  403100:	b.le	4031a8 <tigetstr@plt+0xcc8>
  403104:	mov	w11, #0x34                  	// #52
  403108:	madd	x11, x9, x11, x21
  40310c:	ldr	w11, [x11, #44]
  403110:	subs	w10, w10, w11
  403114:	b.le	4031b0 <tigetstr@plt+0xcd0>
  403118:	mov	w11, #0x34                  	// #52
  40311c:	madd	x9, x9, x11, x21
  403120:	ldr	w9, [x9, #48]
  403124:	cmp	w10, w9
  403128:	mov	w9, #0xc                   	// #12
  40312c:	csinc	w9, w9, wzr, le
  403130:	b.le	4031b4 <tigetstr@plt+0xcd4>
  403134:	tbz	w8, #8, 4031b4 <tigetstr@plt+0xcd4>
  403138:	sub	w2, w3, #0x1
  40313c:	mov	w0, #0x1f                  	// #31
  403140:	mov	w1, #0xc                   	// #12
  403144:	mov	w20, w3
  403148:	bl	403f64 <tigetstr@plt+0x1a84>
  40314c:	cmp	w22, w0
  403150:	b.ne	403984 <tigetstr@plt+0x14a4>  // b.any
  403154:	mov	w9, #0x1                   	// #1
  403158:	mov	w3, w20
  40315c:	b	4031b4 <tigetstr@plt+0xcd4>
  403160:	mov	w9, #0x1                   	// #1
  403164:	b	4031b4 <tigetstr@plt+0xcd4>
  403168:	mov	w9, #0x2                   	// #2
  40316c:	b	4031b4 <tigetstr@plt+0xcd4>
  403170:	mov	w9, #0x3                   	// #3
  403174:	b	4031b4 <tigetstr@plt+0xcd4>
  403178:	mov	w9, #0x4                   	// #4
  40317c:	b	4031b4 <tigetstr@plt+0xcd4>
  403180:	mov	w9, #0x5                   	// #5
  403184:	b	4031b4 <tigetstr@plt+0xcd4>
  403188:	mov	w9, #0x6                   	// #6
  40318c:	b	4031b4 <tigetstr@plt+0xcd4>
  403190:	mov	w9, #0x7                   	// #7
  403194:	b	4031b4 <tigetstr@plt+0xcd4>
  403198:	mov	w9, #0x8                   	// #8
  40319c:	b	4031b4 <tigetstr@plt+0xcd4>
  4031a0:	mov	w9, #0x9                   	// #9
  4031a4:	b	4031b4 <tigetstr@plt+0xcd4>
  4031a8:	mov	w9, #0xa                   	// #10
  4031ac:	b	4031b4 <tigetstr@plt+0xcd4>
  4031b0:	mov	w9, #0xb                   	// #11
  4031b4:	cbnz	w19, 4031c0 <tigetstr@plt+0xce0>
  4031b8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4031bc:	str	w9, [x8, #1048]
  4031c0:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4031c4:	add	x2, x2, #0x564
  4031c8:	add	x0, sp, #0x1c
  4031cc:	mov	w1, #0x12c                 	// #300
  4031d0:	bl	402080 <snprintf@plt>
  4031d4:	tbnz	w0, #31, 403464 <tigetstr@plt+0xf84>
  4031d8:	cmp	w0, #0x12b
  4031dc:	b.hi	403464 <tigetstr@plt+0xf84>  // b.pmore
  4031e0:	mov	x26, #0x2493                	// #9363
  4031e4:	adrp	x23, 41c000 <tigetstr@plt+0x19b20>
  4031e8:	movk	x26, #0x9249, lsl #16
  4031ec:	add	x23, x23, #0x478
  4031f0:	movk	x26, #0x4924, lsl #32
  4031f4:	mov	x22, xzr
  4031f8:	mov	w21, w0
  4031fc:	adrp	x24, 41c000 <tigetstr@plt+0x19b20>
  403200:	movk	x26, #0x2492, lsl #48
  403204:	mov	w27, #0x20                  	// #32
  403208:	mov	x19, x23
  40320c:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403210:	ldrsw	x28, [x8, #1012]
  403214:	cbz	x22, 40322c <tigetstr@plt+0xd4c>
  403218:	mov	x0, x19
  40321c:	add	x20, x19, #0x1
  403220:	bl	401f10 <strlen@plt>
  403224:	strh	w27, [x19, x0]
  403228:	mov	x19, x20
  40322c:	ldr	x8, [x24, #1024]
  403230:	sub	x9, x23, x19
  403234:	add	x20, x9, #0x85
  403238:	sub	x8, x8, #0x1
  40323c:	cmp	x20, x8
  403240:	b.ls	4032a0 <tigetstr@plt+0xdc0>  // b.plast
  403244:	add	x8, x22, x28
  403248:	umulh	x9, x8, x26
  40324c:	sub	x8, x8, x9
  403250:	add	x8, x9, x8, lsr #1
  403254:	lsr	x8, x8, #2
  403258:	sub	w8, w8, w8, lsl #3
  40325c:	add	w8, w28, w8
  403260:	add	w8, w22, w8
  403264:	orr	w0, w8, #0x20000
  403268:	bl	4020e0 <nl_langinfo@plt>
  40326c:	ldr	x8, [x24, #1024]
  403270:	add	x3, sp, #0x148
  403274:	mov	w4, #0x2                   	// #2
  403278:	mov	w5, #0x1                   	// #1
  40327c:	sub	x8, x8, #0x1
  403280:	mov	x1, x19
  403284:	mov	x2, x20
  403288:	str	x8, [sp, #328]
  40328c:	bl	40598c <tigetstr@plt+0x34ac>
  403290:	add	x22, x22, #0x1
  403294:	cmp	x22, #0x7
  403298:	add	x19, x19, w0, sxtw
  40329c:	b.ne	40320c <tigetstr@plt+0xd2c>  // b.any
  4032a0:	bl	4050d4 <tigetstr@plt+0x2bf4>
  4032a4:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4032a8:	add	x8, x8, #0x320
  4032ac:	ldr	x0, [x8]
  4032b0:	ldr	x19, [x8, #232]
  4032b4:	add	x20, x21, #0x1
  4032b8:	bl	401f10 <strlen@plt>
  4032bc:	add	x8, x0, x20
  4032c0:	cmp	x19, x8
  4032c4:	adrp	x21, 41c000 <tigetstr@plt+0x19b20>
  4032c8:	b.cs	4032d8 <tigetstr@plt+0xdf8>  // b.hs, b.nlast
  4032cc:	ldrb	w8, [x21, #1064]
  4032d0:	orr	w8, w8, #0x4
  4032d4:	strb	w8, [x21, #1064]
  4032d8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4032dc:	ldr	x0, [x8, #808]
  4032e0:	bl	401f10 <strlen@plt>
  4032e4:	add	x8, x0, x20
  4032e8:	cmp	x19, x8
  4032ec:	b.cs	4032fc <tigetstr@plt+0xe1c>  // b.hs, b.nlast
  4032f0:	ldrb	w8, [x21, #1064]
  4032f4:	orr	w8, w8, #0x4
  4032f8:	strb	w8, [x21, #1064]
  4032fc:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403300:	ldr	x0, [x8, #816]
  403304:	bl	401f10 <strlen@plt>
  403308:	add	x8, x0, x20
  40330c:	cmp	x19, x8
  403310:	b.cs	403320 <tigetstr@plt+0xe40>  // b.hs, b.nlast
  403314:	ldrb	w8, [x21, #1064]
  403318:	orr	w8, w8, #0x4
  40331c:	strb	w8, [x21, #1064]
  403320:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403324:	ldr	x0, [x8, #824]
  403328:	bl	401f10 <strlen@plt>
  40332c:	add	x8, x0, x20
  403330:	cmp	x19, x8
  403334:	b.cs	403344 <tigetstr@plt+0xe64>  // b.hs, b.nlast
  403338:	ldrb	w8, [x21, #1064]
  40333c:	orr	w8, w8, #0x4
  403340:	strb	w8, [x21, #1064]
  403344:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403348:	ldr	x0, [x8, #832]
  40334c:	bl	401f10 <strlen@plt>
  403350:	add	x8, x0, x20
  403354:	cmp	x19, x8
  403358:	b.cs	403368 <tigetstr@plt+0xe88>  // b.hs, b.nlast
  40335c:	ldrb	w8, [x21, #1064]
  403360:	orr	w8, w8, #0x4
  403364:	strb	w8, [x21, #1064]
  403368:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  40336c:	ldr	x0, [x8, #840]
  403370:	bl	401f10 <strlen@plt>
  403374:	add	x8, x0, x20
  403378:	cmp	x19, x8
  40337c:	b.cs	40338c <tigetstr@plt+0xeac>  // b.hs, b.nlast
  403380:	ldrb	w8, [x21, #1064]
  403384:	orr	w8, w8, #0x4
  403388:	strb	w8, [x21, #1064]
  40338c:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403390:	ldr	x0, [x8, #848]
  403394:	bl	401f10 <strlen@plt>
  403398:	add	x8, x0, x20
  40339c:	cmp	x19, x8
  4033a0:	b.cs	4033b0 <tigetstr@plt+0xed0>  // b.hs, b.nlast
  4033a4:	ldrb	w8, [x21, #1064]
  4033a8:	orr	w8, w8, #0x4
  4033ac:	strb	w8, [x21, #1064]
  4033b0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4033b4:	ldr	x0, [x8, #856]
  4033b8:	bl	401f10 <strlen@plt>
  4033bc:	add	x8, x0, x20
  4033c0:	cmp	x19, x8
  4033c4:	b.cs	4033d4 <tigetstr@plt+0xef4>  // b.hs, b.nlast
  4033c8:	ldrb	w8, [x21, #1064]
  4033cc:	orr	w8, w8, #0x4
  4033d0:	strb	w8, [x21, #1064]
  4033d4:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4033d8:	ldr	x0, [x8, #864]
  4033dc:	bl	401f10 <strlen@plt>
  4033e0:	add	x8, x0, x20
  4033e4:	cmp	x19, x8
  4033e8:	b.cs	4033f8 <tigetstr@plt+0xf18>  // b.hs, b.nlast
  4033ec:	ldrb	w8, [x21, #1064]
  4033f0:	orr	w8, w8, #0x4
  4033f4:	strb	w8, [x21, #1064]
  4033f8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4033fc:	ldr	x0, [x8, #872]
  403400:	bl	401f10 <strlen@plt>
  403404:	add	x8, x0, x20
  403408:	cmp	x19, x8
  40340c:	b.cs	40341c <tigetstr@plt+0xf3c>  // b.hs, b.nlast
  403410:	ldrb	w8, [x21, #1064]
  403414:	orr	w8, w8, #0x4
  403418:	strb	w8, [x21, #1064]
  40341c:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403420:	ldr	x0, [x8, #880]
  403424:	bl	401f10 <strlen@plt>
  403428:	add	x8, x0, x20
  40342c:	cmp	x19, x8
  403430:	b.cs	403440 <tigetstr@plt+0xf60>  // b.hs, b.nlast
  403434:	ldrb	w8, [x21, #1064]
  403438:	orr	w8, w8, #0x4
  40343c:	strb	w8, [x21, #1064]
  403440:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403444:	ldr	x0, [x8, #888]
  403448:	bl	401f10 <strlen@plt>
  40344c:	add	x8, x0, x20
  403450:	cmp	x19, x8
  403454:	b.cs	403464 <tigetstr@plt+0xf84>  // b.hs, b.nlast
  403458:	ldrb	w8, [x21, #1064]
  40345c:	orr	w8, w8, #0x4
  403460:	strb	w8, [x21, #1064]
  403464:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403468:	ldr	w0, [x8, #996]
  40346c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403470:	add	x1, x1, #0x524
  403474:	bl	4087a0 <tigetstr@plt+0x62c0>
  403478:	cbnz	w0, 4034d4 <tigetstr@plt+0xff4>
  40347c:	adrp	x19, 41c000 <tigetstr@plt+0x19b20>
  403480:	ldr	x8, [x19, #1072]
  403484:	ldrb	w8, [x8]
  403488:	cbz	w8, 4034a8 <tigetstr@plt+0xfc8>
  40348c:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403490:	ldr	x8, [x8, #1080]
  403494:	ldrb	w8, [x8]
  403498:	cbz	w8, 4034a8 <tigetstr@plt+0xfc8>
  40349c:	bl	408ec4 <tigetstr@plt+0x69e4>
  4034a0:	cmp	w0, #0x1
  4034a4:	b.ne	4034d4 <tigetstr@plt+0xff4>  // b.any
  4034a8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4034ac:	add	x8, x8, #0x3f8
  4034b0:	ldr	w9, [x8]
  4034b4:	adrp	x11, 40a000 <tigetstr@plt+0x7b20>
  4034b8:	add	x11, x11, #0x594
  4034bc:	adrp	x10, 41c000 <tigetstr@plt+0x19b20>
  4034c0:	and	w9, w9, #0xffffff00
  4034c4:	str	x11, [x19, #1072]
  4034c8:	str	x11, [x10, #1080]
  4034cc:	str	wzr, [x8, #28]
  4034d0:	str	w9, [x8]
  4034d4:	ldr	w8, [sp, #12]
  4034d8:	adrp	x21, 41c000 <tigetstr@plt+0x19b20>
  4034dc:	orr	w19, w25, w8
  4034e0:	cbz	w19, 403528 <tigetstr@plt+0x1048>
  4034e4:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  4034e8:	add	x9, x9, #0x3e8
  4034ec:	ldr	w8, [x9]
  4034f0:	mov	w10, #0x3                   	// #3
  4034f4:	str	w10, [x9, #40]
  4034f8:	cbnz	w8, 403504 <tigetstr@plt+0x1024>
  4034fc:	mov	w8, #0xc                   	// #12
  403500:	str	w8, [x21, #1000]
  403504:	cbz	w25, 40352c <tigetstr@plt+0x104c>
  403508:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  40350c:	add	x9, x9, #0x424
  403510:	ldrb	w10, [x9, #4]
  403514:	mov	w11, #0x1                   	// #1
  403518:	str	w11, [x9]
  40351c:	orr	w10, w10, #0x2
  403520:	strb	w10, [x9, #4]
  403524:	b	40352c <tigetstr@plt+0x104c>
  403528:	ldr	w8, [x21, #1000]
  40352c:	adrp	x20, 41c000 <tigetstr@plt+0x19b20>
  403530:	ldr	w9, [x20, #1008]
  403534:	cmp	w8, #0x2
  403538:	b.lt	4035a8 <tigetstr@plt+0x10c8>  // b.tstop
  40353c:	cbnz	w9, 4035a8 <tigetstr@plt+0x10c8>
  403540:	mov	w8, #0x3                   	// #3
  403544:	mov	w0, #0x1                   	// #1
  403548:	str	w8, [x20, #1008]
  40354c:	bl	4023b0 <isatty@plt>
  403550:	cbz	w0, 4035b4 <tigetstr@plt+0x10d4>
  403554:	mov	w0, #0x50                  	// #80
  403558:	bl	4085d4 <tigetstr@plt+0x60f4>
  40355c:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403560:	add	x8, x8, #0x410
  403564:	ldrb	w9, [x8, #24]
  403568:	mov	w10, #0x1b                  	// #27
  40356c:	mov	w11, #0x14                  	// #20
  403570:	ldr	w8, [x8]
  403574:	tst	w9, #0x1
  403578:	csel	w9, w11, w10, eq  // eq = none
  40357c:	cmp	w0, w9
  403580:	csel	w10, w9, w0, lt  // lt = tstop
  403584:	udiv	w11, w10, w9
  403588:	sub	w11, w11, #0x1
  40358c:	msub	w8, w11, w8, w10
  403590:	sdiv	w8, w8, w9
  403594:	cmp	w8, #0x2
  403598:	b.gt	4035b4 <tigetstr@plt+0x10d4>
  40359c:	mov	w8, #0x1                   	// #1
  4035a0:	cinc	w8, w8, eq  // eq = none
  4035a4:	b	4035b0 <tigetstr@plt+0x10d0>
  4035a8:	cbnz	w9, 4035b4 <tigetstr@plt+0x10d4>
  4035ac:	mov	w8, #0x1                   	// #1
  4035b0:	str	w8, [x20, #1008]
  4035b4:	ldr	w8, [x21, #1000]
  4035b8:	cbnz	w8, 4035c4 <tigetstr@plt+0x10e4>
  4035bc:	mov	w8, #0x1                   	// #1
  4035c0:	str	w8, [x21, #1000]
  4035c4:	cbz	w19, 403698 <tigetstr@plt+0x11b8>
  4035c8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4035cc:	ldrb	w8, [x8, #1064]
  4035d0:	tbz	w8, #1, 403698 <tigetstr@plt+0x11b8>
  4035d4:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  4035d8:	add	x9, x9, #0x408
  4035dc:	ldr	w11, [x9]
  4035e0:	ldr	w3, [x9, #20]
  4035e4:	tst	w8, #0x1
  4035e8:	mov	w10, #0x2                   	// #2
  4035ec:	and	w8, w8, #0x1
  4035f0:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4035f4:	cinc	w10, w10, eq  // eq = none
  4035f8:	add	w9, w11, #0x1
  4035fc:	neg	w8, w8
  403600:	add	x2, x2, #0x564
  403604:	add	x0, sp, #0x148
  403608:	mov	w1, #0x12c                 	// #300
  40360c:	madd	w19, w9, w10, w8
  403610:	bl	402080 <snprintf@plt>
  403614:	sxtw	x8, w19
  403618:	add	x0, sp, #0x148
  40361c:	add	x1, sp, #0x1c
  403620:	add	x3, x29, #0x8
  403624:	mov	w2, #0x12c                 	// #300
  403628:	mov	w4, #0x2                   	// #2
  40362c:	mov	w5, #0x1                   	// #1
  403630:	str	x8, [x29, #8]
  403634:	bl	40598c <tigetstr@plt+0x34ac>
  403638:	adrp	x19, 41c000 <tigetstr@plt+0x19b20>
  40363c:	ldr	w8, [x19, #1140]
  403640:	cbz	w8, 403664 <tigetstr@plt+0x1184>
  403644:	add	x0, sp, #0x1c
  403648:	bl	401fe0 <putp@plt>
  40364c:	ldr	w8, [x19, #1140]
  403650:	cbz	w8, 40367c <tigetstr@plt+0x119c>
  403654:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  403658:	add	x0, x0, #0x592
  40365c:	bl	401fe0 <putp@plt>
  403660:	b	403698 <tigetstr@plt+0x11b8>
  403664:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403668:	ldr	x1, [x8, #1120]
  40366c:	add	x0, sp, #0x1c
  403670:	bl	401f20 <fputs@plt>
  403674:	ldr	w8, [x19, #1140]
  403678:	cbnz	w8, 403654 <tigetstr@plt+0x1174>
  40367c:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403680:	ldr	x3, [x8, #1120]
  403684:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  403688:	add	x0, x0, #0x592
  40368c:	mov	w1, #0x2                   	// #2
  403690:	mov	w2, #0x1                   	// #1
  403694:	bl	402370 <fwrite@plt>
  403698:	bl	404314 <tigetstr@plt+0x1e34>
  40369c:	mov	w0, wzr
  4036a0:	add	sp, sp, #0x280
  4036a4:	ldp	x20, x19, [sp, #96]
  4036a8:	ldp	x22, x21, [sp, #80]
  4036ac:	ldp	x24, x23, [sp, #64]
  4036b0:	ldp	x26, x25, [sp, #48]
  4036b4:	ldp	x28, x27, [sp, #32]
  4036b8:	ldp	x29, x30, [sp, #16]
  4036bc:	ldr	d8, [sp], #112
  4036c0:	ret
  4036c4:	bl	403b20 <tigetstr@plt+0x1640>
  4036c8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4036cc:	add	x1, x1, #0x3e8
  4036d0:	mov	w2, #0x5                   	// #5
  4036d4:	mov	x0, xzr
  4036d8:	bl	4023d0 <dcgettext@plt>
  4036dc:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4036e0:	ldr	x1, [x8, #1128]
  4036e4:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4036e8:	add	x2, x2, #0x3f4
  4036ec:	bl	402440 <printf@plt>
  4036f0:	mov	w0, wzr
  4036f4:	bl	401f40 <exit@plt>
  4036f8:	adrp	x21, 41c000 <tigetstr@plt+0x19b20>
  4036fc:	ldr	x19, [x21, #1096]
  403700:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403704:	add	x1, x1, #0x534
  403708:	mov	w2, #0x5                   	// #5
  40370c:	mov	x0, xzr
  403710:	bl	4023d0 <dcgettext@plt>
  403714:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403718:	ldr	x2, [x8, #1128]
  40371c:	mov	x1, x0
  403720:	mov	x0, x19
  403724:	bl	402490 <fprintf@plt>
  403728:	adrp	x23, 40a000 <tigetstr@plt+0x7b20>
  40372c:	adrp	x24, 40a000 <tigetstr@plt+0x7b20>
  403730:	adrp	x25, 409000 <tigetstr@plt+0x6b20>
  403734:	adrp	x20, 40a000 <tigetstr@plt+0x7b20>
  403738:	adrp	x28, 40a000 <tigetstr@plt+0x7b20>
  40373c:	adrp	x19, 40a000 <tigetstr@plt+0x7b20>
  403740:	adrp	x26, 40a000 <tigetstr@plt+0x7b20>
  403744:	adrp	x27, 40a000 <tigetstr@plt+0x7b20>
  403748:	mov	x22, xzr
  40374c:	add	x23, x23, #0x168
  403750:	add	x24, x24, #0x300
  403754:	add	x25, x25, #0xe40
  403758:	add	x20, x20, #0x556
  40375c:	add	x28, x28, #0x32b
  403760:	add	x19, x19, #0x335
  403764:	add	x26, x26, #0x342
  403768:	add	x27, x27, #0x33b
  40376c:	ldr	w8, [x23, x22]
  403770:	cmp	w8, #0x82
  403774:	b.hi	403798 <tigetstr@plt+0x12b8>  // b.pmore
  403778:	adr	x9, 40378c <tigetstr@plt+0x12ac>
  40377c:	ldrb	w10, [x25, x8]
  403780:	add	x9, x9, x10, lsl #2
  403784:	mov	x2, x24
  403788:	br	x9
  40378c:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403790:	add	x2, x2, #0x304
  403794:	b	403844 <tigetstr@plt+0x1364>
  403798:	sub	w9, w8, #0x21
  40379c:	cmp	w9, #0x5d
  4037a0:	b.hi	403850 <tigetstr@plt+0x1370>  // b.pmore
  4037a4:	ldr	x0, [x21, #1096]
  4037a8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4037ac:	add	x1, x1, #0x55c
  4037b0:	mov	w2, w8
  4037b4:	bl	402490 <fprintf@plt>
  4037b8:	b	403850 <tigetstr@plt+0x1370>
  4037bc:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4037c0:	add	x2, x2, #0x326
  4037c4:	b	403844 <tigetstr@plt+0x1364>
  4037c8:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4037cc:	add	x2, x2, #0x9fa
  4037d0:	b	403844 <tigetstr@plt+0x1364>
  4037d4:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4037d8:	add	x2, x2, #0x346
  4037dc:	b	403844 <tigetstr@plt+0x1364>
  4037e0:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4037e4:	add	x2, x2, #0x9de
  4037e8:	b	403844 <tigetstr@plt+0x1364>
  4037ec:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4037f0:	add	x2, x2, #0x318
  4037f4:	b	403844 <tigetstr@plt+0x1364>
  4037f8:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4037fc:	add	x2, x2, #0x311
  403800:	b	403844 <tigetstr@plt+0x1364>
  403804:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403808:	add	x2, x2, #0x31f
  40380c:	b	403844 <tigetstr@plt+0x1364>
  403810:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403814:	add	x2, x2, #0x30a
  403818:	b	403844 <tigetstr@plt+0x1364>
  40381c:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403820:	add	x2, x2, #0x330
  403824:	b	403844 <tigetstr@plt+0x1364>
  403828:	mov	x2, x28
  40382c:	b	403844 <tigetstr@plt+0x1364>
  403830:	mov	x2, x19
  403834:	b	403844 <tigetstr@plt+0x1364>
  403838:	mov	x2, x26
  40383c:	b	403844 <tigetstr@plt+0x1364>
  403840:	mov	x2, x27
  403844:	ldr	x0, [x21, #1096]
  403848:	mov	x1, x20
  40384c:	bl	402490 <fprintf@plt>
  403850:	add	x22, x22, #0x4
  403854:	cmp	x22, #0x3c
  403858:	b.ne	40376c <tigetstr@plt+0x128c>  // b.any
  40385c:	ldr	x1, [x21, #1096]
  403860:	mov	w0, #0xa                   	// #10
  403864:	bl	402040 <fputc@plt>
  403868:	mov	w0, #0x1                   	// #1
  40386c:	bl	401f40 <exit@plt>
  403870:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403874:	add	x1, x1, #0x5a4
  403878:	mov	w0, #0x1                   	// #1
  40387c:	mov	x2, x19
  403880:	bl	402400 <errx@plt>
  403884:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403888:	add	x1, x1, #0x3b4
  40388c:	b	403924 <tigetstr@plt+0x1444>
  403890:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403894:	add	x1, x1, #0x4c0
  403898:	b	403924 <tigetstr@plt+0x1444>
  40389c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4038a0:	add	x1, x1, #0x4ad
  4038a4:	b	403924 <tigetstr@plt+0x1444>
  4038a8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4038ac:	add	x1, x1, #0x4e9
  4038b0:	mov	w2, #0x5                   	// #5
  4038b4:	mov	x0, xzr
  4038b8:	bl	4023d0 <dcgettext@plt>
  4038bc:	bl	402390 <warnx@plt>
  4038c0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4038c4:	ldr	x19, [x8, #1096]
  4038c8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4038cc:	add	x1, x1, #0x406
  4038d0:	mov	w2, #0x5                   	// #5
  4038d4:	mov	x0, xzr
  4038d8:	bl	4023d0 <dcgettext@plt>
  4038dc:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4038e0:	ldr	x2, [x8, #1128]
  4038e4:	mov	x1, x0
  4038e8:	mov	x0, x19
  4038ec:	bl	402490 <fprintf@plt>
  4038f0:	mov	w0, #0x1                   	// #1
  4038f4:	bl	401f40 <exit@plt>
  4038f8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4038fc:	add	x1, x1, #0x473
  403900:	mov	w2, #0x5                   	// #5
  403904:	mov	x0, xzr
  403908:	bl	4023d0 <dcgettext@plt>
  40390c:	mov	x1, x0
  403910:	mov	w0, #0x1                   	// #1
  403914:	mov	w2, w19
  403918:	bl	402400 <errx@plt>
  40391c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403920:	add	x1, x1, #0x48f
  403924:	mov	w2, #0x5                   	// #5
  403928:	mov	x0, xzr
  40392c:	bl	4023d0 <dcgettext@plt>
  403930:	mov	x1, x0
  403934:	mov	w0, #0x1                   	// #1
  403938:	bl	402400 <errx@plt>
  40393c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403940:	add	x1, x1, #0x473
  403944:	mov	w2, #0x5                   	// #5
  403948:	mov	x0, xzr
  40394c:	bl	4023d0 <dcgettext@plt>
  403950:	mov	x1, x0
  403954:	mov	w0, #0x1                   	// #1
  403958:	mov	w2, #0x1f                  	// #31
  40395c:	bl	402400 <errx@plt>
  403960:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403964:	add	x1, x1, #0x42d
  403968:	mov	w2, #0x5                   	// #5
  40396c:	mov	x0, xzr
  403970:	bl	4023d0 <dcgettext@plt>
  403974:	ldr	x2, [x22]
  403978:	mov	x1, x0
  40397c:	mov	w0, #0x1                   	// #1
  403980:	bl	402400 <errx@plt>
  403984:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403988:	add	x1, x1, #0x4f3
  40398c:	mov	w2, #0x5                   	// #5
  403990:	mov	x0, xzr
  403994:	bl	4023d0 <dcgettext@plt>
  403998:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  40399c:	add	x8, x8, #0x41c
  4039a0:	ldp	w2, w3, [x8]
  4039a4:	mov	x1, x0
  4039a8:	mov	w0, #0x1                   	// #1
  4039ac:	bl	402400 <errx@plt>
  4039b0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4039b4:	ldr	w9, [x8, #992]
  4039b8:	cmp	w1, #0x3
  4039bc:	mov	w8, #0xe                   	// #14
  4039c0:	cset	w10, lt  // lt = tstop
  4039c4:	add	w11, w9, #0x1
  4039c8:	cinc	w8, w8, lt  // lt = tstop
  4039cc:	cmp	w11, w2
  4039d0:	csel	w8, w8, w10, eq  // eq = none
  4039d4:	sub	w8, w2, w8
  4039d8:	cmp	w9, w8
  4039dc:	b.lt	403a10 <tigetstr@plt+0x1530>  // b.tstop
  4039e0:	cmp	w1, #0xa
  4039e4:	b.lt	4039f0 <tigetstr@plt+0x1510>  // b.tstop
  4039e8:	cmp	w8, w9
  4039ec:	b.eq	403a10 <tigetstr@plt+0x1530>  // b.none
  4039f0:	cmp	w8, w9
  4039f4:	cset	w10, eq  // eq = none
  4039f8:	cmp	w1, #0x9
  4039fc:	cset	w11, eq  // eq = none
  403a00:	cmp	w0, #0xe
  403a04:	and	w10, w11, w10
  403a08:	b.lt	403aa4 <tigetstr@plt+0x15c4>  // b.tstop
  403a0c:	cbz	w10, 403aa4 <tigetstr@plt+0x15c4>
  403a10:	mov	w11, #0x7ae1                	// #31457
  403a14:	mov	w12, #0x851f                	// #34079
  403a18:	add	w10, w8, #0x3
  403a1c:	cmp	w8, #0x0
  403a20:	movk	w11, #0xae14, lsl #16
  403a24:	movk	w12, #0x51eb, lsl #16
  403a28:	sxtw	x9, w8
  403a2c:	csel	w10, w10, w8, lt  // lt = tstop
  403a30:	smull	x11, w8, w11
  403a34:	smull	x8, w8, w12
  403a38:	adrp	x12, 40a000 <tigetstr@plt+0x7b20>
  403a3c:	add	x12, x12, #0x250
  403a40:	add	x12, x12, w1, sxtw #2
  403a44:	add	x9, x9, w0, sxtw
  403a48:	asr	w10, w10, #2
  403a4c:	lsr	x14, x11, #63
  403a50:	asr	x11, x11, #37
  403a54:	ldursw	x12, [x12, #-4]
  403a58:	mov	x13, #0x4925                	// #18725
  403a5c:	add	w11, w11, w14
  403a60:	lsr	x14, x8, #63
  403a64:	asr	x8, x8, #39
  403a68:	add	x9, x9, w10, sxtw
  403a6c:	movk	x13, #0x2492, lsl #16
  403a70:	add	w8, w8, w14
  403a74:	add	x9, x9, w11, sxtw
  403a78:	movk	x13, #0x9249, lsl #32
  403a7c:	add	x8, x9, w8, sxtw
  403a80:	movk	x13, #0x4924, lsl #48
  403a84:	add	x8, x8, x12
  403a88:	smulh	x9, x8, x13
  403a8c:	lsr	x10, x9, #63
  403a90:	lsr	x9, x9, #1
  403a94:	add	w9, w9, w10
  403a98:	sub	w9, w9, w9, lsl #3
  403a9c:	add	w0, w8, w9
  403aa0:	ret
  403aa4:	cmp	w1, #0x9
  403aa8:	cset	w12, lt  // lt = tstop
  403aac:	cmp	w0, #0x3
  403ab0:	cset	w11, lt  // lt = tstop
  403ab4:	cmp	w8, w9
  403ab8:	cset	w9, eq  // eq = none
  403abc:	b.lt	403ad8 <tigetstr@plt+0x15f8>  // b.tstop
  403ac0:	and	w9, w12, w9
  403ac4:	tbnz	w9, #0, 403ad8 <tigetstr@plt+0x15f8>
  403ac8:	and	w9, w11, w10
  403acc:	cbnz	w9, 403ad8 <tigetstr@plt+0x15f8>
  403ad0:	mov	w0, #0x8                   	// #8
  403ad4:	ret
  403ad8:	add	w10, w8, #0x3
  403adc:	cmp	w8, #0x0
  403ae0:	sxtw	x9, w8
  403ae4:	csel	w8, w10, w8, lt  // lt = tstop
  403ae8:	adrp	x10, 40a000 <tigetstr@plt+0x7b20>
  403aec:	add	x10, x10, #0x280
  403af0:	add	x10, x10, w1, sxtw #2
  403af4:	ldursw	x10, [x10, #-4]
  403af8:	mov	x11, #0x4925                	// #18725
  403afc:	movk	x11, #0x2492, lsl #16
  403b00:	add	x9, x9, w0, sxtw
  403b04:	asr	w8, w8, #2
  403b08:	movk	x11, #0x9249, lsl #32
  403b0c:	add	x8, x9, w8, sxtw
  403b10:	movk	x11, #0x4924, lsl #48
  403b14:	add	x8, x8, x10
  403b18:	smulh	x9, x8, x11
  403b1c:	b	403a8c <tigetstr@plt+0x15ac>
  403b20:	stp	x29, x30, [sp, #-32]!
  403b24:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403b28:	stp	x20, x19, [sp, #16]
  403b2c:	ldr	x19, [x8, #1120]
  403b30:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403b34:	add	x1, x1, #0x5c1
  403b38:	mov	w2, #0x5                   	// #5
  403b3c:	mov	x0, xzr
  403b40:	mov	x29, sp
  403b44:	bl	4023d0 <dcgettext@plt>
  403b48:	mov	x1, x19
  403b4c:	bl	401f20 <fputs@plt>
  403b50:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403b54:	add	x1, x1, #0x5ca
  403b58:	mov	w2, #0x5                   	// #5
  403b5c:	mov	x0, xzr
  403b60:	bl	4023d0 <dcgettext@plt>
  403b64:	adrp	x20, 41c000 <tigetstr@plt+0x19b20>
  403b68:	ldr	x2, [x20, #1128]
  403b6c:	mov	x1, x0
  403b70:	mov	x0, x19
  403b74:	bl	402490 <fprintf@plt>
  403b78:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403b7c:	add	x1, x1, #0x5ee
  403b80:	mov	w2, #0x5                   	// #5
  403b84:	mov	x0, xzr
  403b88:	bl	4023d0 <dcgettext@plt>
  403b8c:	ldr	x2, [x20, #1128]
  403b90:	mov	x1, x0
  403b94:	mov	x0, x19
  403b98:	bl	402490 <fprintf@plt>
  403b9c:	mov	w0, #0xa                   	// #10
  403ba0:	mov	x1, x19
  403ba4:	bl	402040 <fputc@plt>
  403ba8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403bac:	add	x1, x1, #0x613
  403bb0:	mov	w2, #0x5                   	// #5
  403bb4:	mov	x0, xzr
  403bb8:	bl	4023d0 <dcgettext@plt>
  403bbc:	mov	x1, x19
  403bc0:	bl	401f20 <fputs@plt>
  403bc4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403bc8:	add	x1, x1, #0x63c
  403bcc:	mov	w2, #0x5                   	// #5
  403bd0:	mov	x0, xzr
  403bd4:	bl	4023d0 <dcgettext@plt>
  403bd8:	mov	x1, x19
  403bdc:	bl	401f20 <fputs@plt>
  403be0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403be4:	add	x1, x1, #0x66f
  403be8:	mov	w2, #0x5                   	// #5
  403bec:	mov	x0, xzr
  403bf0:	bl	4023d0 <dcgettext@plt>
  403bf4:	mov	x1, x19
  403bf8:	bl	401f20 <fputs@plt>
  403bfc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403c00:	add	x1, x1, #0x67a
  403c04:	mov	w2, #0x5                   	// #5
  403c08:	mov	x0, xzr
  403c0c:	bl	4023d0 <dcgettext@plt>
  403c10:	mov	x1, x19
  403c14:	bl	401f20 <fputs@plt>
  403c18:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403c1c:	add	x1, x1, #0x6b5
  403c20:	mov	w2, #0x5                   	// #5
  403c24:	mov	x0, xzr
  403c28:	bl	4023d0 <dcgettext@plt>
  403c2c:	mov	x1, x19
  403c30:	bl	401f20 <fputs@plt>
  403c34:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403c38:	add	x1, x1, #0x6f1
  403c3c:	mov	w2, #0x5                   	// #5
  403c40:	mov	x0, xzr
  403c44:	bl	4023d0 <dcgettext@plt>
  403c48:	mov	x1, x19
  403c4c:	bl	401f20 <fputs@plt>
  403c50:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403c54:	add	x1, x1, #0x734
  403c58:	mov	w2, #0x5                   	// #5
  403c5c:	mov	x0, xzr
  403c60:	bl	4023d0 <dcgettext@plt>
  403c64:	mov	x1, x19
  403c68:	bl	401f20 <fputs@plt>
  403c6c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403c70:	add	x1, x1, #0x77a
  403c74:	mov	w2, #0x5                   	// #5
  403c78:	mov	x0, xzr
  403c7c:	bl	4023d0 <dcgettext@plt>
  403c80:	mov	x1, x19
  403c84:	bl	401f20 <fputs@plt>
  403c88:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403c8c:	add	x1, x1, #0x7ae
  403c90:	mov	w2, #0x5                   	// #5
  403c94:	mov	x0, xzr
  403c98:	bl	4023d0 <dcgettext@plt>
  403c9c:	mov	x1, x19
  403ca0:	bl	401f20 <fputs@plt>
  403ca4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403ca8:	add	x1, x1, #0x7e2
  403cac:	mov	w2, #0x5                   	// #5
  403cb0:	mov	x0, xzr
  403cb4:	bl	4023d0 <dcgettext@plt>
  403cb8:	mov	x1, x19
  403cbc:	bl	401f20 <fputs@plt>
  403cc0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403cc4:	add	x1, x1, #0x81c
  403cc8:	mov	w2, #0x5                   	// #5
  403ccc:	mov	x0, xzr
  403cd0:	bl	4023d0 <dcgettext@plt>
  403cd4:	mov	x1, x19
  403cd8:	bl	401f20 <fputs@plt>
  403cdc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403ce0:	add	x1, x1, #0x866
  403ce4:	mov	w2, #0x5                   	// #5
  403ce8:	mov	x0, xzr
  403cec:	bl	4023d0 <dcgettext@plt>
  403cf0:	mov	x1, x19
  403cf4:	bl	401f20 <fputs@plt>
  403cf8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403cfc:	add	x1, x1, #0x895
  403d00:	mov	w2, #0x5                   	// #5
  403d04:	mov	x0, xzr
  403d08:	bl	4023d0 <dcgettext@plt>
  403d0c:	mov	x1, x19
  403d10:	bl	401f20 <fputs@plt>
  403d14:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403d18:	add	x1, x1, #0x8c1
  403d1c:	mov	w2, #0x5                   	// #5
  403d20:	mov	x0, xzr
  403d24:	bl	4023d0 <dcgettext@plt>
  403d28:	mov	x1, x19
  403d2c:	bl	401f20 <fputs@plt>
  403d30:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403d34:	add	x1, x1, #0x8f5
  403d38:	mov	w2, #0x5                   	// #5
  403d3c:	mov	x0, xzr
  403d40:	bl	4023d0 <dcgettext@plt>
  403d44:	mov	x1, x19
  403d48:	bl	401f20 <fputs@plt>
  403d4c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403d50:	add	x1, x1, #0x92e
  403d54:	mov	w2, #0x5                   	// #5
  403d58:	mov	x0, xzr
  403d5c:	bl	4023d0 <dcgettext@plt>
  403d60:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403d64:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  403d68:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  403d6c:	mov	x1, x0
  403d70:	add	x2, x2, #0x967
  403d74:	add	x3, x3, #0x96c
  403d78:	add	x4, x4, #0x973
  403d7c:	mov	x0, x19
  403d80:	bl	402490 <fprintf@plt>
  403d84:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403d88:	add	x1, x1, #0x996
  403d8c:	mov	w2, #0x5                   	// #5
  403d90:	mov	x0, xzr
  403d94:	bl	4023d0 <dcgettext@plt>
  403d98:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403d9c:	mov	x2, x0
  403da0:	add	x1, x1, #0x979
  403da4:	mov	x0, x19
  403da8:	bl	402490 <fprintf@plt>
  403dac:	mov	w0, #0xa                   	// #10
  403db0:	mov	x1, x19
  403db4:	bl	402040 <fputc@plt>
  403db8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403dbc:	add	x1, x1, #0x9d1
  403dc0:	mov	w2, #0x5                   	// #5
  403dc4:	mov	x0, xzr
  403dc8:	bl	4023d0 <dcgettext@plt>
  403dcc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403dd0:	mov	x19, x0
  403dd4:	add	x1, x1, #0x9f2
  403dd8:	mov	w2, #0x5                   	// #5
  403ddc:	mov	x0, xzr
  403de0:	bl	4023d0 <dcgettext@plt>
  403de4:	mov	x4, x0
  403de8:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  403dec:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403df0:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  403df4:	add	x0, x0, #0x9b4
  403df8:	add	x1, x1, #0x9c5
  403dfc:	add	x3, x3, #0x9e3
  403e00:	mov	x2, x19
  403e04:	bl	402440 <printf@plt>
  403e08:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403e0c:	add	x1, x1, #0xa02
  403e10:	mov	w2, #0x5                   	// #5
  403e14:	mov	x0, xzr
  403e18:	bl	4023d0 <dcgettext@plt>
  403e1c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403e20:	add	x1, x1, #0xa1d
  403e24:	bl	402440 <printf@plt>
  403e28:	mov	w0, wzr
  403e2c:	bl	401f40 <exit@plt>
  403e30:	stp	x29, x30, [sp, #-48]!
  403e34:	stp	x22, x21, [sp, #16]
  403e38:	stp	x20, x19, [sp, #32]
  403e3c:	mov	x29, sp
  403e40:	mov	x19, x0
  403e44:	bl	4050d4 <tigetstr@plt+0x2bf4>
  403e48:	adrp	x21, 41c000 <tigetstr@plt+0x19b20>
  403e4c:	mov	x20, xzr
  403e50:	add	x21, x21, #0x320
  403e54:	cmp	x20, #0xc
  403e58:	b.eq	403e74 <tigetstr@plt+0x1994>  // b.none
  403e5c:	ldr	x0, [x21, x20, lsl #3]
  403e60:	mov	x1, x19
  403e64:	bl	4021d0 <strcasecmp@plt>
  403e68:	add	x20, x20, #0x1
  403e6c:	cbnz	w0, 403e54 <tigetstr@plt+0x1974>
  403e70:	b	403f50 <tigetstr@plt+0x1a70>
  403e74:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403e78:	ldr	x8, [x8, #896]
  403e7c:	cbnz	x8, 403f24 <tigetstr@plt+0x1a44>
  403e80:	mov	w0, #0x87                  	// #135
  403e84:	movk	w0, #0x2, lsl #16
  403e88:	mov	w22, #0x87                  	// #135
  403e8c:	movk	w22, #0x2, lsl #16
  403e90:	bl	4020e0 <nl_langinfo@plt>
  403e94:	adrp	x20, 41c000 <tigetstr@plt+0x19b20>
  403e98:	add	x20, x20, #0x380
  403e9c:	str	x0, [x20]
  403ea0:	add	w0, w22, #0x1
  403ea4:	bl	4020e0 <nl_langinfo@plt>
  403ea8:	str	x0, [x20, #8]
  403eac:	add	w0, w22, #0x2
  403eb0:	bl	4020e0 <nl_langinfo@plt>
  403eb4:	str	x0, [x20, #16]
  403eb8:	add	w0, w22, #0x3
  403ebc:	bl	4020e0 <nl_langinfo@plt>
  403ec0:	str	x0, [x20, #24]
  403ec4:	add	w0, w22, #0x4
  403ec8:	bl	4020e0 <nl_langinfo@plt>
  403ecc:	str	x0, [x20, #32]
  403ed0:	add	w0, w22, #0x5
  403ed4:	bl	4020e0 <nl_langinfo@plt>
  403ed8:	str	x0, [x20, #40]
  403edc:	add	w0, w22, #0x6
  403ee0:	bl	4020e0 <nl_langinfo@plt>
  403ee4:	str	x0, [x20, #48]
  403ee8:	add	w0, w22, #0x7
  403eec:	bl	4020e0 <nl_langinfo@plt>
  403ef0:	str	x0, [x20, #56]
  403ef4:	orr	w0, w22, #0x8
  403ef8:	bl	4020e0 <nl_langinfo@plt>
  403efc:	str	x0, [x20, #64]
  403f00:	add	w0, w22, #0x9
  403f04:	bl	4020e0 <nl_langinfo@plt>
  403f08:	str	x0, [x20, #72]
  403f0c:	add	w0, w22, #0xa
  403f10:	bl	4020e0 <nl_langinfo@plt>
  403f14:	str	x0, [x20, #80]
  403f18:	add	w0, w22, #0xb
  403f1c:	bl	4020e0 <nl_langinfo@plt>
  403f20:	str	x0, [x20, #88]
  403f24:	mov	x20, xzr
  403f28:	cmp	x20, #0xc
  403f2c:	b.eq	403f4c <tigetstr@plt+0x1a6c>  // b.none
  403f30:	add	x8, x21, x20, lsl #3
  403f34:	ldr	x0, [x8, #96]
  403f38:	mov	x1, x19
  403f3c:	bl	4021d0 <strcasecmp@plt>
  403f40:	add	x20, x20, #0x1
  403f44:	cbnz	w0, 403f28 <tigetstr@plt+0x1a48>
  403f48:	b	403f50 <tigetstr@plt+0x1a70>
  403f4c:	mov	w20, #0xffffffea            	// #-22
  403f50:	mov	w0, w20
  403f54:	ldp	x20, x19, [sp, #32]
  403f58:	ldp	x22, x21, [sp, #16]
  403f5c:	ldp	x29, x30, [sp], #48
  403f60:	ret
  403f64:	stp	x29, x30, [sp, #-96]!
  403f68:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  403f6c:	add	x8, x8, #0x3e0
  403f70:	stp	x28, x27, [sp, #16]
  403f74:	ldr	w28, [x8]
  403f78:	stp	x24, x23, [sp, #48]
  403f7c:	mov	x23, #0x4925                	// #18725
  403f80:	ldr	w27, [x8, #24]
  403f84:	movk	x23, #0x2492, lsl #16
  403f88:	stp	x22, x21, [sp, #64]
  403f8c:	mov	x17, #0xffffffffffff7ae1    	// #-34079
  403f90:	mov	w22, #0x851f                	// #34079
  403f94:	movk	x23, #0x9249, lsl #32
  403f98:	stp	x26, x25, [sp, #32]
  403f9c:	stp	x20, x19, [sp, #80]
  403fa0:	mov	w19, w2
  403fa4:	mov	w16, #0xf                   	// #15
  403fa8:	movk	x17, #0xae14, lsl #16
  403fac:	movk	w22, #0x51eb, lsl #16
  403fb0:	movk	x23, #0x4924, lsl #48
  403fb4:	mov	w24, #0xfffffffe            	// #-2
  403fb8:	mov	w25, #0x5                   	// #5
  403fbc:	mov	w26, #0x6                   	// #6
  403fc0:	add	w21, w28, #0x1
  403fc4:	mov	x29, sp
  403fc8:	b	403fdc <tigetstr@plt+0x1afc>
  403fcc:	mov	w8, #0xffffffff            	// #-1
  403fd0:	mov	w1, #0xc                   	// #12
  403fd4:	mov	w0, #0x1f                  	// #31
  403fd8:	add	w19, w19, w8
  403fdc:	cmp	w21, w19
  403fe0:	csinc	w8, w16, wzr, eq  // eq = none
  403fe4:	sub	w9, w19, w8
  403fe8:	add	w10, w9, #0x3
  403fec:	cmp	w9, #0x0
  403ff0:	csel	w10, w10, w9, lt  // lt = tstop
  403ff4:	sxtw	x8, w9
  403ff8:	cmp	w28, w9
  403ffc:	sbfx	x9, x10, #2, #30
  404000:	b.ge	404038 <tigetstr@plt+0x1b58>  // b.tcont
  404004:	mul	x10, x8, x17
  404008:	mul	x11, x8, x22
  40400c:	add	x8, x8, x9
  404010:	lsr	x9, x10, #63
  404014:	asr	x10, x10, #37
  404018:	lsr	x12, x11, #63
  40401c:	asr	x11, x11, #39
  404020:	add	w10, w10, w9
  404024:	add	w9, w11, w12
  404028:	add	x8, x8, w10, sxtw
  40402c:	sxtw	x9, w9
  404030:	add	x8, x8, #0x1
  404034:	b	404040 <tigetstr@plt+0x1b60>
  404038:	add	x8, x9, x8
  40403c:	mov	w9, #0x6                   	// #6
  404040:	add	x8, x8, x9
  404044:	smulh	x9, x8, x23
  404048:	lsr	x10, x9, #63
  40404c:	lsr	x9, x9, #1
  404050:	add	w9, w9, w10
  404054:	sub	w9, w9, w9, lsl #3
  404058:	add	w8, w8, w9
  40405c:	cmp	w8, #0x5
  404060:	csel	w9, w25, w24, lt  // lt = tstop
  404064:	tst	w27, #0x100
  404068:	csel	w10, w26, w9, eq  // eq = none
  40406c:	cmp	w0, #0x1f
  404070:	csinc	w1, w1, wzr, le
  404074:	cmp	w28, w19
  404078:	and	w9, w19, #0x3
  40407c:	b.ge	4040a8 <tigetstr@plt+0x1bc8>  // b.tcont
  404080:	cbnz	w9, 4040b4 <tigetstr@plt+0x1bd4>
  404084:	smull	x9, w19, w22
  404088:	lsr	x11, x9, #63
  40408c:	asr	x9, x9, #37
  404090:	add	w9, w9, w11
  404094:	mov	w11, #0x64                  	// #100
  404098:	msub	w9, w9, w11, w19
  40409c:	cbz	w9, 4040b4 <tigetstr@plt+0x1bd4>
  4040a0:	mov	w9, #0x1                   	// #1
  4040a4:	b	4040dc <tigetstr@plt+0x1bfc>
  4040a8:	cmp	w9, #0x0
  4040ac:	cset	w9, eq  // eq = none
  4040b0:	b	4040dc <tigetstr@plt+0x1bfc>
  4040b4:	mov	w9, #0x5c29                	// #23593
  4040b8:	mov	w11, #0xb850                	// #47184
  4040bc:	movk	w9, #0xc28f, lsl #16
  4040c0:	movk	w11, #0x51e, lsl #16
  4040c4:	madd	w9, w19, w9, w11
  4040c8:	mov	w11, #0xd70b                	// #55051
  4040cc:	ror	w9, w9, #4
  4040d0:	movk	w11, #0xa3, lsl #16
  4040d4:	cmp	w9, w11
  4040d8:	cset	w9, cc  // cc = lo, ul, last
  4040dc:	cmp	w1, #0x2
  4040e0:	add	w8, w10, w8
  4040e4:	mov	w11, w0
  4040e8:	b.lt	404188 <tigetstr@plt+0x1ca8>  // b.tstop
  4040ec:	mov	w10, w1
  4040f0:	sub	x11, x10, #0x1
  4040f4:	cmp	x11, #0x8
  4040f8:	b.cs	404108 <tigetstr@plt+0x1c28>  // b.hs, b.nlast
  4040fc:	mov	w12, #0x1                   	// #1
  404100:	mov	w11, w0
  404104:	b	404160 <tigetstr@plt+0x1c80>
  404108:	adrp	x14, 40a000 <tigetstr@plt+0x7b20>
  40410c:	mov	w12, #0x34                  	// #52
  404110:	add	x14, x14, #0x1e8
  404114:	and	x13, x11, #0xfffffffffffffff8
  404118:	movi	v0.2d, #0x0
  40411c:	madd	x14, x9, x12, x14
  404120:	orr	x12, x13, #0x1
  404124:	mov	v0.s[0], w0
  404128:	add	x14, x14, #0x14
  40412c:	movi	v1.2d, #0x0
  404130:	mov	x15, x13
  404134:	ldp	q2, q3, [x14, #-16]
  404138:	subs	x15, x15, #0x8
  40413c:	add	x14, x14, #0x20
  404140:	add	v0.4s, v2.4s, v0.4s
  404144:	add	v1.4s, v3.4s, v1.4s
  404148:	b.ne	404134 <tigetstr@plt+0x1c54>  // b.any
  40414c:	add	v0.4s, v1.4s, v0.4s
  404150:	addv	s0, v0.4s
  404154:	cmp	x11, x13
  404158:	fmov	w11, s0
  40415c:	b.eq	404188 <tigetstr@plt+0x1ca8>  // b.none
  404160:	adrp	x14, 40a000 <tigetstr@plt+0x7b20>
  404164:	mov	w13, #0x34                  	// #52
  404168:	add	x14, x14, #0x1e8
  40416c:	madd	x9, x9, x13, x14
  404170:	sub	x10, x10, x12
  404174:	add	x9, x9, x12, lsl #2
  404178:	ldr	w12, [x9], #4
  40417c:	subs	x10, x10, #0x1
  404180:	add	w11, w12, w11
  404184:	b.ne	404178 <tigetstr@plt+0x1c98>  // b.any
  404188:	cmp	w11, #0x101
  40418c:	sub	w9, w8, #0xb
  404190:	ccmp	w28, w19, #0x0, gt
  404194:	csel	w8, w9, w8, eq  // eq = none
  404198:	add	w20, w8, w11
  40419c:	cmp	w20, #0x6
  4041a0:	b.le	403fcc <tigetstr@plt+0x1aec>
  4041a4:	cmp	w27, #0x100
  4041a8:	b.ne	4042dc <tigetstr@plt+0x1dfc>  // b.any
  4041ac:	cmp	w11, #0x16b
  4041b0:	b.lt	4042dc <tigetstr@plt+0x1dfc>  // b.tstop
  4041b4:	mov	w2, w19
  4041b8:	bl	4039b0 <tigetstr@plt+0x14d0>
  4041bc:	mov	x17, #0xffffffffffff7ae1    	// #-34079
  4041c0:	sub	w8, w0, #0x1
  4041c4:	movk	x17, #0xae14, lsl #16
  4041c8:	mov	w16, #0xf                   	// #15
  4041cc:	cmp	w8, #0x2
  4041d0:	b.hi	4042dc <tigetstr@plt+0x1dfc>  // b.pmore
  4041d4:	cmp	w21, w19
  4041d8:	mov	w8, #0xe                   	// #14
  4041dc:	csel	w8, w8, wzr, eq  // eq = none
  4041e0:	sub	w9, w19, w8
  4041e4:	add	w10, w9, #0x3
  4041e8:	cmp	w9, #0x0
  4041ec:	csel	w10, w10, w9, lt  // lt = tstop
  4041f0:	sxtw	x8, w9
  4041f4:	cmp	w9, w28
  4041f8:	sbfx	x9, x10, #2, #30
  4041fc:	b.ge	40420c <tigetstr@plt+0x1d2c>  // b.tcont
  404200:	add	x10, x9, x8
  404204:	mov	w11, #0x21                  	// #33
  404208:	b	40423c <tigetstr@plt+0x1d5c>
  40420c:	mul	x10, x8, x17
  404210:	mul	x11, x8, x22
  404214:	lsr	x13, x10, #63
  404218:	asr	x10, x10, #37
  40421c:	add	x12, x9, x8
  404220:	lsr	x14, x11, #63
  404224:	asr	x11, x11, #39
  404228:	add	w10, w10, w13
  40422c:	add	w11, w11, w14
  404230:	add	x10, x12, w10, sxtw
  404234:	sxtw	x11, w11
  404238:	add	x10, x10, #0x23
  40423c:	add	x10, x10, x11
  404240:	smulh	x11, x10, x23
  404244:	lsr	x12, x11, #63
  404248:	lsr	x11, x11, #1
  40424c:	add	w11, w11, w12
  404250:	sub	w11, w11, w11, lsl #3
  404254:	add	w10, w10, w11
  404258:	cmp	w10, #0x1
  40425c:	b.lt	4042dc <tigetstr@plt+0x1dfc>  // b.tstop
  404260:	cmp	w8, w28
  404264:	b.ge	404274 <tigetstr@plt+0x1d94>  // b.tcont
  404268:	add	x8, x9, x8
  40426c:	mov	w9, #0x21                  	// #33
  404270:	b	4042a4 <tigetstr@plt+0x1dc4>
  404274:	mul	x10, x8, x17
  404278:	mul	x11, x8, x22
  40427c:	add	x8, x9, x8
  404280:	lsr	x9, x10, #63
  404284:	asr	x10, x10, #37
  404288:	lsr	x12, x11, #63
  40428c:	asr	x11, x11, #39
  404290:	add	w10, w10, w9
  404294:	add	w9, w11, w12
  404298:	add	x8, x8, w10, sxtw
  40429c:	sxtw	x9, w9
  4042a0:	add	x8, x8, #0x23
  4042a4:	add	x8, x8, x9
  4042a8:	smulh	x9, x8, x23
  4042ac:	lsr	x10, x9, #63
  4042b0:	lsr	x9, x9, #1
  4042b4:	add	w9, w9, w10
  4042b8:	sub	w9, w9, w9, lsl #3
  4042bc:	add	w8, w8, w9
  4042c0:	cmp	w8, #0x4
  4042c4:	b.ge	4042dc <tigetstr@plt+0x1dfc>  // b.tcont
  4042c8:	mov	w8, #0x1                   	// #1
  4042cc:	mov	w0, #0x1                   	// #1
  4042d0:	mov	w1, #0x1                   	// #1
  4042d4:	add	w19, w19, w8
  4042d8:	b	403fdc <tigetstr@plt+0x1afc>
  4042dc:	mov	w8, #0x4925                	// #18725
  4042e0:	movk	w8, #0x2492, lsl #16
  4042e4:	umull	x8, w20, w8
  4042e8:	lsr	x8, x8, #32
  4042ec:	sub	w9, w20, w8
  4042f0:	ldp	x20, x19, [sp, #80]
  4042f4:	ldp	x22, x21, [sp, #64]
  4042f8:	ldp	x24, x23, [sp, #48]
  4042fc:	ldp	x26, x25, [sp, #32]
  404300:	ldp	x28, x27, [sp, #16]
  404304:	add	w8, w8, w9, lsr #1
  404308:	lsr	w0, w8, #2
  40430c:	ldp	x29, x30, [sp], #96
  404310:	ret
  404314:	stp	x29, x30, [sp, #-96]!
  404318:	stp	x28, x27, [sp, #16]
  40431c:	stp	x26, x25, [sp, #32]
  404320:	stp	x24, x23, [sp, #48]
  404324:	stp	x22, x21, [sp, #64]
  404328:	stp	x20, x19, [sp, #80]
  40432c:	mov	x29, sp
  404330:	sub	sp, sp, #0x3f0
  404334:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  404338:	add	x8, x8, #0x3e8
  40433c:	ldr	w9, [x8, #60]
  404340:	ldp	w10, w2, [x8, #48]
  404344:	ldp	w8, w11, [x8]
  404348:	cmp	w9, #0x0
  40434c:	csel	w1, w10, w9, eq  // eq = none
  404350:	cbz	w11, 4043b8 <tigetstr@plt+0x1ed8>
  404354:	cmp	w8, #0x0
  404358:	cinc	w9, w8, lt  // lt = tstop
  40435c:	sub	w1, w1, w9, asr #1
  404360:	cmp	w1, #0x0
  404364:	b.gt	4043b8 <tigetstr@plt+0x1ed8>
  404368:	mov	w10, #0x5555                	// #21845
  40436c:	movk	w10, #0xd555, lsl #16
  404370:	mov	w11, #0xaaab                	// #43691
  404374:	neg	w9, w1
  404378:	movk	w11, #0x2aaa, lsl #16
  40437c:	smull	x10, w1, w10
  404380:	smull	x11, w9, w11
  404384:	lsr	x12, x10, #63
  404388:	asr	x10, x10, #33
  40438c:	add	w10, w10, w12
  404390:	lsr	x12, x11, #63
  404394:	asr	x11, x11, #33
  404398:	add	w11, w11, w12
  40439c:	mov	w12, #0xc                   	// #12
  4043a0:	msub	w9, w11, w12, w9
  4043a4:	cmn	w1, #0xc
  4043a8:	mvn	w10, w10
  4043ac:	csneg	w9, w9, w1, lt  // lt = tstop
  4043b0:	add	w2, w2, w10
  4043b4:	sub	w1, w12, w9
  4043b8:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  4043bc:	ldr	w9, [x9, #1008]
  4043c0:	add	x10, sp, #0x118
  4043c4:	sub	w8, w8, #0x1
  4043c8:	add	x11, sp, #0x48
  4043cc:	cmp	w9, #0x1
  4043d0:	sdiv	w12, w8, w9
  4043d4:	csel	x8, x10, xzr, gt
  4043d8:	cmp	w9, #0x2
  4043dc:	str	x8, [sp, #688]
  4043e0:	csel	x8, x11, xzr, gt
  4043e4:	str	x8, [sp, #480]
  4043e8:	str	xzr, [sp, #272]
  4043ec:	tbnz	w12, #31, 404fa4 <tigetstr@plt+0x2ac4>
  4043f0:	adrp	x8, 40a000 <tigetstr@plt+0x7b20>
  4043f4:	ldr	q0, [x8, #752]
  4043f8:	adrp	x22, 40a000 <tigetstr@plt+0x7b20>
  4043fc:	adrp	x25, 40a000 <tigetstr@plt+0x7b20>
  404400:	mov	w9, wzr
  404404:	adrp	x26, 41c000 <tigetstr@plt+0x19b20>
  404408:	adrp	x24, 41c000 <tigetstr@plt+0x19b20>
  40440c:	adrp	x28, 41c000 <tigetstr@plt+0x19b20>
  404410:	add	x22, x22, #0x594
  404414:	add	x25, x25, #0x56f
  404418:	str	q0, [sp, #16]
  40441c:	str	w12, [sp, #44]
  404420:	b	404434 <tigetstr@plt+0x1f54>
  404424:	ldr	w8, [sp, #12]
  404428:	cmp	w8, w12
  40442c:	add	w9, w8, #0x1
  404430:	b.eq	404fa4 <tigetstr@plt+0x2ac4>  // b.none
  404434:	cmp	w9, w12
  404438:	mov	w11, w9
  40443c:	b.ne	404470 <tigetstr@plt+0x1f90>  // b.any
  404440:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  404444:	add	x9, x9, #0x3e8
  404448:	ldr	w8, [x9]
  40444c:	ldr	w9, [x9, #8]
  404450:	sdiv	w10, w8, w9
  404454:	msub	w8, w10, w9, w8
  404458:	cmp	w8, #0x2
  40445c:	b.eq	40446c <tigetstr@plt+0x1f8c>  // b.none
  404460:	cmp	w8, #0x1
  404464:	b.ne	404470 <tigetstr@plt+0x1f90>  // b.any
  404468:	str	xzr, [sp, #688]
  40446c:	str	xzr, [sp, #480]
  404470:	add	x19, sp, #0x1e8
  404474:	str	w11, [sp, #12]
  404478:	b	4044ac <tigetstr@plt+0x1fcc>
  40447c:	stp	w8, w8, [x19, #172]
  404480:	str	w8, [x19, #180]
  404484:	mov	w0, #0xffffffff            	// #-1
  404488:	str	w0, [x19, #184]
  40448c:	str	w0, [x19, #188]
  404490:	ldr	x19, [x19, #200]
  404494:	ldp	w2, w1, [sp, #48]
  404498:	adrp	x20, 41c000 <tigetstr@plt+0x19b20>
  40449c:	adrp	x21, 40a000 <tigetstr@plt+0x7b20>
  4044a0:	add	x20, x20, #0x320
  4044a4:	add	x21, x21, #0x45e
  4044a8:	cbz	x19, 404994 <tigetstr@plt+0x24b4>
  4044ac:	cmp	w1, #0xb
  4044b0:	mov	w8, #0x1                   	// #1
  4044b4:	stp	w1, w2, [x19, #192]
  4044b8:	csinc	w9, w8, w1, gt
  4044bc:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4044c0:	ldr	w8, [x8, #992]
  4044c4:	cinc	w10, w2, gt
  4044c8:	cmp	w1, #0x3
  4044cc:	mov	w13, #0xe                   	// #14
  4044d0:	add	w12, w8, #0x1
  4044d4:	cset	w11, lt  // lt = tstop
  4044d8:	cinc	w13, w13, lt  // lt = tstop
  4044dc:	cmp	w12, w2
  4044e0:	csel	w11, w13, w11, eq  // eq = none
  4044e4:	sub	w11, w2, w11
  4044e8:	cmp	w8, w11
  4044ec:	b.lt	404500 <tigetstr@plt+0x2020>  // b.tstop
  4044f0:	cmp	w1, #0xa
  4044f4:	b.lt	4045ec <tigetstr@plt+0x210c>  // b.tstop
  4044f8:	cmp	w11, w8
  4044fc:	b.ne	4045ec <tigetstr@plt+0x210c>  // b.any
  404500:	mov	w14, #0x7ae1                	// #31457
  404504:	movk	w14, #0xae14, lsl #16
  404508:	mov	w15, #0x851f                	// #34079
  40450c:	add	w13, w11, #0x3
  404510:	cmp	w11, #0x0
  404514:	smull	x14, w11, w14
  404518:	movk	w15, #0x51eb, lsl #16
  40451c:	sxtw	x12, w11
  404520:	smull	x15, w11, w15
  404524:	csel	w11, w13, w11, lt  // lt = tstop
  404528:	lsr	x13, x14, #63
  40452c:	asr	x14, x14, #37
  404530:	add	w13, w14, w13
  404534:	lsr	x14, x15, #63
  404538:	asr	x15, x15, #39
  40453c:	add	w14, w15, w14
  404540:	adrp	x15, 40a000 <tigetstr@plt+0x7b20>
  404544:	add	x15, x15, #0x250
  404548:	add	x15, x15, w1, sxtw #2
  40454c:	ldursw	x15, [x15, #-4]
  404550:	asr	w11, w11, #2
  404554:	add	x11, x12, w11, sxtw
  404558:	add	x11, x11, w13, sxtw
  40455c:	add	x11, x11, w14, sxtw
  404560:	add	x11, x11, x15
  404564:	mov	x12, #0x4925                	// #18725
  404568:	movk	x12, #0x2492, lsl #16
  40456c:	movk	x12, #0x9249, lsl #32
  404570:	add	x11, x11, #0x1
  404574:	movk	x12, #0x4924, lsl #48
  404578:	smulh	x12, x11, x12
  40457c:	lsr	x13, x12, #63
  404580:	lsr	x12, x12, #1
  404584:	add	w12, w12, w13
  404588:	sub	w12, w12, w12, lsl #3
  40458c:	add	w11, w11, w12
  404590:	adrp	x12, 41c000 <tigetstr@plt+0x19b20>
  404594:	ldrb	w12, [x12, #1064]
  404598:	tbnz	w12, #0, 4045a8 <tigetstr@plt+0x20c8>
  40459c:	and	w13, w2, #0x3
  4045a0:	mov	w12, #0x1                   	// #1
  4045a4:	b	404730 <tigetstr@plt+0x2250>
  4045a8:	cmp	w8, w2
  4045ac:	and	w13, w2, #0x3
  4045b0:	b.ge	404620 <tigetstr@plt+0x2140>  // b.tcont
  4045b4:	cbnz	w13, 40464c <tigetstr@plt+0x216c>
  4045b8:	mov	w12, #0x851f                	// #34079
  4045bc:	movk	w12, #0x51eb, lsl #16
  4045c0:	smull	x12, w2, w12
  4045c4:	lsr	x14, x12, #63
  4045c8:	asr	x12, x12, #37
  4045cc:	add	w12, w12, w14
  4045d0:	mov	w14, #0x64                  	// #100
  4045d4:	msub	w12, w12, w14, w2
  4045d8:	cbz	w12, 40464c <tigetstr@plt+0x216c>
  4045dc:	mov	w14, #0x1                   	// #1
  4045e0:	cmp	w1, #0x2
  4045e4:	b.ge	404630 <tigetstr@plt+0x2150>  // b.tcont
  4045e8:	b	40467c <tigetstr@plt+0x219c>
  4045ec:	cmp	w11, w8
  4045f0:	cset	w12, eq  // eq = none
  4045f4:	cmp	w1, #0x9
  4045f8:	cset	w13, eq  // eq = none
  4045fc:	and	w14, w13, w12
  404600:	cset	w13, lt  // lt = tstop
  404604:	tbnz	w14, #0, 404684 <tigetstr@plt+0x21a4>
  404608:	cmp	w11, w8
  40460c:	b.lt	404684 <tigetstr@plt+0x21a4>  // b.tstop
  404610:	and	w12, w13, w12
  404614:	tbnz	w12, #0, 404684 <tigetstr@plt+0x21a4>
  404618:	mov	w11, #0x8                   	// #8
  40461c:	b	404590 <tigetstr@plt+0x20b0>
  404620:	cmp	w13, #0x0
  404624:	cset	w14, eq  // eq = none
  404628:	cmp	w1, #0x2
  40462c:	b.lt	40467c <tigetstr@plt+0x219c>  // b.tstop
  404630:	mov	w15, w1
  404634:	sub	x12, x15, #0x1
  404638:	cmp	x12, #0x8
  40463c:	b.cs	4046b4 <tigetstr@plt+0x21d4>  // b.hs, b.nlast
  404640:	mov	w16, #0x1                   	// #1
  404644:	mov	w12, #0x1                   	// #1
  404648:	b	404708 <tigetstr@plt+0x2228>
  40464c:	mov	w12, #0x5c29                	// #23593
  404650:	mov	w14, #0xb850                	// #47184
  404654:	movk	w12, #0xc28f, lsl #16
  404658:	movk	w14, #0x51e, lsl #16
  40465c:	madd	w12, w2, w12, w14
  404660:	mov	w14, #0xd70b                	// #55051
  404664:	ror	w12, w12, #4
  404668:	movk	w14, #0xa3, lsl #16
  40466c:	cmp	w12, w14
  404670:	cset	w14, cc  // cc = lo, ul, last
  404674:	cmp	w1, #0x2
  404678:	b.ge	404630 <tigetstr@plt+0x2150>  // b.tcont
  40467c:	mov	w12, #0x1                   	// #1
  404680:	b	404730 <tigetstr@plt+0x2250>
  404684:	adrp	x13, 40a000 <tigetstr@plt+0x7b20>
  404688:	add	x13, x13, #0x280
  40468c:	add	x13, x13, w1, sxtw #2
  404690:	add	w12, w11, #0x3
  404694:	cmp	w11, #0x0
  404698:	ldursw	x13, [x13, #-4]
  40469c:	csel	w12, w12, w11, lt  // lt = tstop
  4046a0:	sxtw	x11, w11
  4046a4:	asr	w12, w12, #2
  4046a8:	add	x11, x11, w12, sxtw
  4046ac:	add	x11, x11, x13
  4046b0:	b	404564 <tigetstr@plt+0x2084>
  4046b4:	adrp	x16, 40a000 <tigetstr@plt+0x7b20>
  4046b8:	ldr	q1, [sp, #16]
  4046bc:	add	x16, x16, #0x1e8
  4046c0:	mov	w18, #0x34                  	// #52
  4046c4:	and	x17, x12, #0xfffffffffffffff8
  4046c8:	madd	x18, x14, x18, x16
  4046cc:	orr	x16, x17, #0x1
  4046d0:	add	x18, x18, #0x14
  4046d4:	movi	v0.2d, #0x0
  4046d8:	mov	x0, x17
  4046dc:	ldp	q2, q3, [x18, #-16]
  4046e0:	subs	x0, x0, #0x8
  4046e4:	add	x18, x18, #0x20
  4046e8:	add	v1.4s, v2.4s, v1.4s
  4046ec:	add	v0.4s, v3.4s, v0.4s
  4046f0:	b.ne	4046dc <tigetstr@plt+0x21fc>  // b.any
  4046f4:	add	v0.4s, v0.4s, v1.4s
  4046f8:	addv	s0, v0.4s
  4046fc:	cmp	x12, x17
  404700:	fmov	w12, s0
  404704:	b.eq	404730 <tigetstr@plt+0x2250>  // b.none
  404708:	adrp	x17, 40a000 <tigetstr@plt+0x7b20>
  40470c:	add	x17, x17, #0x1e8
  404710:	mov	w18, #0x34                  	// #52
  404714:	madd	x14, x14, x18, x17
  404718:	sub	x15, x15, x16
  40471c:	add	x14, x14, x16, lsl #2
  404720:	ldr	w16, [x14], #4
  404724:	subs	x15, x15, #0x1
  404728:	add	w12, w16, w12
  40472c:	b.ne	404720 <tigetstr@plt+0x2240>  // b.any
  404730:	cmp	w8, w2
  404734:	b.ge	40476c <tigetstr@plt+0x228c>  // b.tcont
  404738:	mov	w14, #0x5c29                	// #23593
  40473c:	mov	w15, #0xb850                	// #47184
  404740:	movk	w14, #0xc28f, lsl #16
  404744:	movk	w15, #0x51e, lsl #16
  404748:	madd	w14, w2, w14, w15
  40474c:	mov	w16, #0x5c29                	// #23593
  404750:	ror	w15, w14, #2
  404754:	movk	w16, #0x28f, lsl #16
  404758:	cmp	w15, w16
  40475c:	b.cc	404778 <tigetstr@plt+0x2298>  // b.lo, b.ul, b.last
  404760:	cbnz	w13, 404778 <tigetstr@plt+0x2298>
  404764:	mov	w13, #0x1                   	// #1
  404768:	b	40478c <tigetstr@plt+0x22ac>
  40476c:	cmp	w13, #0x0
  404770:	cset	w13, eq  // eq = none
  404774:	b	40478c <tigetstr@plt+0x22ac>
  404778:	ror	w13, w14, #4
  40477c:	mov	w14, #0xd70b                	// #55051
  404780:	movk	w14, #0xa3, lsl #16
  404784:	cmp	w13, w14
  404788:	cset	w13, cc  // cc = lo, ul, last
  40478c:	adrp	x14, 40a000 <tigetstr@plt+0x7b20>
  404790:	add	x14, x14, #0x1e8
  404794:	mov	w15, #0x34                  	// #52
  404798:	umaddl	x13, w13, w15, x14
  40479c:	ldr	w13, [x13, w1, sxtw #2]
  4047a0:	adrp	x14, 41c000 <tigetstr@plt+0x19b20>
  4047a4:	ldr	w14, [x14, #1012]
  4047a8:	add	w13, w13, w12
  4047ac:	cbz	w14, 4047cc <tigetstr@plt+0x22ec>
  4047b0:	sub	w11, w11, w14
  4047b4:	mov	w15, #0x7                   	// #7
  4047b8:	sub	w15, w15, w14
  4047bc:	add	w13, w14, w13
  4047c0:	cmp	w11, #0x0
  4047c4:	csel	w11, w15, w11, lt  // lt = tstop
  4047c8:	sub	w13, w13, #0x1
  4047cc:	mov	w15, #0xffffffff            	// #-1
  4047d0:	mov	x14, xzr
  4047d4:	mov	w23, wzr
  4047d8:	stp	w10, w9, [sp, #48]
  4047dc:	b	4047f4 <tigetstr@plt+0x2314>
  4047e0:	str	w15, [x19, x14]
  4047e4:	mov	w11, w9
  4047e8:	add	x14, x14, #0x4
  4047ec:	cmp	x14, #0xa8
  4047f0:	b.eq	404848 <tigetstr@plt+0x2368>  // b.none
  4047f4:	subs	w9, w11, #0x1
  4047f8:	b.ge	4047e0 <tigetstr@plt+0x2300>  // b.tcont
  4047fc:	cmp	w12, w13
  404800:	b.ge	40483c <tigetstr@plt+0x235c>  // b.tcont
  404804:	ldr	w9, [x19, #196]
  404808:	cmp	w9, w8
  40480c:	b.ne	404830 <tigetstr@plt+0x2350>  // b.any
  404810:	ldr	w9, [x19, #192]
  404814:	cmp	w9, #0x9
  404818:	b.ne	404830 <tigetstr@plt+0x2350>  // b.any
  40481c:	cmp	w12, #0xf7
  404820:	b.eq	40482c <tigetstr@plt+0x234c>  // b.none
  404824:	cmp	w12, #0x3
  404828:	b.ne	404830 <tigetstr@plt+0x2350>  // b.any
  40482c:	add	w12, w12, #0xb
  404830:	str	w12, [x19, x14]
  404834:	add	w12, w12, #0x1
  404838:	b	4047e8 <tigetstr@plt+0x2308>
  40483c:	add	w23, w23, #0x1
  404840:	str	w15, [x19, x14]
  404844:	b	4047e8 <tigetstr@plt+0x2308>
  404848:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  40484c:	ldr	w8, [x8, #1016]
  404850:	cbz	w8, 404490 <tigetstr@plt+0x1fb0>
  404854:	ldp	w20, w21, [x19, #192]
  404858:	mov	w0, #0x1                   	// #1
  40485c:	mov	w1, w20
  404860:	mov	w2, w21
  404864:	bl	403f64 <tigetstr@plt+0x1a84>
  404868:	cmp	w23, #0x29
  40486c:	b.gt	4048b8 <tigetstr@plt+0x23d8>
  404870:	cmp	w0, #0x35
  404874:	b.lt	404888 <tigetstr@plt+0x23a8>  // b.tstop
  404878:	ldr	w0, [x19]
  40487c:	mov	w1, w20
  404880:	mov	w2, w21
  404884:	bl	403f64 <tigetstr@plt+0x1a84>
  404888:	cmp	w23, #0x23
  40488c:	mov	w8, #0xffffffff            	// #-1
  404890:	str	w0, [x19, #168]
  404894:	b.ge	40447c <tigetstr@plt+0x1f9c>  // b.tcont
  404898:	cmp	w0, #0x34
  40489c:	b.lt	4048c8 <tigetstr@plt+0x23e8>  // b.tstop
  4048a0:	ldr	w0, [x19, #28]
  4048a4:	mov	w1, w20
  4048a8:	mov	w2, w21
  4048ac:	bl	403f64 <tigetstr@plt+0x1a84>
  4048b0:	mov	w8, #0xffffffff            	// #-1
  4048b4:	b	4048cc <tigetstr@plt+0x23ec>
  4048b8:	mov	w8, #0xffffffff            	// #-1
  4048bc:	stp	w8, w8, [x19, #168]
  4048c0:	stp	w8, w8, [x19, #176]
  4048c4:	b	404484 <tigetstr@plt+0x1fa4>
  4048c8:	add	w0, w0, #0x1
  4048cc:	cmp	w23, #0x1c
  4048d0:	str	w0, [x19, #172]
  4048d4:	b.ge	4048c0 <tigetstr@plt+0x23e0>  // b.tcont
  4048d8:	cmp	w0, #0x34
  4048dc:	b.lt	4048f8 <tigetstr@plt+0x2418>  // b.tstop
  4048e0:	ldr	w0, [x19, #56]
  4048e4:	mov	w1, w20
  4048e8:	mov	w2, w21
  4048ec:	bl	403f64 <tigetstr@plt+0x1a84>
  4048f0:	mov	w8, #0xffffffff            	// #-1
  4048f4:	b	4048fc <tigetstr@plt+0x241c>
  4048f8:	add	w0, w0, #0x1
  4048fc:	cmp	w23, #0x15
  404900:	str	w0, [x19, #176]
  404904:	b.ge	404924 <tigetstr@plt+0x2444>  // b.tcont
  404908:	cmp	w0, #0x34
  40490c:	b.lt	40492c <tigetstr@plt+0x244c>  // b.tstop
  404910:	ldr	w0, [x19, #84]
  404914:	mov	w1, w20
  404918:	mov	w2, w21
  40491c:	bl	403f64 <tigetstr@plt+0x1a84>
  404920:	b	404930 <tigetstr@plt+0x2450>
  404924:	str	w8, [x19, #180]
  404928:	b	404484 <tigetstr@plt+0x1fa4>
  40492c:	add	w0, w0, #0x1
  404930:	cmp	w23, #0xe
  404934:	str	w0, [x19, #180]
  404938:	b.ge	404484 <tigetstr@plt+0x1fa4>  // b.tcont
  40493c:	cmp	w0, #0x34
  404940:	b.lt	404958 <tigetstr@plt+0x2478>  // b.tstop
  404944:	ldr	w0, [x19, #112]
  404948:	mov	w1, w20
  40494c:	mov	w2, w21
  404950:	bl	403f64 <tigetstr@plt+0x1a84>
  404954:	b	40495c <tigetstr@plt+0x247c>
  404958:	add	w0, w0, #0x1
  40495c:	cmp	w23, #0x6
  404960:	str	w0, [x19, #184]
  404964:	b.gt	404984 <tigetstr@plt+0x24a4>
  404968:	cmp	w0, #0x34
  40496c:	b.lt	40498c <tigetstr@plt+0x24ac>  // b.tstop
  404970:	ldr	w0, [x19, #140]
  404974:	mov	w1, w20
  404978:	mov	w2, w21
  40497c:	bl	403f64 <tigetstr@plt+0x1a84>
  404980:	b	40448c <tigetstr@plt+0x1fac>
  404984:	mov	w0, #0xffffffff            	// #-1
  404988:	b	40448c <tigetstr@plt+0x1fac>
  40498c:	add	w0, w0, #0x1
  404990:	b	40448c <tigetstr@plt+0x1fac>
  404994:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  404998:	ldrb	w8, [x8, #1064]
  40499c:	add	x19, sp, #0x1e8
  4049a0:	tst	w8, #0x6
  4049a4:	b.eq	404a10 <tigetstr@plt+0x2530>  // b.none
  4049a8:	ldrsw	x8, [x19, #192]
  4049ac:	add	x0, sp, #0x2bc
  4049b0:	mov	w1, #0x12c                 	// #300
  4049b4:	mov	x2, x21
  4049b8:	add	x8, x20, x8, lsl #3
  4049bc:	ldur	x3, [x8, #-8]
  4049c0:	bl	402080 <snprintf@plt>
  4049c4:	ldr	x9, [x19, #200]
  4049c8:	ldr	x8, [x20, #232]
  4049cc:	ldr	w10, [x20, #240]
  4049d0:	add	x0, sp, #0x2bc
  4049d4:	cmp	x9, #0x0
  4049d8:	sub	x1, x8, #0x1
  4049dc:	csel	w2, wzr, w10, eq  // eq = none
  4049e0:	bl	40519c <tigetstr@plt+0x2cbc>
  4049e4:	ldr	x19, [x19, #200]
  4049e8:	cbnz	x19, 4049a8 <tigetstr@plt+0x24c8>
  4049ec:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4049f0:	ldrb	w8, [x8, #1064]
  4049f4:	tbnz	w8, #1, 404ab8 <tigetstr@plt+0x25d8>
  4049f8:	ldr	w8, [x26, #1140]
  4049fc:	cbz	w8, 404a60 <tigetstr@plt+0x2580>
  404a00:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  404a04:	add	x0, x0, #0x593
  404a08:	bl	401fe0 <putp@plt>
  404a0c:	b	404a6c <tigetstr@plt+0x258c>
  404a10:	ldp	w8, w4, [x19, #192]
  404a14:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404a18:	sxtw	x8, w8
  404a1c:	add	x8, x20, x8, lsl #3
  404a20:	ldur	x3, [x8, #-8]
  404a24:	add	x0, sp, #0x2bc
  404a28:	mov	w1, #0x12c                 	// #300
  404a2c:	add	x2, x2, #0x561
  404a30:	bl	402080 <snprintf@plt>
  404a34:	ldr	x9, [x19, #200]
  404a38:	ldr	x8, [x20, #232]
  404a3c:	ldr	w10, [x20, #240]
  404a40:	add	x0, sp, #0x2bc
  404a44:	cmp	x9, #0x0
  404a48:	sub	x1, x8, #0x1
  404a4c:	csel	w2, wzr, w10, eq  // eq = none
  404a50:	bl	40519c <tigetstr@plt+0x2cbc>
  404a54:	ldr	x19, [x19, #200]
  404a58:	cbnz	x19, 404a10 <tigetstr@plt+0x2530>
  404a5c:	b	404ab8 <tigetstr@plt+0x25d8>
  404a60:	ldr	x1, [x24, #1120]
  404a64:	mov	w0, #0xa                   	// #10
  404a68:	bl	402040 <fputc@plt>
  404a6c:	add	x19, sp, #0x1e8
  404a70:	ldr	w3, [x19, #196]
  404a74:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404a78:	add	x0, sp, #0x2bc
  404a7c:	mov	w1, #0x12c                 	// #300
  404a80:	add	x2, x2, #0x564
  404a84:	bl	402080 <snprintf@plt>
  404a88:	adrp	x10, 41c000 <tigetstr@plt+0x19b20>
  404a8c:	add	x10, x10, #0x408
  404a90:	ldr	x9, [x19, #200]
  404a94:	ldr	x8, [x10]
  404a98:	ldr	w10, [x10, #8]
  404a9c:	add	x0, sp, #0x2bc
  404aa0:	cmp	x9, #0x0
  404aa4:	sub	x1, x8, #0x1
  404aa8:	csel	w2, wzr, w10, eq  // eq = none
  404aac:	bl	40519c <tigetstr@plt+0x2cbc>
  404ab0:	ldr	x19, [x19, #200]
  404ab4:	cbnz	x19, 404a70 <tigetstr@plt+0x2590>
  404ab8:	ldr	w8, [x26, #1140]
  404abc:	cbz	w8, 404ad0 <tigetstr@plt+0x25f0>
  404ac0:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  404ac4:	add	x0, x0, #0x593
  404ac8:	bl	401fe0 <putp@plt>
  404acc:	b	404adc <tigetstr@plt+0x25fc>
  404ad0:	ldr	x1, [x24, #1120]
  404ad4:	mov	w0, #0xa                   	// #10
  404ad8:	bl	402040 <fputc@plt>
  404adc:	add	x19, sp, #0x1e8
  404ae0:	b	404af8 <tigetstr@plt+0x2618>
  404ae4:	ldr	x1, [x24, #1120]
  404ae8:	add	x0, sp, #0x2bc
  404aec:	bl	401f20 <fputs@plt>
  404af0:	ldr	x19, [x19, #200]
  404af4:	cbz	x19, 404bc0 <tigetstr@plt+0x26e0>
  404af8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  404afc:	ldr	w8, [x8, #1016]
  404b00:	cbz	w8, 404b50 <tigetstr@plt+0x2670>
  404b04:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  404b08:	add	x9, x9, #0x400
  404b0c:	ldrb	w8, [x9, #40]
  404b10:	ldr	w9, [x9]
  404b14:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404b18:	adrp	x5, 41c000 <tigetstr@plt+0x19b20>
  404b1c:	and	w8, w8, #0x1
  404b20:	sub	w3, w9, w8
  404b24:	add	x0, sp, #0x2bc
  404b28:	mov	w1, #0x12c                 	// #300
  404b2c:	add	x2, x2, #0x569
  404b30:	mov	x4, x22
  404b34:	add	x5, x5, #0x478
  404b38:	bl	402080 <snprintf@plt>
  404b3c:	ldr	w8, [x26, #1140]
  404b40:	cbz	w8, 404b68 <tigetstr@plt+0x2688>
  404b44:	add	x0, sp, #0x2bc
  404b48:	bl	401fe0 <putp@plt>
  404b4c:	b	404b84 <tigetstr@plt+0x26a4>
  404b50:	ldr	w8, [x26, #1140]
  404b54:	cbz	w8, 404b74 <tigetstr@plt+0x2694>
  404b58:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  404b5c:	add	x0, x0, #0x478
  404b60:	bl	401fe0 <putp@plt>
  404b64:	b	404b84 <tigetstr@plt+0x26a4>
  404b68:	ldr	x1, [x24, #1120]
  404b6c:	add	x0, sp, #0x2bc
  404b70:	b	404b80 <tigetstr@plt+0x26a0>
  404b74:	ldr	x1, [x24, #1120]
  404b78:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  404b7c:	add	x0, x0, #0x478
  404b80:	bl	401f20 <fputs@plt>
  404b84:	ldr	x8, [x19, #200]
  404b88:	cbz	x8, 404bc0 <tigetstr@plt+0x26e0>
  404b8c:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  404b90:	ldr	w3, [x8, #1040]
  404b94:	add	x0, sp, #0x2bc
  404b98:	mov	w1, #0x12c                 	// #300
  404b9c:	mov	x2, x25
  404ba0:	mov	x4, x22
  404ba4:	bl	402080 <snprintf@plt>
  404ba8:	ldr	w8, [x26, #1140]
  404bac:	cbz	w8, 404ae4 <tigetstr@plt+0x2604>
  404bb0:	add	x0, sp, #0x2bc
  404bb4:	bl	401fe0 <putp@plt>
  404bb8:	ldr	x19, [x19, #200]
  404bbc:	cbnz	x19, 404af8 <tigetstr@plt+0x2618>
  404bc0:	ldr	w8, [x26, #1140]
  404bc4:	cbz	w8, 404bd8 <tigetstr@plt+0x26f8>
  404bc8:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  404bcc:	add	x0, x0, #0x593
  404bd0:	bl	401fe0 <putp@plt>
  404bd4:	b	404be4 <tigetstr@plt+0x2704>
  404bd8:	ldr	x1, [x24, #1120]
  404bdc:	mov	w0, #0xa                   	// #10
  404be0:	bl	402040 <fputc@plt>
  404be4:	stp	xzr, xzr, [sp, #56]
  404be8:	b	404c20 <tigetstr@plt+0x2740>
  404bec:	ldr	x1, [x24, #1120]
  404bf0:	mov	w0, #0xa                   	// #10
  404bf4:	bl	402040 <fputc@plt>
  404bf8:	ldr	x8, [sp, #56]
  404bfc:	ldp	w2, w1, [sp, #48]
  404c00:	ldr	w12, [sp, #44]
  404c04:	add	x8, x8, #0x1
  404c08:	str	x8, [sp, #56]
  404c0c:	cmp	x8, #0x6
  404c10:	ldr	x8, [sp, #64]
  404c14:	add	x8, x8, #0x7
  404c18:	str	x8, [sp, #64]
  404c1c:	b.eq	404424 <tigetstr@plt+0x1f44>  // b.none
  404c20:	add	x23, sp, #0x1e8
  404c24:	b	404c3c <tigetstr@plt+0x275c>
  404c28:	ldr	x1, [x24, #1120]
  404c2c:	add	x0, sp, #0x2bc
  404c30:	bl	401f20 <fputs@plt>
  404c34:	ldr	x23, [x23, #200]
  404c38:	cbz	x23, 404f8c <tigetstr@plt+0x2aac>
  404c3c:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  404c40:	ldr	w8, [x23, #192]
  404c44:	ldr	w9, [x9, #1048]
  404c48:	cmp	w8, w9
  404c4c:	b.ne	404cbc <tigetstr@plt+0x27dc>  // b.any
  404c50:	adrp	x10, 41c000 <tigetstr@plt+0x19b20>
  404c54:	ldr	w9, [x23, #196]
  404c58:	ldr	w10, [x10, #1052]
  404c5c:	cmp	w9, w10
  404c60:	b.ne	404cbc <tigetstr@plt+0x27dc>  // b.any
  404c64:	adrp	x11, 41c000 <tigetstr@plt+0x19b20>
  404c68:	add	x11, x11, #0x414
  404c6c:	ldrb	w10, [x11, #20]
  404c70:	ldr	w20, [x11]
  404c74:	tbnz	w10, #0, 404cc0 <tigetstr@plt+0x27e0>
  404c78:	adrp	x10, 41c000 <tigetstr@plt+0x19b20>
  404c7c:	ldr	w10, [x10, #992]
  404c80:	cmp	w10, w9
  404c84:	and	w10, w9, #0x3
  404c88:	b.ge	404ea8 <tigetstr@plt+0x29c8>  // b.tcont
  404c8c:	cbnz	w10, 404eb4 <tigetstr@plt+0x29d4>
  404c90:	mov	w10, #0x851f                	// #34079
  404c94:	movk	w10, #0x51eb, lsl #16
  404c98:	smull	x10, w9, w10
  404c9c:	lsr	x11, x10, #63
  404ca0:	asr	x10, x10, #37
  404ca4:	add	w10, w10, w11
  404ca8:	mov	w11, #0x64                  	// #100
  404cac:	msub	w10, w10, w11, w9
  404cb0:	cbz	w10, 404eb4 <tigetstr@plt+0x29d4>
  404cb4:	mov	w10, #0x1                   	// #1
  404cb8:	b	404edc <tigetstr@plt+0x29fc>
  404cbc:	mov	w20, wzr
  404cc0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  404cc4:	ldr	w8, [x8, #1016]
  404cc8:	cbz	w8, 404d18 <tigetstr@plt+0x2838>
  404ccc:	ldr	x9, [sp, #56]
  404cd0:	add	x9, x23, x9, lsl #2
  404cd4:	ldr	w4, [x9, #168]
  404cd8:	cmp	w4, #0x1
  404cdc:	b.lt	404d24 <tigetstr@plt+0x2844>  // b.tstop
  404ce0:	cmp	w4, w8, uxtb
  404ce4:	b.ne	404d50 <tigetstr@plt+0x2870>  // b.any
  404ce8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  404cec:	ldr	x3, [x8, #1072]
  404cf0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  404cf4:	ldr	x5, [x8, #1080]
  404cf8:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404cfc:	add	x0, sp, #0x2bc
  404d00:	mov	w1, #0x12c                 	// #300
  404d04:	add	x2, x2, #0x573
  404d08:	bl	402080 <snprintf@plt>
  404d0c:	ldr	w8, [x26, #1140]
  404d10:	cbnz	w8, 404d44 <tigetstr@plt+0x2864>
  404d14:	b	404d70 <tigetstr@plt+0x2890>
  404d18:	ldr	w8, [x28, #1024]
  404d1c:	sub	w19, w8, #0x1
  404d20:	b	404d80 <tigetstr@plt+0x28a0>
  404d24:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404d28:	add	x0, sp, #0x2bc
  404d2c:	mov	w1, #0x12c                 	// #300
  404d30:	add	x2, x2, #0x57f
  404d34:	mov	x3, x22
  404d38:	bl	402080 <snprintf@plt>
  404d3c:	ldr	w8, [x26, #1140]
  404d40:	cbz	w8, 404d70 <tigetstr@plt+0x2890>
  404d44:	add	x0, sp, #0x2bc
  404d48:	bl	401fe0 <putp@plt>
  404d4c:	b	404d7c <tigetstr@plt+0x289c>
  404d50:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404d54:	add	x0, sp, #0x2bc
  404d58:	mov	w1, #0x12c                 	// #300
  404d5c:	add	x2, x2, #0x57b
  404d60:	mov	w3, w4
  404d64:	bl	402080 <snprintf@plt>
  404d68:	ldr	w8, [x26, #1140]
  404d6c:	cbnz	w8, 404d44 <tigetstr@plt+0x2864>
  404d70:	ldr	x1, [x24, #1120]
  404d74:	add	x0, sp, #0x2bc
  404d78:	bl	401f20 <fputs@plt>
  404d7c:	ldr	w19, [x28, #1024]
  404d80:	ldr	x8, [sp, #64]
  404d84:	mov	x27, xzr
  404d88:	add	x21, x23, x8, lsl #2
  404d8c:	b	404dd0 <tigetstr@plt+0x28f0>
  404d90:	add	x0, sp, #0x2bc
  404d94:	mov	w1, #0x12c                 	// #300
  404d98:	mov	x2, x25
  404d9c:	mov	w3, w19
  404da0:	mov	x4, x22
  404da4:	bl	402080 <snprintf@plt>
  404da8:	ldr	w8, [x26, #1140]
  404dac:	cbz	w8, 404e58 <tigetstr@plt+0x2978>
  404db0:	add	x0, sp, #0x2bc
  404db4:	bl	401fe0 <putp@plt>
  404db8:	ldr	w8, [x28, #1024]
  404dbc:	add	x27, x27, #0x4
  404dc0:	cmp	w19, w8
  404dc4:	cinc	w19, w19, lt  // lt = tstop
  404dc8:	cmp	x27, #0x1c
  404dcc:	b.eq	404e68 <tigetstr@plt+0x2988>  // b.none
  404dd0:	ldr	w4, [x21, x27]
  404dd4:	cmp	w4, #0x1
  404dd8:	b.lt	404d90 <tigetstr@plt+0x28b0>  // b.tstop
  404ddc:	cmp	w20, w4
  404de0:	b.ne	404e38 <tigetstr@plt+0x2958>  // b.any
  404de4:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  404de8:	ldrb	w8, [x8, #1064]
  404dec:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  404df0:	ldr	x5, [x9, #1072]
  404df4:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  404df8:	ldr	x9, [x9, #1080]
  404dfc:	tst	w8, #0x1
  404e00:	mov	w8, #0x2                   	// #2
  404e04:	cinc	w6, w8, ne  // ne = any
  404e08:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404e0c:	sub	w3, w19, w6
  404e10:	add	x0, sp, #0x2bc
  404e14:	mov	w1, #0x12c                 	// #300
  404e18:	add	x2, x2, #0x583
  404e1c:	mov	x4, x22
  404e20:	mov	w7, w20
  404e24:	str	x9, [sp]
  404e28:	bl	402080 <snprintf@plt>
  404e2c:	ldr	w8, [x26, #1140]
  404e30:	cbnz	w8, 404db0 <tigetstr@plt+0x28d0>
  404e34:	b	404e58 <tigetstr@plt+0x2978>
  404e38:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404e3c:	add	x0, sp, #0x2bc
  404e40:	mov	w1, #0x12c                 	// #300
  404e44:	add	x2, x2, #0x58e
  404e48:	mov	w3, w19
  404e4c:	bl	402080 <snprintf@plt>
  404e50:	ldr	w8, [x26, #1140]
  404e54:	cbnz	w8, 404db0 <tigetstr@plt+0x28d0>
  404e58:	ldr	x1, [x24, #1120]
  404e5c:	add	x0, sp, #0x2bc
  404e60:	bl	401f20 <fputs@plt>
  404e64:	b	404db8 <tigetstr@plt+0x28d8>
  404e68:	ldr	x8, [x23, #200]
  404e6c:	cbz	x8, 404f8c <tigetstr@plt+0x2aac>
  404e70:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  404e74:	ldr	w3, [x8, #1040]
  404e78:	add	x0, sp, #0x2bc
  404e7c:	mov	w1, #0x12c                 	// #300
  404e80:	mov	x2, x25
  404e84:	mov	x4, x22
  404e88:	bl	402080 <snprintf@plt>
  404e8c:	ldr	w8, [x26, #1140]
  404e90:	cbz	w8, 404c28 <tigetstr@plt+0x2748>
  404e94:	add	x0, sp, #0x2bc
  404e98:	bl	401fe0 <putp@plt>
  404e9c:	ldr	x23, [x23, #200]
  404ea0:	cbnz	x23, 404c3c <tigetstr@plt+0x275c>
  404ea4:	b	404f8c <tigetstr@plt+0x2aac>
  404ea8:	cmp	w10, #0x0
  404eac:	cset	w10, eq  // eq = none
  404eb0:	b	404edc <tigetstr@plt+0x29fc>
  404eb4:	mov	w10, #0x5c29                	// #23593
  404eb8:	mov	w11, #0xb850                	// #47184
  404ebc:	movk	w10, #0xc28f, lsl #16
  404ec0:	movk	w11, #0x51e, lsl #16
  404ec4:	madd	w9, w9, w10, w11
  404ec8:	mov	w10, #0xd70b                	// #55051
  404ecc:	ror	w9, w9, #4
  404ed0:	movk	w10, #0xa3, lsl #16
  404ed4:	cmp	w9, w10
  404ed8:	cset	w10, cc  // cc = lo, ul, last
  404edc:	cmp	w8, #0x2
  404ee0:	add	w9, w20, #0x1
  404ee4:	b.lt	404f00 <tigetstr@plt+0x2a20>  // b.tstop
  404ee8:	sub	x12, x8, #0x1
  404eec:	cmp	x12, #0x8
  404ef0:	b.cs	404f08 <tigetstr@plt+0x2a28>  // b.hs, b.nlast
  404ef4:	mov	w11, #0x1                   	// #1
  404ef8:	mov	w12, #0x1                   	// #1
  404efc:	b	404f5c <tigetstr@plt+0x2a7c>
  404f00:	mov	w12, #0x1                   	// #1
  404f04:	b	404f84 <tigetstr@plt+0x2aa4>
  404f08:	adrp	x11, 40a000 <tigetstr@plt+0x7b20>
  404f0c:	ldr	q1, [sp, #16]
  404f10:	add	x11, x11, #0x1e8
  404f14:	mov	w14, #0x34                  	// #52
  404f18:	and	x13, x12, #0xfffffffffffffff8
  404f1c:	madd	x14, x10, x14, x11
  404f20:	orr	x11, x13, #0x1
  404f24:	add	x14, x14, #0x14
  404f28:	movi	v0.2d, #0x0
  404f2c:	mov	x15, x13
  404f30:	ldp	q2, q3, [x14, #-16]
  404f34:	subs	x15, x15, #0x8
  404f38:	add	x14, x14, #0x20
  404f3c:	add	v1.4s, v2.4s, v1.4s
  404f40:	add	v0.4s, v3.4s, v0.4s
  404f44:	b.ne	404f30 <tigetstr@plt+0x2a50>  // b.any
  404f48:	add	v0.4s, v0.4s, v1.4s
  404f4c:	addv	s0, v0.4s
  404f50:	cmp	x12, x13
  404f54:	fmov	w12, s0
  404f58:	b.eq	404f84 <tigetstr@plt+0x2aa4>  // b.none
  404f5c:	adrp	x13, 40a000 <tigetstr@plt+0x7b20>
  404f60:	add	x13, x13, #0x1e8
  404f64:	mov	w14, #0x34                  	// #52
  404f68:	madd	x10, x10, x14, x13
  404f6c:	sub	x8, x8, x11
  404f70:	add	x10, x10, x11, lsl #2
  404f74:	ldr	w11, [x10], #4
  404f78:	subs	x8, x8, #0x1
  404f7c:	add	w12, w11, w12
  404f80:	b.ne	404f74 <tigetstr@plt+0x2a94>  // b.any
  404f84:	sub	w20, w9, w12
  404f88:	b	404cc0 <tigetstr@plt+0x27e0>
  404f8c:	ldr	w8, [x26, #1140]
  404f90:	cbz	w8, 404bec <tigetstr@plt+0x270c>
  404f94:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  404f98:	add	x0, x0, #0x593
  404f9c:	bl	401fe0 <putp@plt>
  404fa0:	b	404bf8 <tigetstr@plt+0x2718>
  404fa4:	add	sp, sp, #0x3f0
  404fa8:	ldp	x20, x19, [sp, #80]
  404fac:	ldp	x22, x21, [sp, #64]
  404fb0:	ldp	x24, x23, [sp, #48]
  404fb4:	ldp	x26, x25, [sp, #32]
  404fb8:	ldp	x28, x27, [sp, #16]
  404fbc:	ldp	x29, x30, [sp], #96
  404fc0:	ret
  404fc4:	stp	x29, x30, [sp, #-32]!
  404fc8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  404fcc:	stp	x20, x19, [sp, #16]
  404fd0:	ldr	x20, [x8, #1120]
  404fd4:	mov	x29, sp
  404fd8:	bl	402460 <__errno_location@plt>
  404fdc:	mov	x19, x0
  404fe0:	str	wzr, [x0]
  404fe4:	mov	x0, x20
  404fe8:	bl	4024d0 <ferror@plt>
  404fec:	cbnz	w0, 40508c <tigetstr@plt+0x2bac>
  404ff0:	mov	x0, x20
  404ff4:	bl	402380 <fflush@plt>
  404ff8:	cbz	w0, 40504c <tigetstr@plt+0x2b6c>
  404ffc:	ldr	w20, [x19]
  405000:	cmp	w20, #0x9
  405004:	b.eq	405010 <tigetstr@plt+0x2b30>  // b.none
  405008:	cmp	w20, #0x20
  40500c:	b.ne	4050a4 <tigetstr@plt+0x2bc4>  // b.any
  405010:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  405014:	ldr	x20, [x8, #1096]
  405018:	str	wzr, [x19]
  40501c:	mov	x0, x20
  405020:	bl	4024d0 <ferror@plt>
  405024:	cbnz	w0, 4050cc <tigetstr@plt+0x2bec>
  405028:	mov	x0, x20
  40502c:	bl	402380 <fflush@plt>
  405030:	cbz	w0, 40506c <tigetstr@plt+0x2b8c>
  405034:	ldr	w8, [x19]
  405038:	cmp	w8, #0x9
  40503c:	b.ne	4050cc <tigetstr@plt+0x2bec>  // b.any
  405040:	ldp	x20, x19, [sp, #16]
  405044:	ldp	x29, x30, [sp], #32
  405048:	ret
  40504c:	mov	x0, x20
  405050:	bl	4020a0 <fileno@plt>
  405054:	tbnz	w0, #31, 404ffc <tigetstr@plt+0x2b1c>
  405058:	bl	401f50 <dup@plt>
  40505c:	tbnz	w0, #31, 404ffc <tigetstr@plt+0x2b1c>
  405060:	bl	402220 <close@plt>
  405064:	cbnz	w0, 404ffc <tigetstr@plt+0x2b1c>
  405068:	b	405010 <tigetstr@plt+0x2b30>
  40506c:	mov	x0, x20
  405070:	bl	4020a0 <fileno@plt>
  405074:	tbnz	w0, #31, 405034 <tigetstr@plt+0x2b54>
  405078:	bl	401f50 <dup@plt>
  40507c:	tbnz	w0, #31, 405034 <tigetstr@plt+0x2b54>
  405080:	bl	402220 <close@plt>
  405084:	cbnz	w0, 405034 <tigetstr@plt+0x2b54>
  405088:	b	405040 <tigetstr@plt+0x2b60>
  40508c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  405090:	add	x1, x1, #0x528
  405094:	mov	w2, #0x5                   	// #5
  405098:	mov	x0, xzr
  40509c:	bl	4023d0 <dcgettext@plt>
  4050a0:	b	4050bc <tigetstr@plt+0x2bdc>
  4050a4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4050a8:	add	x1, x1, #0x528
  4050ac:	mov	w2, #0x5                   	// #5
  4050b0:	mov	x0, xzr
  4050b4:	bl	4023d0 <dcgettext@plt>
  4050b8:	cbnz	w20, 4050c8 <tigetstr@plt+0x2be8>
  4050bc:	bl	402390 <warnx@plt>
  4050c0:	mov	w0, #0x1                   	// #1
  4050c4:	bl	401ef0 <_exit@plt>
  4050c8:	bl	4022c0 <warn@plt>
  4050cc:	mov	w0, #0x1                   	// #1
  4050d0:	bl	401ef0 <_exit@plt>
  4050d4:	stp	x29, x30, [sp, #-32]!
  4050d8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4050dc:	ldr	x8, [x8, #800]
  4050e0:	stp	x20, x19, [sp, #16]
  4050e4:	mov	x29, sp
  4050e8:	cbnz	x8, 405190 <tigetstr@plt+0x2cb0>
  4050ec:	mov	w0, #0x6f                  	// #111
  4050f0:	movk	w0, #0x2, lsl #16
  4050f4:	mov	w20, #0x6f                  	// #111
  4050f8:	movk	w20, #0x2, lsl #16
  4050fc:	bl	4020e0 <nl_langinfo@plt>
  405100:	adrp	x19, 41c000 <tigetstr@plt+0x19b20>
  405104:	add	x19, x19, #0x320
  405108:	str	x0, [x19]
  40510c:	add	w0, w20, #0x1
  405110:	bl	4020e0 <nl_langinfo@plt>
  405114:	str	x0, [x19, #8]
  405118:	add	w0, w20, #0x2
  40511c:	bl	4020e0 <nl_langinfo@plt>
  405120:	str	x0, [x19, #16]
  405124:	add	w0, w20, #0x3
  405128:	bl	4020e0 <nl_langinfo@plt>
  40512c:	str	x0, [x19, #24]
  405130:	add	w0, w20, #0x4
  405134:	bl	4020e0 <nl_langinfo@plt>
  405138:	str	x0, [x19, #32]
  40513c:	add	w0, w20, #0x5
  405140:	bl	4020e0 <nl_langinfo@plt>
  405144:	str	x0, [x19, #40]
  405148:	add	w0, w20, #0x6
  40514c:	bl	4020e0 <nl_langinfo@plt>
  405150:	str	x0, [x19, #48]
  405154:	add	w0, w20, #0x7
  405158:	bl	4020e0 <nl_langinfo@plt>
  40515c:	str	x0, [x19, #56]
  405160:	add	w0, w20, #0x8
  405164:	bl	4020e0 <nl_langinfo@plt>
  405168:	str	x0, [x19, #64]
  40516c:	add	w0, w20, #0x9
  405170:	bl	4020e0 <nl_langinfo@plt>
  405174:	str	x0, [x19, #72]
  405178:	add	w0, w20, #0xa
  40517c:	bl	4020e0 <nl_langinfo@plt>
  405180:	str	x0, [x19, #80]
  405184:	add	w0, w20, #0xb
  405188:	bl	4020e0 <nl_langinfo@plt>
  40518c:	str	x0, [x19, #88]
  405190:	ldp	x20, x19, [sp, #16]
  405194:	ldp	x29, x30, [sp], #32
  405198:	ret
  40519c:	sub	sp, sp, #0x160
  4051a0:	stp	x29, x30, [sp, #304]
  4051a4:	add	x29, sp, #0x130
  4051a8:	stp	x20, x19, [sp, #336]
  4051ac:	mov	w19, w2
  4051b0:	str	x1, [x29, #24]
  4051b4:	add	x1, sp, #0x4
  4051b8:	add	x3, x29, #0x18
  4051bc:	mov	w2, #0x12c                 	// #300
  4051c0:	mov	w4, #0x2                   	// #2
  4051c4:	mov	w5, #0x1                   	// #1
  4051c8:	str	x28, [sp, #320]
  4051cc:	bl	40598c <tigetstr@plt+0x34ac>
  4051d0:	adrp	x20, 41c000 <tigetstr@plt+0x19b20>
  4051d4:	ldr	w8, [x20, #1140]
  4051d8:	cbz	w8, 4051ec <tigetstr@plt+0x2d0c>
  4051dc:	add	x0, sp, #0x4
  4051e0:	bl	401fe0 <putp@plt>
  4051e4:	cbnz	w19, 405200 <tigetstr@plt+0x2d20>
  4051e8:	b	405244 <tigetstr@plt+0x2d64>
  4051ec:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4051f0:	ldr	x1, [x8, #1120]
  4051f4:	add	x0, sp, #0x4
  4051f8:	bl	401f20 <fputs@plt>
  4051fc:	cbz	w19, 405244 <tigetstr@plt+0x2d64>
  405200:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  405204:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  405208:	add	x2, x2, #0x56f
  40520c:	add	x4, x4, #0x594
  405210:	add	x0, sp, #0x4
  405214:	mov	w1, #0x12c                 	// #300
  405218:	mov	w3, w19
  40521c:	bl	402080 <snprintf@plt>
  405220:	ldr	w8, [x20, #1140]
  405224:	cbz	w8, 405234 <tigetstr@plt+0x2d54>
  405228:	add	x0, sp, #0x4
  40522c:	bl	401fe0 <putp@plt>
  405230:	b	405244 <tigetstr@plt+0x2d64>
  405234:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  405238:	ldr	x1, [x8, #1120]
  40523c:	add	x0, sp, #0x4
  405240:	bl	401f20 <fputs@plt>
  405244:	ldp	x20, x19, [sp, #336]
  405248:	ldr	x28, [sp, #320]
  40524c:	ldp	x29, x30, [sp, #304]
  405250:	add	sp, sp, #0x160
  405254:	ret
  405258:	sub	sp, sp, #0x60
  40525c:	stp	x29, x30, [sp, #16]
  405260:	stp	x20, x19, [sp, #80]
  405264:	add	x29, sp, #0x10
  405268:	mov	x19, x2
  40526c:	str	x25, [sp, #32]
  405270:	stp	x24, x23, [sp, #48]
  405274:	stp	x22, x21, [sp, #64]
  405278:	str	xzr, [x29, #24]
  40527c:	cbz	x0, 4053ac <tigetstr@plt+0x2ecc>
  405280:	ldrb	w22, [x0]
  405284:	mov	x20, x0
  405288:	mov	x21, xzr
  40528c:	mov	x24, xzr
  405290:	cmp	w22, #0x0
  405294:	cset	w8, ne  // ne = any
  405298:	subs	x9, x1, #0x1
  40529c:	cset	w10, cs  // cs = hs, nlast
  4052a0:	add	x9, x0, x9
  4052a4:	tst	w10, w8
  4052a8:	csel	x25, x9, x0, ne  // ne = any
  4052ac:	cmp	x25, x0
  4052b0:	b.cc	4053b4 <tigetstr@plt+0x2ed4>  // b.lo, b.ul, b.last
  4052b4:	cbz	w22, 4053b4 <tigetstr@plt+0x2ed4>
  4052b8:	mov	x21, xzr
  4052bc:	mov	x24, xzr
  4052c0:	cmp	x20, x25
  4052c4:	b.cs	4052e0 <tigetstr@plt+0x2e00>  // b.hs, b.nlast
  4052c8:	and	w8, w22, #0xff
  4052cc:	cmp	w8, #0x5c
  4052d0:	b.ne	4052e0 <tigetstr@plt+0x2e00>  // b.any
  4052d4:	ldrb	w8, [x20, #1]
  4052d8:	cmp	w8, #0x78
  4052dc:	b.eq	405340 <tigetstr@plt+0x2e60>  // b.none
  4052e0:	bl	4022d0 <__ctype_b_loc@plt>
  4052e4:	ldr	x8, [x0]
  4052e8:	and	x9, x22, #0xff
  4052ec:	ldrh	w8, [x8, x9, lsl #1]
  4052f0:	tbnz	w8, #1, 405340 <tigetstr@plt+0x2e60>
  4052f4:	mov	x23, x0
  4052f8:	bl	402300 <__ctype_get_mb_cur_max@plt>
  4052fc:	mov	x2, x0
  405300:	sub	x0, x29, #0x4
  405304:	add	x3, x29, #0x18
  405308:	mov	x1, x20
  40530c:	bl	401ed0 <mbrtowc@plt>
  405310:	cbz	x0, 4053b4 <tigetstr@plt+0x2ed4>
  405314:	mov	x22, x0
  405318:	cmn	x0, #0x2
  40531c:	b.cc	405358 <tigetstr@plt+0x2e78>  // b.lo, b.ul, b.last
  405320:	ldr	x8, [x23]
  405324:	ldrb	w9, [x20]
  405328:	ldrh	w8, [x8, x9, lsl #1]
  40532c:	tbnz	w8, #14, 405378 <tigetstr@plt+0x2e98>
  405330:	add	x21, x21, #0x4
  405334:	add	x24, x24, #0x4
  405338:	mov	w22, #0x1                   	// #1
  40533c:	b	405394 <tigetstr@plt+0x2eb4>
  405340:	add	x21, x21, #0x4
  405344:	add	x24, x24, #0x4
  405348:	add	x20, x20, #0x1
  40534c:	cmp	x20, x25
  405350:	b.ls	4053a0 <tigetstr@plt+0x2ec0>  // b.plast
  405354:	b	4053b4 <tigetstr@plt+0x2ed4>
  405358:	ldur	w0, [x29, #-4]
  40535c:	bl	402410 <iswprint@plt>
  405360:	cbz	w0, 405388 <tigetstr@plt+0x2ea8>
  405364:	ldur	w0, [x29, #-4]
  405368:	bl	402120 <wcwidth@plt>
  40536c:	add	x21, x21, w0, sxtw
  405370:	add	x24, x22, x24
  405374:	b	405394 <tigetstr@plt+0x2eb4>
  405378:	add	x21, x21, #0x1
  40537c:	add	x24, x24, #0x1
  405380:	mov	w22, #0x1                   	// #1
  405384:	b	405394 <tigetstr@plt+0x2eb4>
  405388:	lsl	x8, x22, #2
  40538c:	add	x21, x8, x21
  405390:	add	x24, x8, x24
  405394:	add	x20, x20, x22
  405398:	cmp	x20, x25
  40539c:	b.hi	4053b4 <tigetstr@plt+0x2ed4>  // b.pmore
  4053a0:	ldrb	w22, [x20]
  4053a4:	cbnz	w22, 4052c0 <tigetstr@plt+0x2de0>
  4053a8:	b	4053b4 <tigetstr@plt+0x2ed4>
  4053ac:	mov	x21, xzr
  4053b0:	mov	x24, xzr
  4053b4:	cbz	x19, 4053bc <tigetstr@plt+0x2edc>
  4053b8:	str	x24, [x19]
  4053bc:	mov	x0, x21
  4053c0:	ldp	x20, x19, [sp, #80]
  4053c4:	ldp	x22, x21, [sp, #64]
  4053c8:	ldp	x24, x23, [sp, #48]
  4053cc:	ldr	x25, [sp, #32]
  4053d0:	ldp	x29, x30, [sp, #16]
  4053d4:	add	sp, sp, #0x60
  4053d8:	ret
  4053dc:	stp	x29, x30, [sp, #-32]!
  4053e0:	str	x19, [sp, #16]
  4053e4:	mov	x29, sp
  4053e8:	cbz	x0, 405418 <tigetstr@plt+0x2f38>
  4053ec:	ldrb	w8, [x0]
  4053f0:	mov	x19, x0
  4053f4:	cbz	w8, 405418 <tigetstr@plt+0x2f38>
  4053f8:	mov	x0, x19
  4053fc:	bl	401f10 <strlen@plt>
  405400:	mov	x1, x0
  405404:	mov	x0, x19
  405408:	ldr	x19, [sp, #16]
  40540c:	mov	x2, xzr
  405410:	ldp	x29, x30, [sp], #32
  405414:	b	405258 <tigetstr@plt+0x2d78>
  405418:	ldr	x19, [sp, #16]
  40541c:	mov	x0, xzr
  405420:	ldp	x29, x30, [sp], #32
  405424:	ret
  405428:	sub	sp, sp, #0x60
  40542c:	stp	x29, x30, [sp, #16]
  405430:	stp	x26, x25, [sp, #32]
  405434:	stp	x24, x23, [sp, #48]
  405438:	stp	x22, x21, [sp, #64]
  40543c:	stp	x20, x19, [sp, #80]
  405440:	add	x29, sp, #0x10
  405444:	cbz	x0, 4055f0 <tigetstr@plt+0x3110>
  405448:	mov	x22, x0
  40544c:	ldrb	w8, [x22]
  405450:	mov	x19, x2
  405454:	mov	x0, xzr
  405458:	str	xzr, [sp, #8]
  40545c:	cbz	x2, 405600 <tigetstr@plt+0x3120>
  405460:	cbz	w8, 405600 <tigetstr@plt+0x3120>
  405464:	str	xzr, [x1]
  405468:	ldrb	w25, [x22]
  40546c:	mov	x21, x1
  405470:	mov	x23, x19
  405474:	cbz	w25, 4055f8 <tigetstr@plt+0x3118>
  405478:	adrp	x24, 40a000 <tigetstr@plt+0x7b20>
  40547c:	mov	x20, x3
  405480:	add	x24, x24, #0xa24
  405484:	mov	x23, x19
  405488:	b	40549c <tigetstr@plt+0x2fbc>
  40548c:	add	x22, x22, #0x1
  405490:	strb	w25, [x23], #1
  405494:	ldrb	w25, [x22]
  405498:	cbz	w25, 4055f8 <tigetstr@plt+0x3118>
  40549c:	cbz	x20, 4054b0 <tigetstr@plt+0x2fd0>
  4054a0:	sxtb	w1, w25
  4054a4:	mov	x0, x20
  4054a8:	bl	402360 <strchr@plt>
  4054ac:	cbnz	x0, 40548c <tigetstr@plt+0x2fac>
  4054b0:	and	w8, w25, #0xff
  4054b4:	cmp	w8, #0x5c
  4054b8:	b.ne	4054c8 <tigetstr@plt+0x2fe8>  // b.any
  4054bc:	ldrb	w8, [x22, #1]
  4054c0:	cmp	w8, #0x78
  4054c4:	b.eq	405538 <tigetstr@plt+0x3058>  // b.none
  4054c8:	bl	4022d0 <__ctype_b_loc@plt>
  4054cc:	ldr	x8, [x0]
  4054d0:	and	x9, x25, #0xff
  4054d4:	ldrh	w8, [x8, x9, lsl #1]
  4054d8:	tbnz	w8, #1, 405538 <tigetstr@plt+0x3058>
  4054dc:	mov	x26, x0
  4054e0:	bl	402300 <__ctype_get_mb_cur_max@plt>
  4054e4:	mov	x2, x0
  4054e8:	add	x0, sp, #0x4
  4054ec:	add	x3, sp, #0x8
  4054f0:	mov	x1, x22
  4054f4:	bl	401ed0 <mbrtowc@plt>
  4054f8:	cbz	x0, 4055f8 <tigetstr@plt+0x3118>
  4054fc:	mov	x25, x0
  405500:	cmn	x0, #0x2
  405504:	b.cc	405560 <tigetstr@plt+0x3080>  // b.lo, b.ul, b.last
  405508:	ldr	x8, [x26]
  40550c:	ldrb	w2, [x22]
  405510:	ldrh	w8, [x8, x2, lsl #1]
  405514:	tbnz	w8, #14, 405598 <tigetstr@plt+0x30b8>
  405518:	mov	x0, x23
  40551c:	mov	x1, x24
  405520:	bl	401ff0 <sprintf@plt>
  405524:	ldr	x8, [x21]
  405528:	mov	w25, #0x1                   	// #1
  40552c:	add	x23, x23, #0x4
  405530:	add	x22, x22, x25
  405534:	b	405554 <tigetstr@plt+0x3074>
  405538:	and	w2, w25, #0xff
  40553c:	mov	x0, x23
  405540:	mov	x1, x24
  405544:	bl	401ff0 <sprintf@plt>
  405548:	ldr	x8, [x21]
  40554c:	add	x23, x23, #0x4
  405550:	add	x22, x22, #0x1
  405554:	add	x8, x8, #0x4
  405558:	str	x8, [x21]
  40555c:	b	405494 <tigetstr@plt+0x2fb4>
  405560:	ldr	w0, [sp, #4]
  405564:	bl	402410 <iswprint@plt>
  405568:	cbz	w0, 4055b8 <tigetstr@plt+0x30d8>
  40556c:	mov	x0, x23
  405570:	mov	x1, x22
  405574:	mov	x2, x25
  405578:	bl	401ee0 <memcpy@plt>
  40557c:	ldr	w0, [sp, #4]
  405580:	add	x23, x23, x25
  405584:	bl	402120 <wcwidth@plt>
  405588:	ldr	x8, [x21]
  40558c:	add	x8, x8, w0, sxtw
  405590:	str	x8, [x21]
  405594:	b	4055e8 <tigetstr@plt+0x3108>
  405598:	ldr	x8, [x21]
  40559c:	mov	w25, #0x1                   	// #1
  4055a0:	add	x8, x8, #0x1
  4055a4:	str	x8, [x21]
  4055a8:	ldrb	w8, [x22]
  4055ac:	add	x22, x22, x25
  4055b0:	strb	w8, [x23], #1
  4055b4:	b	405494 <tigetstr@plt+0x2fb4>
  4055b8:	mov	x26, xzr
  4055bc:	ldrb	w2, [x22, x26]
  4055c0:	mov	x0, x23
  4055c4:	mov	x1, x24
  4055c8:	bl	401ff0 <sprintf@plt>
  4055cc:	ldr	x8, [x21]
  4055d0:	add	x26, x26, #0x1
  4055d4:	add	x23, x23, #0x4
  4055d8:	cmp	x25, x26
  4055dc:	add	x8, x8, #0x4
  4055e0:	str	x8, [x21]
  4055e4:	b.ne	4055bc <tigetstr@plt+0x30dc>  // b.any
  4055e8:	add	x22, x22, x25
  4055ec:	b	405494 <tigetstr@plt+0x2fb4>
  4055f0:	str	xzr, [sp, #8]
  4055f4:	b	405600 <tigetstr@plt+0x3120>
  4055f8:	mov	x0, x19
  4055fc:	strb	wzr, [x23]
  405600:	ldp	x20, x19, [sp, #80]
  405604:	ldp	x22, x21, [sp, #64]
  405608:	ldp	x24, x23, [sp, #48]
  40560c:	ldp	x26, x25, [sp, #32]
  405610:	ldp	x29, x30, [sp, #16]
  405614:	add	sp, sp, #0x60
  405618:	ret
  40561c:	sub	sp, sp, #0x50
  405620:	stp	x29, x30, [sp, #16]
  405624:	stp	x24, x23, [sp, #32]
  405628:	stp	x22, x21, [sp, #48]
  40562c:	stp	x20, x19, [sp, #64]
  405630:	add	x29, sp, #0x10
  405634:	cbz	x0, 405760 <tigetstr@plt+0x3280>
  405638:	mov	x21, x0
  40563c:	ldrb	w8, [x21]
  405640:	mov	x19, x2
  405644:	mov	x0, xzr
  405648:	str	xzr, [sp, #8]
  40564c:	cbz	x2, 405770 <tigetstr@plt+0x3290>
  405650:	cbz	w8, 405770 <tigetstr@plt+0x3290>
  405654:	str	xzr, [x1]
  405658:	ldrb	w8, [x21]
  40565c:	mov	x20, x1
  405660:	mov	x22, x19
  405664:	cbz	w8, 405768 <tigetstr@plt+0x3288>
  405668:	adrp	x23, 40a000 <tigetstr@plt+0x7b20>
  40566c:	add	x23, x23, #0xa24
  405670:	mov	x22, x19
  405674:	b	40569c <tigetstr@plt+0x31bc>
  405678:	ldr	x8, [x20]
  40567c:	mov	w24, #0x1                   	// #1
  405680:	add	x8, x8, #0x1
  405684:	str	x8, [x20]
  405688:	ldrb	w8, [x21]
  40568c:	strb	w8, [x22], #1
  405690:	add	x21, x21, x24
  405694:	ldrb	w8, [x21]
  405698:	cbz	w8, 405768 <tigetstr@plt+0x3288>
  40569c:	bl	402300 <__ctype_get_mb_cur_max@plt>
  4056a0:	mov	x2, x0
  4056a4:	add	x0, sp, #0x4
  4056a8:	add	x3, sp, #0x8
  4056ac:	mov	x1, x21
  4056b0:	bl	401ed0 <mbrtowc@plt>
  4056b4:	cbz	x0, 405768 <tigetstr@plt+0x3288>
  4056b8:	mov	x24, x0
  4056bc:	cmn	x0, #0x2
  4056c0:	b.cc	4056fc <tigetstr@plt+0x321c>  // b.lo, b.ul, b.last
  4056c4:	bl	4022d0 <__ctype_b_loc@plt>
  4056c8:	ldr	x8, [x0]
  4056cc:	ldrb	w2, [x21]
  4056d0:	ldrh	w8, [x8, x2, lsl #1]
  4056d4:	tbnz	w8, #14, 405678 <tigetstr@plt+0x3198>
  4056d8:	mov	x0, x22
  4056dc:	mov	x1, x23
  4056e0:	bl	401ff0 <sprintf@plt>
  4056e4:	ldr	x8, [x20]
  4056e8:	add	x22, x22, #0x4
  4056ec:	mov	w24, #0x1                   	// #1
  4056f0:	add	x8, x8, #0x4
  4056f4:	str	x8, [x20]
  4056f8:	b	405690 <tigetstr@plt+0x31b0>
  4056fc:	ldrb	w8, [x21]
  405700:	cmp	w8, #0x5c
  405704:	b.ne	405734 <tigetstr@plt+0x3254>  // b.any
  405708:	ldrb	w8, [x21, #1]
  40570c:	cmp	w8, #0x78
  405710:	b.ne	405734 <tigetstr@plt+0x3254>  // b.any
  405714:	mov	w2, #0x5c                  	// #92
  405718:	mov	x0, x22
  40571c:	mov	x1, x23
  405720:	bl	401ff0 <sprintf@plt>
  405724:	ldr	x8, [x20]
  405728:	add	x22, x22, #0x4
  40572c:	add	x8, x8, #0x4
  405730:	b	405758 <tigetstr@plt+0x3278>
  405734:	mov	x0, x22
  405738:	mov	x1, x21
  40573c:	mov	x2, x24
  405740:	bl	401ee0 <memcpy@plt>
  405744:	ldr	w0, [sp, #4]
  405748:	add	x22, x22, x24
  40574c:	bl	402120 <wcwidth@plt>
  405750:	ldr	x8, [x20]
  405754:	add	x8, x8, w0, sxtw
  405758:	str	x8, [x20]
  40575c:	b	405690 <tigetstr@plt+0x31b0>
  405760:	str	xzr, [sp, #8]
  405764:	b	405770 <tigetstr@plt+0x3290>
  405768:	mov	x0, x19
  40576c:	strb	wzr, [x22]
  405770:	ldp	x20, x19, [sp, #64]
  405774:	ldp	x22, x21, [sp, #48]
  405778:	ldp	x24, x23, [sp, #32]
  40577c:	ldp	x29, x30, [sp, #16]
  405780:	add	sp, sp, #0x50
  405784:	ret
  405788:	mov	w8, #0x1                   	// #1
  40578c:	bfi	x8, x0, #2, #62
  405790:	mov	x0, x8
  405794:	ret
  405798:	stp	x29, x30, [sp, #-48]!
  40579c:	str	x21, [sp, #16]
  4057a0:	stp	x20, x19, [sp, #32]
  4057a4:	mov	x29, sp
  4057a8:	cbz	x0, 4057f8 <tigetstr@plt+0x3318>
  4057ac:	mov	x19, x1
  4057b0:	mov	x20, x0
  4057b4:	bl	401f10 <strlen@plt>
  4057b8:	cbz	x0, 4057f8 <tigetstr@plt+0x3318>
  4057bc:	mov	w8, #0x1                   	// #1
  4057c0:	bfi	x8, x0, #2, #62
  4057c4:	mov	x0, x8
  4057c8:	bl	402110 <malloc@plt>
  4057cc:	mov	x21, x0
  4057d0:	cbz	x0, 4057ec <tigetstr@plt+0x330c>
  4057d4:	mov	x0, x20
  4057d8:	mov	x1, x19
  4057dc:	mov	x2, x21
  4057e0:	mov	x3, xzr
  4057e4:	bl	405428 <tigetstr@plt+0x2f48>
  4057e8:	cbnz	x0, 4057f8 <tigetstr@plt+0x3318>
  4057ec:	mov	x0, x21
  4057f0:	bl	4022f0 <free@plt>
  4057f4:	mov	x0, xzr
  4057f8:	ldp	x20, x19, [sp, #32]
  4057fc:	ldr	x21, [sp, #16]
  405800:	ldp	x29, x30, [sp], #48
  405804:	ret
  405808:	stp	x29, x30, [sp, #-48]!
  40580c:	str	x21, [sp, #16]
  405810:	stp	x20, x19, [sp, #32]
  405814:	mov	x29, sp
  405818:	cbz	x0, 405864 <tigetstr@plt+0x3384>
  40581c:	mov	x19, x1
  405820:	mov	x20, x0
  405824:	bl	401f10 <strlen@plt>
  405828:	cbz	x0, 405864 <tigetstr@plt+0x3384>
  40582c:	mov	w8, #0x1                   	// #1
  405830:	bfi	x8, x0, #2, #62
  405834:	mov	x0, x8
  405838:	bl	402110 <malloc@plt>
  40583c:	mov	x21, x0
  405840:	cbz	x0, 405858 <tigetstr@plt+0x3378>
  405844:	mov	x0, x20
  405848:	mov	x1, x19
  40584c:	mov	x2, x21
  405850:	bl	40561c <tigetstr@plt+0x313c>
  405854:	cbnz	x0, 405864 <tigetstr@plt+0x3384>
  405858:	mov	x0, x21
  40585c:	bl	4022f0 <free@plt>
  405860:	mov	x0, xzr
  405864:	ldp	x20, x19, [sp, #32]
  405868:	ldr	x21, [sp, #16]
  40586c:	ldp	x29, x30, [sp], #48
  405870:	ret
  405874:	stp	x29, x30, [sp, #-80]!
  405878:	stp	x26, x25, [sp, #16]
  40587c:	stp	x24, x23, [sp, #32]
  405880:	stp	x22, x21, [sp, #48]
  405884:	stp	x20, x19, [sp, #64]
  405888:	mov	x29, sp
  40588c:	mov	x21, x1
  405890:	mov	x19, x0
  405894:	bl	401f10 <strlen@plt>
  405898:	mov	x20, x0
  40589c:	mov	x0, xzr
  4058a0:	mov	x1, x19
  4058a4:	mov	x2, xzr
  4058a8:	bl	401f30 <mbstowcs@plt>
  4058ac:	cmn	x0, #0x1
  4058b0:	b.eq	40592c <tigetstr@plt+0x344c>  // b.none
  4058b4:	lsl	x8, x0, #2
  4058b8:	mov	x23, x0
  4058bc:	add	x1, x8, #0x4
  4058c0:	mov	w0, #0x1                   	// #1
  4058c4:	bl	4021c0 <calloc@plt>
  4058c8:	mov	x22, x0
  4058cc:	cbz	x0, 405960 <tigetstr@plt+0x3480>
  4058d0:	mov	x0, x22
  4058d4:	mov	x1, x19
  4058d8:	mov	x2, x23
  4058dc:	bl	401f30 <mbstowcs@plt>
  4058e0:	cbz	x0, 405960 <tigetstr@plt+0x3480>
  4058e4:	ldr	w0, [x22]
  4058e8:	cbz	w0, 405934 <tigetstr@plt+0x3454>
  4058ec:	ldr	x24, [x21]
  4058f0:	mov	x25, xzr
  4058f4:	mov	w26, #0xfffd                	// #65533
  4058f8:	mov	x23, x22
  4058fc:	bl	402120 <wcwidth@plt>
  405900:	cmn	w0, #0x1
  405904:	b.ne	405910 <tigetstr@plt+0x3430>  // b.any
  405908:	mov	w0, #0x1                   	// #1
  40590c:	str	w26, [x23]
  405910:	add	x8, x25, w0, sxtw
  405914:	cmp	x8, x24
  405918:	b.hi	405940 <tigetstr@plt+0x3460>  // b.pmore
  40591c:	ldr	w0, [x23, #4]!
  405920:	mov	x25, x8
  405924:	cbnz	w0, 4058fc <tigetstr@plt+0x341c>
  405928:	b	405944 <tigetstr@plt+0x3464>
  40592c:	mov	x22, xzr
  405930:	b	405960 <tigetstr@plt+0x3480>
  405934:	mov	x8, xzr
  405938:	mov	x23, x22
  40593c:	b	405944 <tigetstr@plt+0x3464>
  405940:	mov	x8, x25
  405944:	mov	x0, x19
  405948:	mov	x1, x22
  40594c:	mov	x2, x20
  405950:	str	wzr, [x23]
  405954:	str	x8, [x21]
  405958:	bl	4023c0 <wcstombs@plt>
  40595c:	mov	x20, x0
  405960:	mov	x0, x22
  405964:	bl	4022f0 <free@plt>
  405968:	tbnz	x20, #63, 405970 <tigetstr@plt+0x3490>
  40596c:	strb	wzr, [x19, x20]
  405970:	mov	x0, x20
  405974:	ldp	x20, x19, [sp, #64]
  405978:	ldp	x22, x21, [sp, #48]
  40597c:	ldp	x24, x23, [sp, #32]
  405980:	ldp	x26, x25, [sp, #16]
  405984:	ldp	x29, x30, [sp], #80
  405988:	ret
  40598c:	mov	w6, #0x20                  	// #32
  405990:	b	405994 <tigetstr@plt+0x34b4>
  405994:	sub	sp, sp, #0x80
  405998:	stp	x29, x30, [sp, #32]
  40599c:	stp	x28, x27, [sp, #48]
  4059a0:	stp	x26, x25, [sp, #64]
  4059a4:	stp	x24, x23, [sp, #80]
  4059a8:	stp	x22, x21, [sp, #96]
  4059ac:	stp	x20, x19, [sp, #112]
  4059b0:	add	x29, sp, #0x20
  4059b4:	mov	w19, w6
  4059b8:	mov	w21, w5
  4059bc:	mov	w25, w4
  4059c0:	mov	x24, x3
  4059c4:	mov	x23, x2
  4059c8:	mov	x20, x1
  4059cc:	mov	x28, x0
  4059d0:	bl	401f10 <strlen@plt>
  4059d4:	mov	x27, x0
  4059d8:	bl	402300 <__ctype_get_mb_cur_max@plt>
  4059dc:	cmp	x0, #0x2
  4059e0:	b.cc	405a70 <tigetstr@plt+0x3590>  // b.lo, b.ul, b.last
  4059e4:	mov	x0, xzr
  4059e8:	mov	x1, x28
  4059ec:	mov	x2, xzr
  4059f0:	bl	401f30 <mbstowcs@plt>
  4059f4:	cmn	x0, #0x1
  4059f8:	b.eq	405a80 <tigetstr@plt+0x35a0>  // b.none
  4059fc:	stur	w21, [x29, #-8]
  405a00:	add	x21, x0, #0x1
  405a04:	mov	x26, x0
  405a08:	lsl	x0, x21, #2
  405a0c:	bl	402110 <malloc@plt>
  405a10:	cbz	x0, 405a94 <tigetstr@plt+0x35b4>
  405a14:	mov	x1, x28
  405a18:	mov	x2, x21
  405a1c:	mov	x22, x0
  405a20:	bl	401f30 <mbstowcs@plt>
  405a24:	cbz	x0, 405aac <tigetstr@plt+0x35cc>
  405a28:	str	wzr, [x22, x26, lsl #2]
  405a2c:	ldr	w0, [x22]
  405a30:	str	w19, [sp]
  405a34:	mov	x19, x20
  405a38:	str	w25, [sp, #12]
  405a3c:	str	x23, [sp, #16]
  405a40:	cbz	w0, 405ab8 <tigetstr@plt+0x35d8>
  405a44:	mov	w23, wzr
  405a48:	add	x20, x22, #0x4
  405a4c:	mov	w21, #0xfffd                	// #65533
  405a50:	b	405a5c <tigetstr@plt+0x357c>
  405a54:	ldr	w0, [x20], #4
  405a58:	cbz	w0, 405abc <tigetstr@plt+0x35dc>
  405a5c:	bl	402410 <iswprint@plt>
  405a60:	cbnz	w0, 405a54 <tigetstr@plt+0x3574>
  405a64:	mov	w23, #0x1                   	// #1
  405a68:	stur	w21, [x20, #-4]
  405a6c:	b	405a54 <tigetstr@plt+0x3574>
  405a70:	mov	x26, xzr
  405a74:	mov	x22, xzr
  405a78:	mov	x21, x27
  405a7c:	b	405c00 <tigetstr@plt+0x3720>
  405a80:	mov	x26, xzr
  405a84:	tbnz	w21, #0, 405aa0 <tigetstr@plt+0x35c0>
  405a88:	mov	x24, #0xffffffffffffffff    	// #-1
  405a8c:	mov	x22, x26
  405a90:	b	405d74 <tigetstr@plt+0x3894>
  405a94:	ldur	w8, [x29, #-8]
  405a98:	mov	x26, xzr
  405a9c:	tbz	w8, #0, 405a88 <tigetstr@plt+0x35a8>
  405aa0:	mov	x22, x26
  405aa4:	mov	x21, x27
  405aa8:	b	405c00 <tigetstr@plt+0x3720>
  405aac:	mov	x26, xzr
  405ab0:	mov	x21, x27
  405ab4:	b	405c00 <tigetstr@plt+0x3720>
  405ab8:	mov	w23, wzr
  405abc:	mov	x25, x28
  405ac0:	mov	x20, xzr
  405ac4:	mov	w21, wzr
  405ac8:	add	x26, x26, #0x1
  405acc:	mov	w28, #0x7fffffff            	// #2147483647
  405ad0:	cmp	x26, x20
  405ad4:	b.eq	405b14 <tigetstr@plt+0x3634>  // b.none
  405ad8:	ldr	w0, [x22, x20, lsl #2]
  405adc:	cbz	w0, 405b14 <tigetstr@plt+0x3634>
  405ae0:	bl	402120 <wcwidth@plt>
  405ae4:	cmn	w0, #0x1
  405ae8:	sub	w8, w28, w0
  405aec:	cset	w9, eq  // eq = none
  405af0:	cmp	w21, w8
  405af4:	cset	w8, gt
  405af8:	orr	w8, w9, w8
  405afc:	cmp	w8, #0x0
  405b00:	csel	w9, wzr, w0, ne  // ne = any
  405b04:	add	w21, w9, w21
  405b08:	add	x20, x20, #0x1
  405b0c:	cbz	w8, 405ad0 <tigetstr@plt+0x35f0>
  405b10:	mov	w21, #0xffffffff            	// #-1
  405b14:	sxtw	x21, w21
  405b18:	mov	x20, x19
  405b1c:	mov	x28, x25
  405b20:	tbz	w23, #0, 405b3c <tigetstr@plt+0x365c>
  405b24:	mov	x0, xzr
  405b28:	mov	x1, x22
  405b2c:	mov	x2, xzr
  405b30:	bl	4023c0 <wcstombs@plt>
  405b34:	ldr	w19, [sp]
  405b38:	b	405b50 <tigetstr@plt+0x3670>
  405b3c:	ldr	x8, [x24]
  405b40:	ldr	w19, [sp]
  405b44:	mov	x0, x27
  405b48:	cmp	x8, x21
  405b4c:	b.cs	405bc4 <tigetstr@plt+0x36e4>  // b.hs, b.nlast
  405b50:	add	x0, x0, #0x1
  405b54:	str	x0, [sp]
  405b58:	bl	402110 <malloc@plt>
  405b5c:	ldr	x23, [sp, #16]
  405b60:	ldr	w25, [sp, #12]
  405b64:	mov	x26, x0
  405b68:	cbz	x0, 405bb4 <tigetstr@plt+0x36d4>
  405b6c:	ldr	w0, [x22]
  405b70:	cbz	w0, 405bcc <tigetstr@plt+0x36ec>
  405b74:	ldr	x25, [x24]
  405b78:	mov	x27, xzr
  405b7c:	mov	w28, #0xfffd                	// #65533
  405b80:	mov	x23, x22
  405b84:	bl	402120 <wcwidth@plt>
  405b88:	cmn	w0, #0x1
  405b8c:	b.ne	405b98 <tigetstr@plt+0x36b8>  // b.any
  405b90:	mov	w0, #0x1                   	// #1
  405b94:	str	w28, [x23]
  405b98:	add	x21, x27, w0, sxtw
  405b9c:	cmp	x21, x25
  405ba0:	b.hi	405bd8 <tigetstr@plt+0x36f8>  // b.pmore
  405ba4:	ldr	w0, [x23, #4]!
  405ba8:	mov	x27, x21
  405bac:	cbnz	w0, 405b84 <tigetstr@plt+0x36a4>
  405bb0:	b	405bdc <tigetstr@plt+0x36fc>
  405bb4:	ldur	w8, [x29, #-8]
  405bb8:	tbnz	w8, #0, 405c00 <tigetstr@plt+0x3720>
  405bbc:	mov	x24, #0xffffffffffffffff    	// #-1
  405bc0:	b	405d74 <tigetstr@plt+0x3894>
  405bc4:	mov	x26, xzr
  405bc8:	b	405bf8 <tigetstr@plt+0x3718>
  405bcc:	mov	x21, xzr
  405bd0:	mov	x23, x22
  405bd4:	b	405bdc <tigetstr@plt+0x36fc>
  405bd8:	mov	x21, x27
  405bdc:	ldr	x2, [sp]
  405be0:	mov	x0, x26
  405be4:	mov	x1, x22
  405be8:	str	wzr, [x23]
  405bec:	bl	4023c0 <wcstombs@plt>
  405bf0:	mov	x27, x0
  405bf4:	mov	x28, x26
  405bf8:	ldr	x23, [sp, #16]
  405bfc:	ldr	w25, [sp, #12]
  405c00:	ldr	x8, [x24]
  405c04:	cmp	x21, x8
  405c08:	csel	x9, x8, x21, hi  // hi = pmore
  405c0c:	csel	x27, x8, x27, hi  // hi = pmore
  405c10:	cmp	x8, x21
  405c14:	sub	x8, x8, x9
  405c18:	csel	x8, x8, xzr, hi  // hi = pmore
  405c1c:	str	x9, [x24]
  405c20:	add	x24, x8, x27
  405c24:	cbz	x23, 405d74 <tigetstr@plt+0x3894>
  405c28:	add	x9, x20, x23
  405c2c:	sub	x21, x9, #0x1
  405c30:	stur	x22, [x29, #-8]
  405c34:	cbz	w25, 405cd8 <tigetstr@plt+0x37f8>
  405c38:	cmp	w25, #0x1
  405c3c:	b.eq	405c64 <tigetstr@plt+0x3784>  // b.none
  405c40:	cmp	w25, #0x2
  405c44:	b.ne	405da8 <tigetstr@plt+0x38c8>  // b.any
  405c48:	mov	x22, x28
  405c4c:	lsr	x28, x8, #1
  405c50:	and	x8, x8, #0x1
  405c54:	add	x8, x28, x8
  405c58:	cmp	x21, x20
  405c5c:	b.hi	405c74 <tigetstr@plt+0x3794>  // b.pmore
  405c60:	b	405ccc <tigetstr@plt+0x37ec>
  405c64:	mov	x22, x28
  405c68:	mov	x28, xzr
  405c6c:	cmp	x21, x20
  405c70:	b.ls	405ccc <tigetstr@plt+0x37ec>  // b.plast
  405c74:	cbz	x8, 405ccc <tigetstr@plt+0x37ec>
  405c78:	mvn	x9, x20
  405c7c:	add	x9, x21, x9
  405c80:	str	x26, [sp, #16]
  405c84:	mov	x26, x20
  405c88:	sub	x20, x8, #0x1
  405c8c:	cmp	x20, x9
  405c90:	csel	x8, x9, x20, hi  // hi = pmore
  405c94:	add	x2, x8, #0x1
  405c98:	mov	x0, x26
  405c9c:	mov	w1, w19
  405ca0:	mov	w25, w19
  405ca4:	bl	402180 <memset@plt>
  405ca8:	sub	x8, x23, #0x2
  405cac:	cmp	x20, x8
  405cb0:	csel	x8, x20, x8, cc  // cc = lo, ul, last
  405cb4:	mov	x20, x26
  405cb8:	ldr	x26, [sp, #16]
  405cbc:	add	x8, x8, x20
  405cc0:	mov	x19, x23
  405cc4:	add	x23, x8, #0x1
  405cc8:	b	405cec <tigetstr@plt+0x380c>
  405ccc:	mov	w25, w19
  405cd0:	mov	x19, x23
  405cd4:	b	405ce8 <tigetstr@plt+0x3808>
  405cd8:	mov	x22, x28
  405cdc:	mov	w25, w19
  405ce0:	mov	x19, x23
  405ce4:	mov	x28, x8
  405ce8:	mov	x23, x20
  405cec:	sub	x8, x21, x23
  405cf0:	cmp	x27, x8
  405cf4:	csel	x27, x27, x8, cc  // cc = lo, ul, last
  405cf8:	mov	x0, x23
  405cfc:	mov	x1, x22
  405d00:	mov	x2, x27
  405d04:	strb	wzr, [x23]
  405d08:	bl	401ee0 <memcpy@plt>
  405d0c:	add	x0, x23, x27
  405d10:	cbz	x28, 405d6c <tigetstr@plt+0x388c>
  405d14:	ldur	x22, [x29, #-8]
  405d18:	cmp	x0, x21
  405d1c:	b.cs	405d70 <tigetstr@plt+0x3890>  // b.hs, b.nlast
  405d20:	mvn	x8, x0
  405d24:	add	x8, x21, x8
  405d28:	mov	x21, x20
  405d2c:	sub	x20, x28, #0x1
  405d30:	cmp	x20, x8
  405d34:	csel	x8, x8, x20, hi  // hi = pmore
  405d38:	add	x2, x8, #0x1
  405d3c:	mov	w1, w25
  405d40:	bl	402180 <memset@plt>
  405d44:	sub	x8, x19, x23
  405d48:	sub	x8, x8, x27
  405d4c:	add	x8, x8, x21
  405d50:	sub	x8, x8, #0x2
  405d54:	cmp	x20, x8
  405d58:	csel	x8, x8, x20, hi  // hi = pmore
  405d5c:	add	x8, x27, x8
  405d60:	add	x8, x8, x23
  405d64:	add	x0, x8, #0x1
  405d68:	b	405d70 <tigetstr@plt+0x3890>
  405d6c:	ldur	x22, [x29, #-8]
  405d70:	strb	wzr, [x0]
  405d74:	mov	x0, x22
  405d78:	bl	4022f0 <free@plt>
  405d7c:	mov	x0, x26
  405d80:	bl	4022f0 <free@plt>
  405d84:	mov	x0, x24
  405d88:	ldp	x20, x19, [sp, #112]
  405d8c:	ldp	x22, x21, [sp, #96]
  405d90:	ldp	x24, x23, [sp, #80]
  405d94:	ldp	x26, x25, [sp, #64]
  405d98:	ldp	x28, x27, [sp, #48]
  405d9c:	ldp	x29, x30, [sp, #32]
  405da0:	add	sp, sp, #0x80
  405da4:	ret
  405da8:	bl	402260 <abort@plt>
  405dac:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  405db0:	str	w0, [x8, #1088]
  405db4:	ret
  405db8:	sub	sp, sp, #0x70
  405dbc:	stp	x29, x30, [sp, #16]
  405dc0:	stp	x28, x27, [sp, #32]
  405dc4:	stp	x26, x25, [sp, #48]
  405dc8:	stp	x24, x23, [sp, #64]
  405dcc:	stp	x22, x21, [sp, #80]
  405dd0:	stp	x20, x19, [sp, #96]
  405dd4:	add	x29, sp, #0x10
  405dd8:	str	xzr, [x1]
  405ddc:	cbz	x0, 405e20 <tigetstr@plt+0x3940>
  405de0:	ldrb	w22, [x0]
  405de4:	mov	x20, x0
  405de8:	cbz	x22, 405e20 <tigetstr@plt+0x3940>
  405dec:	mov	x21, x2
  405df0:	mov	x19, x1
  405df4:	bl	4022d0 <__ctype_b_loc@plt>
  405df8:	ldr	x8, [x0]
  405dfc:	mov	x23, x0
  405e00:	ldrh	w9, [x8, x22, lsl #1]
  405e04:	tbz	w9, #13, 405e18 <tigetstr@plt+0x3938>
  405e08:	add	x9, x20, #0x1
  405e0c:	ldrb	w22, [x9], #1
  405e10:	ldrh	w10, [x8, x22, lsl #1]
  405e14:	tbnz	w10, #13, 405e0c <tigetstr@plt+0x392c>
  405e18:	cmp	w22, #0x2d
  405e1c:	b.ne	405e54 <tigetstr@plt+0x3974>  // b.any
  405e20:	mov	w22, #0xffffffea            	// #-22
  405e24:	neg	w19, w22
  405e28:	bl	402460 <__errno_location@plt>
  405e2c:	str	w19, [x0]
  405e30:	mov	w0, w22
  405e34:	ldp	x20, x19, [sp, #96]
  405e38:	ldp	x22, x21, [sp, #80]
  405e3c:	ldp	x24, x23, [sp, #64]
  405e40:	ldp	x26, x25, [sp, #48]
  405e44:	ldp	x28, x27, [sp, #32]
  405e48:	ldp	x29, x30, [sp, #16]
  405e4c:	add	sp, sp, #0x70
  405e50:	ret
  405e54:	bl	402460 <__errno_location@plt>
  405e58:	mov	x24, x0
  405e5c:	str	wzr, [x0]
  405e60:	add	x1, sp, #0x8
  405e64:	mov	x0, x20
  405e68:	mov	w2, wzr
  405e6c:	mov	w3, wzr
  405e70:	str	xzr, [sp, #8]
  405e74:	bl	4021b0 <__strtoul_internal@plt>
  405e78:	ldr	x25, [sp, #8]
  405e7c:	ldr	w8, [x24]
  405e80:	cmp	x25, x20
  405e84:	b.eq	406004 <tigetstr@plt+0x3b24>  // b.none
  405e88:	add	x9, x0, #0x1
  405e8c:	mov	x20, x0
  405e90:	cmp	x9, #0x1
  405e94:	b.hi	405e9c <tigetstr@plt+0x39bc>  // b.pmore
  405e98:	cbnz	w8, 406008 <tigetstr@plt+0x3b28>
  405e9c:	cbz	x25, 406014 <tigetstr@plt+0x3b34>
  405ea0:	ldrb	w8, [x25]
  405ea4:	cbz	w8, 406014 <tigetstr@plt+0x3b34>
  405ea8:	mov	w27, wzr
  405eac:	mov	x28, xzr
  405eb0:	b	405ec0 <tigetstr@plt+0x39e0>
  405eb4:	mov	x28, xzr
  405eb8:	str	x22, [sp, #8]
  405ebc:	mov	x25, x22
  405ec0:	ldrb	w8, [x25, #1]
  405ec4:	cmp	w8, #0x61
  405ec8:	b.le	405ef8 <tigetstr@plt+0x3a18>
  405ecc:	cmp	w8, #0x62
  405ed0:	b.eq	405f00 <tigetstr@plt+0x3a20>  // b.none
  405ed4:	cmp	w8, #0x69
  405ed8:	b.ne	405f10 <tigetstr@plt+0x3a30>  // b.any
  405edc:	ldrb	w8, [x25, #2]
  405ee0:	orr	w8, w8, #0x20
  405ee4:	cmp	w8, #0x62
  405ee8:	b.ne	405f10 <tigetstr@plt+0x3a30>  // b.any
  405eec:	ldrb	w8, [x25, #3]
  405ef0:	cbnz	w8, 405f10 <tigetstr@plt+0x3a30>
  405ef4:	b	406024 <tigetstr@plt+0x3b44>
  405ef8:	cmp	w8, #0x42
  405efc:	b.ne	405f0c <tigetstr@plt+0x3a2c>  // b.any
  405f00:	ldrb	w8, [x25, #2]
  405f04:	cbnz	w8, 405f10 <tigetstr@plt+0x3a30>
  405f08:	b	40602c <tigetstr@plt+0x3b4c>
  405f0c:	cbz	w8, 406024 <tigetstr@plt+0x3b44>
  405f10:	bl	402090 <localeconv@plt>
  405f14:	cbz	x0, 405f34 <tigetstr@plt+0x3a54>
  405f18:	ldr	x22, [x0]
  405f1c:	cbz	x22, 405f40 <tigetstr@plt+0x3a60>
  405f20:	mov	x0, x22
  405f24:	bl	401f10 <strlen@plt>
  405f28:	mov	x26, x0
  405f2c:	mov	w8, #0x1                   	// #1
  405f30:	b	405f48 <tigetstr@plt+0x3a68>
  405f34:	mov	w8, wzr
  405f38:	mov	x22, xzr
  405f3c:	b	405f44 <tigetstr@plt+0x3a64>
  405f40:	mov	w8, wzr
  405f44:	mov	x26, xzr
  405f48:	cbnz	x28, 405e20 <tigetstr@plt+0x3940>
  405f4c:	ldrb	w9, [x25]
  405f50:	eor	w8, w8, #0x1
  405f54:	cmp	w9, #0x0
  405f58:	cset	w9, eq  // eq = none
  405f5c:	orr	w8, w8, w9
  405f60:	tbnz	w8, #0, 405e20 <tigetstr@plt+0x3940>
  405f64:	mov	x0, x22
  405f68:	mov	x1, x25
  405f6c:	mov	x2, x26
  405f70:	bl	402140 <strncmp@plt>
  405f74:	cbnz	w0, 405e20 <tigetstr@plt+0x3940>
  405f78:	add	x22, x25, x26
  405f7c:	ldrb	w8, [x22]
  405f80:	cmp	w8, #0x30
  405f84:	b.ne	405f98 <tigetstr@plt+0x3ab8>  // b.any
  405f88:	ldrb	w8, [x22, #1]!
  405f8c:	add	w27, w27, #0x1
  405f90:	cmp	w8, #0x30
  405f94:	b.eq	405f88 <tigetstr@plt+0x3aa8>  // b.none
  405f98:	ldr	x9, [x23]
  405f9c:	sxtb	x8, w8
  405fa0:	ldrh	w8, [x9, x8, lsl #1]
  405fa4:	tbz	w8, #11, 405eb4 <tigetstr@plt+0x39d4>
  405fa8:	add	x1, sp, #0x8
  405fac:	mov	x0, x22
  405fb0:	mov	w2, wzr
  405fb4:	mov	w3, wzr
  405fb8:	str	wzr, [x24]
  405fbc:	str	xzr, [sp, #8]
  405fc0:	bl	4021b0 <__strtoul_internal@plt>
  405fc4:	ldr	x25, [sp, #8]
  405fc8:	ldr	w8, [x24]
  405fcc:	cmp	x25, x22
  405fd0:	b.eq	406004 <tigetstr@plt+0x3b24>  // b.none
  405fd4:	add	x9, x0, #0x1
  405fd8:	cmp	x9, #0x1
  405fdc:	b.hi	405fe4 <tigetstr@plt+0x3b04>  // b.pmore
  405fe0:	cbnz	w8, 406008 <tigetstr@plt+0x3b28>
  405fe4:	mov	x28, xzr
  405fe8:	cbz	x0, 405ec0 <tigetstr@plt+0x39e0>
  405fec:	cbz	x25, 405e20 <tigetstr@plt+0x3940>
  405ff0:	ldrb	w8, [x25]
  405ff4:	mov	w22, #0xffffffea            	// #-22
  405ff8:	mov	x28, x0
  405ffc:	cbnz	w8, 405ec0 <tigetstr@plt+0x39e0>
  406000:	b	405e24 <tigetstr@plt+0x3944>
  406004:	cbz	w8, 405e20 <tigetstr@plt+0x3940>
  406008:	neg	w22, w8
  40600c:	tbz	w22, #31, 405e30 <tigetstr@plt+0x3950>
  406010:	b	405e24 <tigetstr@plt+0x3944>
  406014:	mov	w22, wzr
  406018:	str	x20, [x19]
  40601c:	tbz	w22, #31, 405e30 <tigetstr@plt+0x3950>
  406020:	b	405e24 <tigetstr@plt+0x3944>
  406024:	mov	w24, #0x400                 	// #1024
  406028:	b	406030 <tigetstr@plt+0x3b50>
  40602c:	mov	w24, #0x3e8                 	// #1000
  406030:	ldrsb	w22, [x25]
  406034:	adrp	x23, 40a000 <tigetstr@plt+0x7b20>
  406038:	add	x23, x23, #0xa37
  40603c:	mov	w2, #0x9                   	// #9
  406040:	mov	x0, x23
  406044:	mov	w1, w22
  406048:	bl	4023a0 <memchr@plt>
  40604c:	cbnz	x0, 40606c <tigetstr@plt+0x3b8c>
  406050:	adrp	x23, 40a000 <tigetstr@plt+0x7b20>
  406054:	add	x23, x23, #0xa40
  406058:	mov	w2, #0x9                   	// #9
  40605c:	mov	x0, x23
  406060:	mov	w1, w22
  406064:	bl	4023a0 <memchr@plt>
  406068:	cbz	x0, 405e20 <tigetstr@plt+0x3940>
  40606c:	sub	w8, w0, w23
  406070:	adds	w8, w8, #0x1
  406074:	b.cs	406098 <tigetstr@plt+0x3bb8>  // b.hs, b.nlast
  406078:	mvn	w9, w0
  40607c:	add	w9, w9, w23
  406080:	umulh	x10, x24, x20
  406084:	cmp	xzr, x10
  406088:	b.ne	4060a0 <tigetstr@plt+0x3bc0>  // b.any
  40608c:	adds	w9, w9, #0x1
  406090:	mul	x20, x20, x24
  406094:	b.cc	406080 <tigetstr@plt+0x3ba0>  // b.lo, b.ul, b.last
  406098:	mov	w22, wzr
  40609c:	b	4060a4 <tigetstr@plt+0x3bc4>
  4060a0:	mov	w22, #0xffffffde            	// #-34
  4060a4:	cbz	x21, 4060ac <tigetstr@plt+0x3bcc>
  4060a8:	str	w8, [x21]
  4060ac:	cbz	x28, 406018 <tigetstr@plt+0x3b38>
  4060b0:	cbz	w8, 406018 <tigetstr@plt+0x3b38>
  4060b4:	mvn	w8, w0
  4060b8:	add	w9, w8, w23
  4060bc:	mov	w8, #0x1                   	// #1
  4060c0:	umulh	x10, x24, x8
  4060c4:	cmp	xzr, x10
  4060c8:	b.ne	4060d8 <tigetstr@plt+0x3bf8>  // b.any
  4060cc:	adds	w9, w9, #0x1
  4060d0:	mul	x8, x8, x24
  4060d4:	b.cc	4060c0 <tigetstr@plt+0x3be0>  // b.lo, b.ul, b.last
  4060d8:	mov	w9, #0xa                   	// #10
  4060dc:	cmp	x28, #0xb
  4060e0:	b.cc	4060f4 <tigetstr@plt+0x3c14>  // b.lo, b.ul, b.last
  4060e4:	add	x9, x9, x9, lsl #2
  4060e8:	lsl	x9, x9, #1
  4060ec:	cmp	x9, x28
  4060f0:	b.cc	4060e4 <tigetstr@plt+0x3c04>  // b.lo, b.ul, b.last
  4060f4:	cmp	w27, #0x1
  4060f8:	b.lt	4061a4 <tigetstr@plt+0x3cc4>  // b.tstop
  4060fc:	cmp	w27, #0x3
  406100:	b.hi	40610c <tigetstr@plt+0x3c2c>  // b.pmore
  406104:	mov	w10, wzr
  406108:	b	406190 <tigetstr@plt+0x3cb0>
  40610c:	mov	w10, #0x1                   	// #1
  406110:	dup	v0.2d, x10
  406114:	and	w10, w27, #0xfffffffc
  406118:	mov	v1.16b, v0.16b
  40611c:	mov	v1.d[0], x9
  406120:	mov	w9, w10
  406124:	fmov	x12, d1
  406128:	mov	x11, v1.d[1]
  40612c:	add	x12, x12, x12, lsl #2
  406130:	fmov	x13, d0
  406134:	lsl	x12, x12, #1
  406138:	add	x11, x11, x11, lsl #2
  40613c:	add	x13, x13, x13, lsl #2
  406140:	mov	x14, v0.d[1]
  406144:	fmov	d1, x12
  406148:	lsl	x11, x11, #1
  40614c:	lsl	x13, x13, #1
  406150:	mov	v1.d[1], x11
  406154:	add	x11, x14, x14, lsl #2
  406158:	fmov	d0, x13
  40615c:	lsl	x11, x11, #1
  406160:	subs	w9, w9, #0x4
  406164:	mov	v0.d[1], x11
  406168:	b.ne	406124 <tigetstr@plt+0x3c44>  // b.any
  40616c:	mov	x9, v1.d[1]
  406170:	mov	x11, v0.d[1]
  406174:	fmov	x12, d1
  406178:	fmov	x13, d0
  40617c:	mul	x12, x13, x12
  406180:	mul	x9, x11, x9
  406184:	cmp	w27, w10
  406188:	mul	x9, x12, x9
  40618c:	b.eq	4061a4 <tigetstr@plt+0x3cc4>  // b.none
  406190:	sub	w10, w27, w10
  406194:	add	x9, x9, x9, lsl #2
  406198:	subs	w10, w10, #0x1
  40619c:	lsl	x9, x9, #1
  4061a0:	b.ne	406194 <tigetstr@plt+0x3cb4>  // b.any
  4061a4:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4061a8:	mov	w12, #0x1                   	// #1
  4061ac:	movk	x10, #0xcccd
  4061b0:	mov	w11, #0xa                   	// #10
  4061b4:	b	4061c8 <tigetstr@plt+0x3ce8>
  4061b8:	cmp	x28, #0x9
  4061bc:	mov	x28, x13
  4061c0:	mov	x12, x14
  4061c4:	b.ls	406018 <tigetstr@plt+0x3b38>  // b.plast
  4061c8:	umulh	x13, x28, x10
  4061cc:	lsr	x13, x13, #3
  4061d0:	add	x14, x12, x12, lsl #2
  4061d4:	msub	x15, x13, x11, x28
  4061d8:	lsl	x14, x14, #1
  4061dc:	cbz	x15, 4061b8 <tigetstr@plt+0x3cd8>
  4061e0:	udiv	x12, x9, x12
  4061e4:	udiv	x12, x12, x15
  4061e8:	udiv	x12, x8, x12
  4061ec:	add	x20, x12, x20
  4061f0:	b	4061b8 <tigetstr@plt+0x3cd8>
  4061f4:	mov	x2, xzr
  4061f8:	b	405db8 <tigetstr@plt+0x38d8>
  4061fc:	stp	x29, x30, [sp, #-48]!
  406200:	stp	x20, x19, [sp, #32]
  406204:	mov	x20, x1
  406208:	mov	x19, x0
  40620c:	str	x21, [sp, #16]
  406210:	mov	x29, sp
  406214:	cbz	x0, 406248 <tigetstr@plt+0x3d68>
  406218:	ldrb	w21, [x19]
  40621c:	mov	x8, x19
  406220:	cbz	w21, 40624c <tigetstr@plt+0x3d6c>
  406224:	bl	4022d0 <__ctype_b_loc@plt>
  406228:	ldr	x9, [x0]
  40622c:	mov	x8, x19
  406230:	and	x10, x21, #0xff
  406234:	ldrh	w10, [x9, x10, lsl #1]
  406238:	tbz	w10, #11, 40624c <tigetstr@plt+0x3d6c>
  40623c:	ldrb	w21, [x8, #1]!
  406240:	cbnz	w21, 406230 <tigetstr@plt+0x3d50>
  406244:	b	40624c <tigetstr@plt+0x3d6c>
  406248:	mov	x8, xzr
  40624c:	cbz	x20, 406254 <tigetstr@plt+0x3d74>
  406250:	str	x8, [x20]
  406254:	cmp	x8, x19
  406258:	b.ls	40626c <tigetstr@plt+0x3d8c>  // b.plast
  40625c:	ldrb	w8, [x8]
  406260:	cmp	w8, #0x0
  406264:	cset	w0, eq  // eq = none
  406268:	b	406270 <tigetstr@plt+0x3d90>
  40626c:	mov	w0, wzr
  406270:	ldp	x20, x19, [sp, #32]
  406274:	ldr	x21, [sp, #16]
  406278:	ldp	x29, x30, [sp], #48
  40627c:	ret
  406280:	stp	x29, x30, [sp, #-48]!
  406284:	stp	x20, x19, [sp, #32]
  406288:	mov	x20, x1
  40628c:	mov	x19, x0
  406290:	str	x21, [sp, #16]
  406294:	mov	x29, sp
  406298:	cbz	x0, 4062cc <tigetstr@plt+0x3dec>
  40629c:	ldrb	w21, [x19]
  4062a0:	mov	x8, x19
  4062a4:	cbz	w21, 4062d0 <tigetstr@plt+0x3df0>
  4062a8:	bl	4022d0 <__ctype_b_loc@plt>
  4062ac:	ldr	x9, [x0]
  4062b0:	mov	x8, x19
  4062b4:	and	x10, x21, #0xff
  4062b8:	ldrh	w10, [x9, x10, lsl #1]
  4062bc:	tbz	w10, #12, 4062d0 <tigetstr@plt+0x3df0>
  4062c0:	ldrb	w21, [x8, #1]!
  4062c4:	cbnz	w21, 4062b4 <tigetstr@plt+0x3dd4>
  4062c8:	b	4062d0 <tigetstr@plt+0x3df0>
  4062cc:	mov	x8, xzr
  4062d0:	cbz	x20, 4062d8 <tigetstr@plt+0x3df8>
  4062d4:	str	x8, [x20]
  4062d8:	cmp	x8, x19
  4062dc:	b.ls	4062f0 <tigetstr@plt+0x3e10>  // b.plast
  4062e0:	ldrb	w8, [x8]
  4062e4:	cmp	w8, #0x0
  4062e8:	cset	w0, eq  // eq = none
  4062ec:	b	4062f4 <tigetstr@plt+0x3e14>
  4062f0:	mov	w0, wzr
  4062f4:	ldp	x20, x19, [sp, #32]
  4062f8:	ldr	x21, [sp, #16]
  4062fc:	ldp	x29, x30, [sp], #48
  406300:	ret
  406304:	sub	sp, sp, #0x110
  406308:	stp	x29, x30, [sp, #208]
  40630c:	add	x29, sp, #0xd0
  406310:	mov	x8, #0xffffffffffffffd0    	// #-48
  406314:	mov	x9, sp
  406318:	sub	x10, x29, #0x50
  40631c:	stp	x28, x23, [sp, #224]
  406320:	stp	x22, x21, [sp, #240]
  406324:	stp	x20, x19, [sp, #256]
  406328:	mov	x20, x1
  40632c:	mov	x19, x0
  406330:	movk	x8, #0xff80, lsl #32
  406334:	add	x11, x29, #0x40
  406338:	add	x9, x9, #0x80
  40633c:	add	x22, x10, #0x30
  406340:	mov	w23, #0xffffffd0            	// #-48
  406344:	stp	x2, x3, [x29, #-80]
  406348:	stp	x4, x5, [x29, #-64]
  40634c:	stp	x6, x7, [x29, #-48]
  406350:	stp	q1, q2, [sp, #16]
  406354:	stp	q3, q4, [sp, #48]
  406358:	str	q0, [sp]
  40635c:	stp	q5, q6, [sp, #80]
  406360:	str	q7, [sp, #112]
  406364:	stp	x9, x8, [x29, #-16]
  406368:	stp	x11, x22, [x29, #-32]
  40636c:	tbnz	w23, #31, 406378 <tigetstr@plt+0x3e98>
  406370:	mov	w8, w23
  406374:	b	406390 <tigetstr@plt+0x3eb0>
  406378:	add	w8, w23, #0x8
  40637c:	cmn	w23, #0x8
  406380:	stur	w8, [x29, #-8]
  406384:	b.gt	406390 <tigetstr@plt+0x3eb0>
  406388:	add	x9, x22, w23, sxtw
  40638c:	b	40639c <tigetstr@plt+0x3ebc>
  406390:	ldur	x9, [x29, #-32]
  406394:	add	x10, x9, #0x8
  406398:	stur	x10, [x29, #-32]
  40639c:	ldr	x1, [x9]
  4063a0:	cbz	x1, 406418 <tigetstr@plt+0x3f38>
  4063a4:	tbnz	w8, #31, 4063b0 <tigetstr@plt+0x3ed0>
  4063a8:	mov	w23, w8
  4063ac:	b	4063c8 <tigetstr@plt+0x3ee8>
  4063b0:	add	w23, w8, #0x8
  4063b4:	cmn	w8, #0x8
  4063b8:	stur	w23, [x29, #-8]
  4063bc:	b.gt	4063c8 <tigetstr@plt+0x3ee8>
  4063c0:	add	x8, x22, w8, sxtw
  4063c4:	b	4063d4 <tigetstr@plt+0x3ef4>
  4063c8:	ldur	x8, [x29, #-32]
  4063cc:	add	x9, x8, #0x8
  4063d0:	stur	x9, [x29, #-32]
  4063d4:	ldr	x21, [x8]
  4063d8:	cbz	x21, 406418 <tigetstr@plt+0x3f38>
  4063dc:	mov	x0, x19
  4063e0:	bl	4022b0 <strcmp@plt>
  4063e4:	cbz	w0, 4063fc <tigetstr@plt+0x3f1c>
  4063e8:	mov	x0, x19
  4063ec:	mov	x1, x21
  4063f0:	bl	4022b0 <strcmp@plt>
  4063f4:	cbnz	w0, 40636c <tigetstr@plt+0x3e8c>
  4063f8:	b	406400 <tigetstr@plt+0x3f20>
  4063fc:	mov	w0, #0x1                   	// #1
  406400:	ldp	x20, x19, [sp, #256]
  406404:	ldp	x22, x21, [sp, #240]
  406408:	ldp	x28, x23, [sp, #224]
  40640c:	ldp	x29, x30, [sp, #208]
  406410:	add	sp, sp, #0x110
  406414:	ret
  406418:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  40641c:	ldr	w0, [x8, #1088]
  406420:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406424:	add	x1, x1, #0xa49
  406428:	mov	x2, x20
  40642c:	mov	x3, x19
  406430:	bl	402400 <errx@plt>
  406434:	cbz	x1, 406458 <tigetstr@plt+0x3f78>
  406438:	sxtb	w8, w2
  40643c:	ldrsb	w9, [x0]
  406440:	cbz	w9, 406458 <tigetstr@plt+0x3f78>
  406444:	cmp	w8, w9
  406448:	b.eq	40645c <tigetstr@plt+0x3f7c>  // b.none
  40644c:	sub	x1, x1, #0x1
  406450:	add	x0, x0, #0x1
  406454:	cbnz	x1, 40643c <tigetstr@plt+0x3f5c>
  406458:	mov	x0, xzr
  40645c:	ret
  406460:	stp	x29, x30, [sp, #-32]!
  406464:	stp	x20, x19, [sp, #16]
  406468:	mov	x29, sp
  40646c:	mov	x20, x1
  406470:	mov	x19, x0
  406474:	bl	4065d0 <tigetstr@plt+0x40f0>
  406478:	cmp	x0, w0, sxtw
  40647c:	b.ne	406494 <tigetstr@plt+0x3fb4>  // b.any
  406480:	cmp	w0, w0, sxth
  406484:	b.ne	406494 <tigetstr@plt+0x3fb4>  // b.any
  406488:	ldp	x20, x19, [sp, #16]
  40648c:	ldp	x29, x30, [sp], #32
  406490:	ret
  406494:	bl	402460 <__errno_location@plt>
  406498:	mov	w8, #0x22                  	// #34
  40649c:	str	w8, [x0]
  4064a0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4064a4:	ldr	w0, [x8, #1088]
  4064a8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4064ac:	add	x1, x1, #0xa49
  4064b0:	mov	x2, x20
  4064b4:	mov	x3, x19
  4064b8:	bl	4024a0 <err@plt>
  4064bc:	stp	x29, x30, [sp, #-32]!
  4064c0:	stp	x20, x19, [sp, #16]
  4064c4:	mov	x29, sp
  4064c8:	mov	x20, x1
  4064cc:	mov	x19, x0
  4064d0:	bl	4065d0 <tigetstr@plt+0x40f0>
  4064d4:	cmp	x0, w0, sxtw
  4064d8:	b.ne	4064e8 <tigetstr@plt+0x4008>  // b.any
  4064dc:	ldp	x20, x19, [sp, #16]
  4064e0:	ldp	x29, x30, [sp], #32
  4064e4:	ret
  4064e8:	bl	402460 <__errno_location@plt>
  4064ec:	mov	w8, #0x22                  	// #34
  4064f0:	str	w8, [x0]
  4064f4:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4064f8:	ldr	w0, [x8, #1088]
  4064fc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406500:	add	x1, x1, #0xa49
  406504:	mov	x2, x20
  406508:	mov	x3, x19
  40650c:	bl	4024a0 <err@plt>
  406510:	stp	x29, x30, [sp, #-32]!
  406514:	mov	w2, #0xa                   	// #10
  406518:	stp	x20, x19, [sp, #16]
  40651c:	mov	x29, sp
  406520:	mov	x20, x1
  406524:	mov	x19, x0
  406528:	bl	406740 <tigetstr@plt+0x4260>
  40652c:	lsr	x8, x0, #32
  406530:	cbnz	x8, 406548 <tigetstr@plt+0x4068>
  406534:	cmp	w0, #0x10, lsl #12
  406538:	b.cs	406548 <tigetstr@plt+0x4068>  // b.hs, b.nlast
  40653c:	ldp	x20, x19, [sp, #16]
  406540:	ldp	x29, x30, [sp], #32
  406544:	ret
  406548:	bl	402460 <__errno_location@plt>
  40654c:	mov	w8, #0x22                  	// #34
  406550:	str	w8, [x0]
  406554:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  406558:	ldr	w0, [x8, #1088]
  40655c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406560:	add	x1, x1, #0xa49
  406564:	mov	x2, x20
  406568:	mov	x3, x19
  40656c:	bl	4024a0 <err@plt>
  406570:	stp	x29, x30, [sp, #-32]!
  406574:	mov	w2, #0x10                  	// #16
  406578:	stp	x20, x19, [sp, #16]
  40657c:	mov	x29, sp
  406580:	mov	x20, x1
  406584:	mov	x19, x0
  406588:	bl	406740 <tigetstr@plt+0x4260>
  40658c:	lsr	x8, x0, #32
  406590:	cbnz	x8, 4065a8 <tigetstr@plt+0x40c8>
  406594:	cmp	w0, #0x10, lsl #12
  406598:	b.cs	4065a8 <tigetstr@plt+0x40c8>  // b.hs, b.nlast
  40659c:	ldp	x20, x19, [sp, #16]
  4065a0:	ldp	x29, x30, [sp], #32
  4065a4:	ret
  4065a8:	bl	402460 <__errno_location@plt>
  4065ac:	mov	w8, #0x22                  	// #34
  4065b0:	str	w8, [x0]
  4065b4:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4065b8:	ldr	w0, [x8, #1088]
  4065bc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4065c0:	add	x1, x1, #0xa49
  4065c4:	mov	x2, x20
  4065c8:	mov	x3, x19
  4065cc:	bl	4024a0 <err@plt>
  4065d0:	stp	x29, x30, [sp, #-48]!
  4065d4:	mov	x29, sp
  4065d8:	str	x21, [sp, #16]
  4065dc:	stp	x20, x19, [sp, #32]
  4065e0:	mov	x20, x1
  4065e4:	mov	x19, x0
  4065e8:	str	xzr, [x29, #24]
  4065ec:	bl	402460 <__errno_location@plt>
  4065f0:	str	wzr, [x0]
  4065f4:	cbz	x19, 406648 <tigetstr@plt+0x4168>
  4065f8:	ldrb	w8, [x19]
  4065fc:	cbz	w8, 406648 <tigetstr@plt+0x4168>
  406600:	mov	x21, x0
  406604:	add	x1, x29, #0x18
  406608:	mov	w2, #0xa                   	// #10
  40660c:	mov	x0, x19
  406610:	mov	w3, wzr
  406614:	bl	402130 <__strtol_internal@plt>
  406618:	ldr	w8, [x21]
  40661c:	cbnz	w8, 406664 <tigetstr@plt+0x4184>
  406620:	ldr	x8, [x29, #24]
  406624:	cmp	x8, x19
  406628:	b.eq	406648 <tigetstr@plt+0x4168>  // b.none
  40662c:	cbz	x8, 406638 <tigetstr@plt+0x4158>
  406630:	ldrb	w8, [x8]
  406634:	cbnz	w8, 406648 <tigetstr@plt+0x4168>
  406638:	ldp	x20, x19, [sp, #32]
  40663c:	ldr	x21, [sp, #16]
  406640:	ldp	x29, x30, [sp], #48
  406644:	ret
  406648:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  40664c:	ldr	w0, [x8, #1088]
  406650:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406654:	add	x1, x1, #0xa49
  406658:	mov	x2, x20
  40665c:	mov	x3, x19
  406660:	bl	402400 <errx@plt>
  406664:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  406668:	ldr	w0, [x9, #1088]
  40666c:	cmp	w8, #0x22
  406670:	b.ne	406650 <tigetstr@plt+0x4170>  // b.any
  406674:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406678:	add	x1, x1, #0xa49
  40667c:	mov	x2, x20
  406680:	mov	x3, x19
  406684:	bl	4024a0 <err@plt>
  406688:	stp	x29, x30, [sp, #-32]!
  40668c:	mov	w2, #0xa                   	// #10
  406690:	stp	x20, x19, [sp, #16]
  406694:	mov	x29, sp
  406698:	mov	x20, x1
  40669c:	mov	x19, x0
  4066a0:	bl	406740 <tigetstr@plt+0x4260>
  4066a4:	lsr	x8, x0, #32
  4066a8:	cbnz	x8, 4066b8 <tigetstr@plt+0x41d8>
  4066ac:	ldp	x20, x19, [sp, #16]
  4066b0:	ldp	x29, x30, [sp], #32
  4066b4:	ret
  4066b8:	bl	402460 <__errno_location@plt>
  4066bc:	mov	w8, #0x22                  	// #34
  4066c0:	str	w8, [x0]
  4066c4:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4066c8:	ldr	w0, [x8, #1088]
  4066cc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4066d0:	add	x1, x1, #0xa49
  4066d4:	mov	x2, x20
  4066d8:	mov	x3, x19
  4066dc:	bl	4024a0 <err@plt>
  4066e0:	stp	x29, x30, [sp, #-32]!
  4066e4:	mov	w2, #0x10                  	// #16
  4066e8:	stp	x20, x19, [sp, #16]
  4066ec:	mov	x29, sp
  4066f0:	mov	x20, x1
  4066f4:	mov	x19, x0
  4066f8:	bl	406740 <tigetstr@plt+0x4260>
  4066fc:	lsr	x8, x0, #32
  406700:	cbnz	x8, 406710 <tigetstr@plt+0x4230>
  406704:	ldp	x20, x19, [sp, #16]
  406708:	ldp	x29, x30, [sp], #32
  40670c:	ret
  406710:	bl	402460 <__errno_location@plt>
  406714:	mov	w8, #0x22                  	// #34
  406718:	str	w8, [x0]
  40671c:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  406720:	ldr	w0, [x8, #1088]
  406724:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406728:	add	x1, x1, #0xa49
  40672c:	mov	x2, x20
  406730:	mov	x3, x19
  406734:	bl	4024a0 <err@plt>
  406738:	mov	w2, #0xa                   	// #10
  40673c:	b	406740 <tigetstr@plt+0x4260>
  406740:	sub	sp, sp, #0x40
  406744:	stp	x29, x30, [sp, #16]
  406748:	stp	x22, x21, [sp, #32]
  40674c:	stp	x20, x19, [sp, #48]
  406750:	add	x29, sp, #0x10
  406754:	mov	w21, w2
  406758:	mov	x20, x1
  40675c:	mov	x19, x0
  406760:	str	xzr, [sp, #8]
  406764:	bl	402460 <__errno_location@plt>
  406768:	str	wzr, [x0]
  40676c:	cbz	x19, 4067c4 <tigetstr@plt+0x42e4>
  406770:	ldrb	w8, [x19]
  406774:	cbz	w8, 4067c4 <tigetstr@plt+0x42e4>
  406778:	mov	x22, x0
  40677c:	add	x1, sp, #0x8
  406780:	mov	x0, x19
  406784:	mov	w2, w21
  406788:	mov	w3, wzr
  40678c:	bl	4021b0 <__strtoul_internal@plt>
  406790:	ldr	w8, [x22]
  406794:	cbnz	w8, 4067e0 <tigetstr@plt+0x4300>
  406798:	ldr	x8, [sp, #8]
  40679c:	cmp	x8, x19
  4067a0:	b.eq	4067c4 <tigetstr@plt+0x42e4>  // b.none
  4067a4:	cbz	x8, 4067b0 <tigetstr@plt+0x42d0>
  4067a8:	ldrb	w8, [x8]
  4067ac:	cbnz	w8, 4067c4 <tigetstr@plt+0x42e4>
  4067b0:	ldp	x20, x19, [sp, #48]
  4067b4:	ldp	x22, x21, [sp, #32]
  4067b8:	ldp	x29, x30, [sp, #16]
  4067bc:	add	sp, sp, #0x40
  4067c0:	ret
  4067c4:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4067c8:	ldr	w0, [x8, #1088]
  4067cc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4067d0:	add	x1, x1, #0xa49
  4067d4:	mov	x2, x20
  4067d8:	mov	x3, x19
  4067dc:	bl	402400 <errx@plt>
  4067e0:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  4067e4:	ldr	w0, [x9, #1088]
  4067e8:	cmp	w8, #0x22
  4067ec:	b.ne	4067cc <tigetstr@plt+0x42ec>  // b.any
  4067f0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4067f4:	add	x1, x1, #0xa49
  4067f8:	mov	x2, x20
  4067fc:	mov	x3, x19
  406800:	bl	4024a0 <err@plt>
  406804:	mov	w2, #0x10                  	// #16
  406808:	b	406740 <tigetstr@plt+0x4260>
  40680c:	stp	x29, x30, [sp, #-48]!
  406810:	mov	x29, sp
  406814:	str	x21, [sp, #16]
  406818:	stp	x20, x19, [sp, #32]
  40681c:	mov	x20, x1
  406820:	mov	x19, x0
  406824:	str	xzr, [x29, #24]
  406828:	bl	402460 <__errno_location@plt>
  40682c:	str	wzr, [x0]
  406830:	cbz	x19, 40687c <tigetstr@plt+0x439c>
  406834:	ldrb	w8, [x19]
  406838:	cbz	w8, 40687c <tigetstr@plt+0x439c>
  40683c:	mov	x21, x0
  406840:	add	x1, x29, #0x18
  406844:	mov	x0, x19
  406848:	bl	401f90 <strtod@plt>
  40684c:	ldr	w8, [x21]
  406850:	cbnz	w8, 406898 <tigetstr@plt+0x43b8>
  406854:	ldr	x8, [x29, #24]
  406858:	cmp	x8, x19
  40685c:	b.eq	40687c <tigetstr@plt+0x439c>  // b.none
  406860:	cbz	x8, 40686c <tigetstr@plt+0x438c>
  406864:	ldrb	w8, [x8]
  406868:	cbnz	w8, 40687c <tigetstr@plt+0x439c>
  40686c:	ldp	x20, x19, [sp, #32]
  406870:	ldr	x21, [sp, #16]
  406874:	ldp	x29, x30, [sp], #48
  406878:	ret
  40687c:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  406880:	ldr	w0, [x8, #1088]
  406884:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406888:	add	x1, x1, #0xa49
  40688c:	mov	x2, x20
  406890:	mov	x3, x19
  406894:	bl	402400 <errx@plt>
  406898:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  40689c:	ldr	w0, [x9, #1088]
  4068a0:	cmp	w8, #0x22
  4068a4:	b.ne	406884 <tigetstr@plt+0x43a4>  // b.any
  4068a8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4068ac:	add	x1, x1, #0xa49
  4068b0:	mov	x2, x20
  4068b4:	mov	x3, x19
  4068b8:	bl	4024a0 <err@plt>
  4068bc:	stp	x29, x30, [sp, #-48]!
  4068c0:	mov	x29, sp
  4068c4:	str	x21, [sp, #16]
  4068c8:	stp	x20, x19, [sp, #32]
  4068cc:	mov	x20, x1
  4068d0:	mov	x19, x0
  4068d4:	str	xzr, [x29, #24]
  4068d8:	bl	402460 <__errno_location@plt>
  4068dc:	str	wzr, [x0]
  4068e0:	cbz	x19, 406930 <tigetstr@plt+0x4450>
  4068e4:	ldrb	w8, [x19]
  4068e8:	cbz	w8, 406930 <tigetstr@plt+0x4450>
  4068ec:	mov	x21, x0
  4068f0:	add	x1, x29, #0x18
  4068f4:	mov	w2, #0xa                   	// #10
  4068f8:	mov	x0, x19
  4068fc:	bl	4022e0 <strtol@plt>
  406900:	ldr	w8, [x21]
  406904:	cbnz	w8, 40694c <tigetstr@plt+0x446c>
  406908:	ldr	x8, [x29, #24]
  40690c:	cmp	x8, x19
  406910:	b.eq	406930 <tigetstr@plt+0x4450>  // b.none
  406914:	cbz	x8, 406920 <tigetstr@plt+0x4440>
  406918:	ldrb	w8, [x8]
  40691c:	cbnz	w8, 406930 <tigetstr@plt+0x4450>
  406920:	ldp	x20, x19, [sp, #32]
  406924:	ldr	x21, [sp, #16]
  406928:	ldp	x29, x30, [sp], #48
  40692c:	ret
  406930:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  406934:	ldr	w0, [x8, #1088]
  406938:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40693c:	add	x1, x1, #0xa49
  406940:	mov	x2, x20
  406944:	mov	x3, x19
  406948:	bl	402400 <errx@plt>
  40694c:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  406950:	ldr	w0, [x9, #1088]
  406954:	cmp	w8, #0x22
  406958:	b.ne	406938 <tigetstr@plt+0x4458>  // b.any
  40695c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406960:	add	x1, x1, #0xa49
  406964:	mov	x2, x20
  406968:	mov	x3, x19
  40696c:	bl	4024a0 <err@plt>
  406970:	stp	x29, x30, [sp, #-48]!
  406974:	mov	x29, sp
  406978:	str	x21, [sp, #16]
  40697c:	stp	x20, x19, [sp, #32]
  406980:	mov	x20, x1
  406984:	mov	x19, x0
  406988:	str	xzr, [x29, #24]
  40698c:	bl	402460 <__errno_location@plt>
  406990:	str	wzr, [x0]
  406994:	cbz	x19, 4069e4 <tigetstr@plt+0x4504>
  406998:	ldrb	w8, [x19]
  40699c:	cbz	w8, 4069e4 <tigetstr@plt+0x4504>
  4069a0:	mov	x21, x0
  4069a4:	add	x1, x29, #0x18
  4069a8:	mov	w2, #0xa                   	// #10
  4069ac:	mov	x0, x19
  4069b0:	bl	401f00 <strtoul@plt>
  4069b4:	ldr	w8, [x21]
  4069b8:	cbnz	w8, 406a00 <tigetstr@plt+0x4520>
  4069bc:	ldr	x8, [x29, #24]
  4069c0:	cmp	x8, x19
  4069c4:	b.eq	4069e4 <tigetstr@plt+0x4504>  // b.none
  4069c8:	cbz	x8, 4069d4 <tigetstr@plt+0x44f4>
  4069cc:	ldrb	w8, [x8]
  4069d0:	cbnz	w8, 4069e4 <tigetstr@plt+0x4504>
  4069d4:	ldp	x20, x19, [sp, #32]
  4069d8:	ldr	x21, [sp, #16]
  4069dc:	ldp	x29, x30, [sp], #48
  4069e0:	ret
  4069e4:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4069e8:	ldr	w0, [x8, #1088]
  4069ec:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4069f0:	add	x1, x1, #0xa49
  4069f4:	mov	x2, x20
  4069f8:	mov	x3, x19
  4069fc:	bl	402400 <errx@plt>
  406a00:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  406a04:	ldr	w0, [x9, #1088]
  406a08:	cmp	w8, #0x22
  406a0c:	b.ne	4069ec <tigetstr@plt+0x450c>  // b.any
  406a10:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406a14:	add	x1, x1, #0xa49
  406a18:	mov	x2, x20
  406a1c:	mov	x3, x19
  406a20:	bl	4024a0 <err@plt>
  406a24:	sub	sp, sp, #0x30
  406a28:	stp	x20, x19, [sp, #32]
  406a2c:	mov	x20, x1
  406a30:	add	x1, sp, #0x8
  406a34:	mov	x2, xzr
  406a38:	stp	x29, x30, [sp, #16]
  406a3c:	add	x29, sp, #0x10
  406a40:	mov	x19, x0
  406a44:	bl	405db8 <tigetstr@plt+0x38d8>
  406a48:	cbnz	w0, 406a60 <tigetstr@plt+0x4580>
  406a4c:	ldr	x0, [sp, #8]
  406a50:	ldp	x20, x19, [sp, #32]
  406a54:	ldp	x29, x30, [sp, #16]
  406a58:	add	sp, sp, #0x30
  406a5c:	ret
  406a60:	bl	402460 <__errno_location@plt>
  406a64:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  406a68:	ldr	w8, [x0]
  406a6c:	ldr	w0, [x9, #1088]
  406a70:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  406a74:	add	x1, x1, #0xa49
  406a78:	mov	x2, x20
  406a7c:	mov	x3, x19
  406a80:	cbnz	w8, 406a88 <tigetstr@plt+0x45a8>
  406a84:	bl	402400 <errx@plt>
  406a88:	bl	4024a0 <err@plt>
  406a8c:	stp	x29, x30, [sp, #-32]!
  406a90:	str	x19, [sp, #16]
  406a94:	mov	x19, x1
  406a98:	mov	x1, x2
  406a9c:	mov	x29, sp
  406aa0:	bl	40680c <tigetstr@plt+0x432c>
  406aa4:	fcvtzs	x8, d0
  406aa8:	mov	x9, #0x848000000000        	// #145685290680320
  406aac:	movk	x9, #0x412e, lsl #48
  406ab0:	scvtf	d1, x8
  406ab4:	fmov	d2, x9
  406ab8:	fsub	d0, d0, d1
  406abc:	fmul	d0, d0, d2
  406ac0:	fcvtzs	x9, d0
  406ac4:	stp	x8, x9, [x19]
  406ac8:	ldr	x19, [sp, #16]
  406acc:	ldp	x29, x30, [sp], #32
  406ad0:	ret
  406ad4:	and	w8, w0, #0xf000
  406ad8:	sub	w8, w8, #0x1, lsl #12
  406adc:	lsr	w9, w8, #12
  406ae0:	cmp	w9, #0xb
  406ae4:	mov	w8, wzr
  406ae8:	b.hi	406b3c <tigetstr@plt+0x465c>  // b.pmore
  406aec:	adrp	x10, 40a000 <tigetstr@plt+0x7b20>
  406af0:	add	x10, x10, #0xa2b
  406af4:	adr	x11, 406b08 <tigetstr@plt+0x4628>
  406af8:	ldrb	w12, [x10, x9]
  406afc:	add	x11, x11, x12, lsl #2
  406b00:	mov	w9, #0x64                  	// #100
  406b04:	br	x11
  406b08:	mov	w9, #0x70                  	// #112
  406b0c:	b	406b34 <tigetstr@plt+0x4654>
  406b10:	mov	w9, #0x63                  	// #99
  406b14:	b	406b34 <tigetstr@plt+0x4654>
  406b18:	mov	w9, #0x62                  	// #98
  406b1c:	b	406b34 <tigetstr@plt+0x4654>
  406b20:	mov	w9, #0x6c                  	// #108
  406b24:	b	406b34 <tigetstr@plt+0x4654>
  406b28:	mov	w9, #0x73                  	// #115
  406b2c:	b	406b34 <tigetstr@plt+0x4654>
  406b30:	mov	w9, #0x2d                  	// #45
  406b34:	mov	w8, #0x1                   	// #1
  406b38:	strb	w9, [x1]
  406b3c:	tst	w0, #0x100
  406b40:	mov	w9, #0x72                  	// #114
  406b44:	mov	w10, #0x2d                  	// #45
  406b48:	add	x11, x1, x8
  406b4c:	mov	w12, #0x77                  	// #119
  406b50:	csel	w17, w10, w9, eq  // eq = none
  406b54:	tst	w0, #0x80
  406b58:	mov	w14, #0x53                  	// #83
  406b5c:	mov	w15, #0x73                  	// #115
  406b60:	mov	w16, #0x78                  	// #120
  406b64:	strb	w17, [x11]
  406b68:	csel	w17, w10, w12, eq  // eq = none
  406b6c:	tst	w0, #0x40
  406b70:	orr	x13, x8, #0x2
  406b74:	strb	w17, [x11, #1]
  406b78:	csel	w11, w15, w14, ne  // ne = any
  406b7c:	csel	w17, w16, w10, ne  // ne = any
  406b80:	tst	w0, #0x800
  406b84:	csel	w11, w17, w11, eq  // eq = none
  406b88:	add	x13, x13, x1
  406b8c:	tst	w0, #0x20
  406b90:	strb	w11, [x13]
  406b94:	csel	w11, w10, w9, eq  // eq = none
  406b98:	tst	w0, #0x10
  406b9c:	strb	w11, [x13, #1]
  406ba0:	csel	w11, w10, w12, eq  // eq = none
  406ba4:	tst	w0, #0x8
  406ba8:	csel	w14, w15, w14, ne  // ne = any
  406bac:	csel	w15, w16, w10, ne  // ne = any
  406bb0:	tst	w0, #0x400
  406bb4:	orr	x8, x8, #0x6
  406bb8:	csel	w14, w15, w14, eq  // eq = none
  406bbc:	tst	w0, #0x4
  406bc0:	add	x8, x8, x1
  406bc4:	csel	w9, w10, w9, eq  // eq = none
  406bc8:	tst	w0, #0x2
  406bcc:	mov	w17, #0x54                  	// #84
  406bd0:	strb	w11, [x13, #2]
  406bd4:	mov	w11, #0x74                  	// #116
  406bd8:	strb	w14, [x13, #3]
  406bdc:	strb	w9, [x8]
  406be0:	csel	w9, w10, w12, eq  // eq = none
  406be4:	tst	w0, #0x1
  406be8:	strb	w9, [x8, #1]
  406bec:	csel	w9, w11, w17, ne  // ne = any
  406bf0:	csel	w10, w16, w10, ne  // ne = any
  406bf4:	tst	w0, #0x200
  406bf8:	csel	w9, w10, w9, eq  // eq = none
  406bfc:	mov	x0, x1
  406c00:	strb	w9, [x8, #2]
  406c04:	strb	wzr, [x8, #3]
  406c08:	ret
  406c0c:	sub	sp, sp, #0x50
  406c10:	add	x8, sp, #0x8
  406c14:	stp	x29, x30, [sp, #48]
  406c18:	stp	x20, x19, [sp, #64]
  406c1c:	add	x29, sp, #0x30
  406c20:	tbz	w0, #1, 406c30 <tigetstr@plt+0x4750>
  406c24:	orr	x8, x8, #0x1
  406c28:	mov	w9, #0x20                  	// #32
  406c2c:	strb	w9, [sp, #8]
  406c30:	cmp	x1, #0x400
  406c34:	b.cs	406c48 <tigetstr@plt+0x4768>  // b.hs, b.nlast
  406c38:	mov	w9, #0x42                  	// #66
  406c3c:	mov	w19, w1
  406c40:	strh	w9, [x8]
  406c44:	b	406da8 <tigetstr@plt+0x48c8>
  406c48:	cmp	x1, #0x100, lsl #12
  406c4c:	b.cs	406c58 <tigetstr@plt+0x4778>  // b.hs, b.nlast
  406c50:	mov	w9, #0xa                   	// #10
  406c54:	b	406c9c <tigetstr@plt+0x47bc>
  406c58:	lsr	x9, x1, #30
  406c5c:	cbnz	x9, 406c68 <tigetstr@plt+0x4788>
  406c60:	mov	w9, #0x14                  	// #20
  406c64:	b	406c9c <tigetstr@plt+0x47bc>
  406c68:	lsr	x9, x1, #40
  406c6c:	cbnz	x9, 406c78 <tigetstr@plt+0x4798>
  406c70:	mov	w9, #0x1e                  	// #30
  406c74:	b	406c9c <tigetstr@plt+0x47bc>
  406c78:	lsr	x9, x1, #50
  406c7c:	cbnz	x9, 406c88 <tigetstr@plt+0x47a8>
  406c80:	mov	w9, #0x28                  	// #40
  406c84:	b	406c9c <tigetstr@plt+0x47bc>
  406c88:	lsr	x9, x1, #60
  406c8c:	mov	w10, #0x3c                  	// #60
  406c90:	cmp	x9, #0x0
  406c94:	mov	w9, #0x32                  	// #50
  406c98:	csel	w9, w9, w10, eq  // eq = none
  406c9c:	mov	w10, #0xcccd                	// #52429
  406ca0:	movk	w10, #0xcccc, lsl #16
  406ca4:	adrp	x11, 40a000 <tigetstr@plt+0x7b20>
  406ca8:	umull	x10, w9, w10
  406cac:	add	x11, x11, #0xa52
  406cb0:	lsr	x10, x10, #35
  406cb4:	ldrb	w12, [x11, x10]
  406cb8:	mov	x10, #0xffffffffffffffff    	// #-1
  406cbc:	lsl	x10, x10, x9
  406cc0:	mov	x11, x8
  406cc4:	lsr	x19, x1, x9
  406cc8:	bic	x10, x1, x10
  406ccc:	strb	w12, [x11], #1
  406cd0:	tbz	w0, #0, 406ce8 <tigetstr@plt+0x4808>
  406cd4:	cmp	w9, #0xa
  406cd8:	b.cc	406ce8 <tigetstr@plt+0x4808>  // b.lo, b.ul, b.last
  406cdc:	mov	w11, #0x4269                	// #17001
  406ce0:	sturh	w11, [x8, #1]
  406ce4:	add	x11, x8, #0x3
  406ce8:	strb	wzr, [x11]
  406cec:	cbz	x10, 406da8 <tigetstr@plt+0x48c8>
  406cf0:	sub	w8, w9, #0xa
  406cf4:	lsr	x8, x10, x8
  406cf8:	tbnz	w0, #2, 406d10 <tigetstr@plt+0x4830>
  406cfc:	sub	x9, x8, #0x3b6
  406d00:	cmp	x9, #0x64
  406d04:	b.cs	406d84 <tigetstr@plt+0x48a4>  // b.hs, b.nlast
  406d08:	add	w19, w19, #0x1
  406d0c:	b	406da8 <tigetstr@plt+0x48c8>
  406d10:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  406d14:	add	x8, x8, #0x5
  406d18:	movk	x9, #0xcccd
  406d1c:	umulh	x10, x8, x9
  406d20:	lsr	x20, x10, #3
  406d24:	mul	x9, x20, x9
  406d28:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  406d2c:	ror	x9, x9, #1
  406d30:	movk	x10, #0x1999, lsl #48
  406d34:	cmp	x9, x10
  406d38:	b.ls	406d88 <tigetstr@plt+0x48a8>  // b.plast
  406d3c:	cbz	x20, 406da8 <tigetstr@plt+0x48c8>
  406d40:	bl	402090 <localeconv@plt>
  406d44:	cbz	x0, 406d58 <tigetstr@plt+0x4878>
  406d48:	ldr	x4, [x0]
  406d4c:	cbz	x4, 406d58 <tigetstr@plt+0x4878>
  406d50:	ldrb	w8, [x4]
  406d54:	cbnz	w8, 406d60 <tigetstr@plt+0x4880>
  406d58:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  406d5c:	add	x4, x4, #0xbac
  406d60:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  406d64:	add	x2, x2, #0xa5a
  406d68:	add	x0, sp, #0x10
  406d6c:	add	x6, sp, #0x8
  406d70:	mov	w1, #0x20                  	// #32
  406d74:	mov	w3, w19
  406d78:	mov	x5, x20
  406d7c:	bl	402080 <snprintf@plt>
  406d80:	b	406dc4 <tigetstr@plt+0x48e4>
  406d84:	add	x8, x8, #0x32
  406d88:	mov	x9, #0xf5c3                	// #62915
  406d8c:	movk	x9, #0x5c28, lsl #16
  406d90:	movk	x9, #0xc28f, lsl #32
  406d94:	lsr	x8, x8, #2
  406d98:	movk	x9, #0x28f5, lsl #48
  406d9c:	umulh	x8, x8, x9
  406da0:	lsr	x20, x8, #2
  406da4:	cbnz	x20, 406d40 <tigetstr@plt+0x4860>
  406da8:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  406dac:	add	x2, x2, #0xa64
  406db0:	add	x0, sp, #0x10
  406db4:	add	x4, sp, #0x8
  406db8:	mov	w1, #0x20                  	// #32
  406dbc:	mov	w3, w19
  406dc0:	bl	402080 <snprintf@plt>
  406dc4:	add	x0, sp, #0x10
  406dc8:	bl	402200 <strdup@plt>
  406dcc:	ldp	x20, x19, [sp, #64]
  406dd0:	ldp	x29, x30, [sp, #48]
  406dd4:	add	sp, sp, #0x50
  406dd8:	ret
  406ddc:	stp	x29, x30, [sp, #-64]!
  406de0:	stp	x24, x23, [sp, #16]
  406de4:	stp	x22, x21, [sp, #32]
  406de8:	stp	x20, x19, [sp, #48]
  406dec:	mov	x29, sp
  406df0:	cbz	x0, 406ea4 <tigetstr@plt+0x49c4>
  406df4:	mov	x19, x3
  406df8:	mov	x9, x0
  406dfc:	mov	w0, #0xffffffff            	// #-1
  406e00:	cbz	x3, 406ea8 <tigetstr@plt+0x49c8>
  406e04:	mov	x20, x2
  406e08:	cbz	x2, 406ea8 <tigetstr@plt+0x49c8>
  406e0c:	mov	x21, x1
  406e10:	cbz	x1, 406ea8 <tigetstr@plt+0x49c8>
  406e14:	ldrb	w10, [x9]
  406e18:	cbz	w10, 406ea8 <tigetstr@plt+0x49c8>
  406e1c:	mov	x23, xzr
  406e20:	mov	x8, xzr
  406e24:	add	x22, x9, #0x1
  406e28:	b	406e3c <tigetstr@plt+0x495c>
  406e2c:	mov	x0, x23
  406e30:	add	x22, x22, #0x1
  406e34:	mov	x23, x0
  406e38:	cbz	w10, 406ea8 <tigetstr@plt+0x49c8>
  406e3c:	cmp	x23, x20
  406e40:	b.cs	406ebc <tigetstr@plt+0x49dc>  // b.hs, b.nlast
  406e44:	and	w11, w10, #0xff
  406e48:	ldrb	w10, [x22]
  406e4c:	sub	x9, x22, #0x1
  406e50:	cmp	x8, #0x0
  406e54:	csel	x8, x9, x8, eq  // eq = none
  406e58:	cmp	w11, #0x2c
  406e5c:	csel	x9, x9, xzr, eq  // eq = none
  406e60:	cmp	w10, #0x0
  406e64:	csel	x24, x22, x9, eq  // eq = none
  406e68:	cbz	x8, 406e2c <tigetstr@plt+0x494c>
  406e6c:	cbz	x24, 406e2c <tigetstr@plt+0x494c>
  406e70:	subs	x1, x24, x8
  406e74:	b.ls	406ea4 <tigetstr@plt+0x49c4>  // b.plast
  406e78:	mov	x0, x8
  406e7c:	blr	x19
  406e80:	cmn	w0, #0x1
  406e84:	b.eq	406ea4 <tigetstr@plt+0x49c4>  // b.none
  406e88:	str	w0, [x21, x23, lsl #2]
  406e8c:	ldrb	w8, [x24]
  406e90:	add	x0, x23, #0x1
  406e94:	cbz	w8, 406ea8 <tigetstr@plt+0x49c8>
  406e98:	ldrb	w10, [x22]
  406e9c:	mov	x8, xzr
  406ea0:	b	406e30 <tigetstr@plt+0x4950>
  406ea4:	mov	w0, #0xffffffff            	// #-1
  406ea8:	ldp	x20, x19, [sp, #48]
  406eac:	ldp	x22, x21, [sp, #32]
  406eb0:	ldp	x24, x23, [sp, #16]
  406eb4:	ldp	x29, x30, [sp], #64
  406eb8:	ret
  406ebc:	mov	w0, #0xfffffffe            	// #-2
  406ec0:	b	406ea8 <tigetstr@plt+0x49c8>
  406ec4:	stp	x29, x30, [sp, #-80]!
  406ec8:	str	x25, [sp, #16]
  406ecc:	stp	x24, x23, [sp, #32]
  406ed0:	stp	x22, x21, [sp, #48]
  406ed4:	stp	x20, x19, [sp, #64]
  406ed8:	mov	x29, sp
  406edc:	cbz	x0, 406f04 <tigetstr@plt+0x4a24>
  406ee0:	mov	x19, x3
  406ee4:	mov	x9, x0
  406ee8:	mov	w0, #0xffffffff            	// #-1
  406eec:	cbz	x3, 406f08 <tigetstr@plt+0x4a28>
  406ef0:	ldrb	w8, [x9]
  406ef4:	cbz	w8, 406f08 <tigetstr@plt+0x4a28>
  406ef8:	ldr	x11, [x19]
  406efc:	cmp	x11, x2
  406f00:	b.ls	406f20 <tigetstr@plt+0x4a40>  // b.plast
  406f04:	mov	w0, #0xffffffff            	// #-1
  406f08:	ldp	x20, x19, [sp, #64]
  406f0c:	ldp	x22, x21, [sp, #48]
  406f10:	ldp	x24, x23, [sp, #32]
  406f14:	ldr	x25, [sp, #16]
  406f18:	ldp	x29, x30, [sp], #80
  406f1c:	ret
  406f20:	mov	x20, x4
  406f24:	cmp	w8, #0x2b
  406f28:	b.ne	406f34 <tigetstr@plt+0x4a54>  // b.any
  406f2c:	add	x9, x9, #0x1
  406f30:	b	406f3c <tigetstr@plt+0x4a5c>
  406f34:	mov	x11, xzr
  406f38:	str	xzr, [x19]
  406f3c:	mov	w0, #0xffffffff            	// #-1
  406f40:	cbz	x20, 406f08 <tigetstr@plt+0x4a28>
  406f44:	sub	x21, x2, x11
  406f48:	cbz	x21, 406f08 <tigetstr@plt+0x4a28>
  406f4c:	cbz	x1, 406f08 <tigetstr@plt+0x4a28>
  406f50:	ldrb	w10, [x9]
  406f54:	cbz	w10, 406f08 <tigetstr@plt+0x4a28>
  406f58:	mov	x24, xzr
  406f5c:	mov	x8, xzr
  406f60:	add	x22, x1, x11, lsl #2
  406f64:	add	x23, x9, #0x1
  406f68:	b	406f7c <tigetstr@plt+0x4a9c>
  406f6c:	mov	x0, x24
  406f70:	add	x23, x23, #0x1
  406f74:	mov	x24, x0
  406f78:	cbz	w10, 406fe4 <tigetstr@plt+0x4b04>
  406f7c:	cmp	x24, x21
  406f80:	b.cs	406ffc <tigetstr@plt+0x4b1c>  // b.hs, b.nlast
  406f84:	and	w11, w10, #0xff
  406f88:	ldrb	w10, [x23]
  406f8c:	sub	x9, x23, #0x1
  406f90:	cmp	x8, #0x0
  406f94:	csel	x8, x9, x8, eq  // eq = none
  406f98:	cmp	w11, #0x2c
  406f9c:	csel	x9, x9, xzr, eq  // eq = none
  406fa0:	cmp	w10, #0x0
  406fa4:	csel	x25, x23, x9, eq  // eq = none
  406fa8:	cbz	x8, 406f6c <tigetstr@plt+0x4a8c>
  406fac:	cbz	x25, 406f6c <tigetstr@plt+0x4a8c>
  406fb0:	subs	x1, x25, x8
  406fb4:	b.ls	406f04 <tigetstr@plt+0x4a24>  // b.plast
  406fb8:	mov	x0, x8
  406fbc:	blr	x20
  406fc0:	cmn	w0, #0x1
  406fc4:	b.eq	406f04 <tigetstr@plt+0x4a24>  // b.none
  406fc8:	str	w0, [x22, x24, lsl #2]
  406fcc:	ldrb	w8, [x25]
  406fd0:	add	x0, x24, #0x1
  406fd4:	cbz	w8, 406fe4 <tigetstr@plt+0x4b04>
  406fd8:	ldrb	w10, [x23]
  406fdc:	mov	x8, xzr
  406fe0:	b	406f70 <tigetstr@plt+0x4a90>
  406fe4:	cmp	w0, #0x1
  406fe8:	b.lt	406f08 <tigetstr@plt+0x4a28>  // b.tstop
  406fec:	ldr	x8, [x19]
  406ff0:	add	x8, x8, w0, uxtw
  406ff4:	str	x8, [x19]
  406ff8:	b	406f08 <tigetstr@plt+0x4a28>
  406ffc:	mov	w0, #0xfffffffe            	// #-2
  407000:	b	406f08 <tigetstr@plt+0x4a28>
  407004:	stp	x29, x30, [sp, #-64]!
  407008:	mov	x8, x0
  40700c:	mov	w0, #0xffffffea            	// #-22
  407010:	str	x23, [sp, #16]
  407014:	stp	x22, x21, [sp, #32]
  407018:	stp	x20, x19, [sp, #48]
  40701c:	mov	x29, sp
  407020:	cbz	x1, 4070c8 <tigetstr@plt+0x4be8>
  407024:	cbz	x8, 4070c8 <tigetstr@plt+0x4be8>
  407028:	mov	x19, x2
  40702c:	cbz	x2, 4070c8 <tigetstr@plt+0x4be8>
  407030:	ldrb	w9, [x8]
  407034:	cbz	w9, 4070c4 <tigetstr@plt+0x4be4>
  407038:	mov	x20, x1
  40703c:	mov	x0, xzr
  407040:	add	x21, x8, #0x1
  407044:	mov	w22, #0x1                   	// #1
  407048:	b	407054 <tigetstr@plt+0x4b74>
  40704c:	add	x21, x21, #0x1
  407050:	cbz	w9, 4070c4 <tigetstr@plt+0x4be4>
  407054:	mov	x8, x21
  407058:	ldrb	w10, [x8], #-1
  40705c:	and	w9, w9, #0xff
  407060:	cmp	x0, #0x0
  407064:	csel	x0, x8, x0, eq  // eq = none
  407068:	cmp	w9, #0x2c
  40706c:	csel	x8, x8, xzr, eq  // eq = none
  407070:	cmp	w10, #0x0
  407074:	mov	w9, w10
  407078:	csel	x23, x21, x8, eq  // eq = none
  40707c:	cbz	x0, 40704c <tigetstr@plt+0x4b6c>
  407080:	cbz	x23, 40704c <tigetstr@plt+0x4b6c>
  407084:	subs	x1, x23, x0
  407088:	b.ls	4070dc <tigetstr@plt+0x4bfc>  // b.plast
  40708c:	blr	x19
  407090:	tbnz	w0, #31, 4070c8 <tigetstr@plt+0x4be8>
  407094:	mov	w8, w0
  407098:	lsr	x8, x8, #3
  40709c:	ldrb	w9, [x20, x8]
  4070a0:	and	w10, w0, #0x7
  4070a4:	lsl	w10, w22, w10
  4070a8:	orr	w9, w9, w10
  4070ac:	strb	w9, [x20, x8]
  4070b0:	ldrb	w8, [x23]
  4070b4:	cbz	w8, 4070c4 <tigetstr@plt+0x4be4>
  4070b8:	ldrb	w9, [x21]
  4070bc:	mov	x0, xzr
  4070c0:	b	40704c <tigetstr@plt+0x4b6c>
  4070c4:	mov	w0, wzr
  4070c8:	ldp	x20, x19, [sp, #48]
  4070cc:	ldp	x22, x21, [sp, #32]
  4070d0:	ldr	x23, [sp, #16]
  4070d4:	ldp	x29, x30, [sp], #64
  4070d8:	ret
  4070dc:	mov	w0, #0xffffffff            	// #-1
  4070e0:	b	4070c8 <tigetstr@plt+0x4be8>
  4070e4:	stp	x29, x30, [sp, #-48]!
  4070e8:	mov	x8, x0
  4070ec:	mov	w0, #0xffffffea            	// #-22
  4070f0:	stp	x22, x21, [sp, #16]
  4070f4:	stp	x20, x19, [sp, #32]
  4070f8:	mov	x29, sp
  4070fc:	cbz	x1, 407190 <tigetstr@plt+0x4cb0>
  407100:	cbz	x8, 407190 <tigetstr@plt+0x4cb0>
  407104:	mov	x19, x2
  407108:	cbz	x2, 407190 <tigetstr@plt+0x4cb0>
  40710c:	ldrb	w9, [x8]
  407110:	cbz	w9, 40718c <tigetstr@plt+0x4cac>
  407114:	mov	x20, x1
  407118:	mov	x0, xzr
  40711c:	add	x21, x8, #0x1
  407120:	b	40712c <tigetstr@plt+0x4c4c>
  407124:	add	x21, x21, #0x1
  407128:	cbz	w9, 40718c <tigetstr@plt+0x4cac>
  40712c:	mov	x8, x21
  407130:	ldrb	w10, [x8], #-1
  407134:	and	w9, w9, #0xff
  407138:	cmp	x0, #0x0
  40713c:	csel	x0, x8, x0, eq  // eq = none
  407140:	cmp	w9, #0x2c
  407144:	csel	x8, x8, xzr, eq  // eq = none
  407148:	cmp	w10, #0x0
  40714c:	mov	w9, w10
  407150:	csel	x22, x21, x8, eq  // eq = none
  407154:	cbz	x0, 407124 <tigetstr@plt+0x4c44>
  407158:	cbz	x22, 407124 <tigetstr@plt+0x4c44>
  40715c:	subs	x1, x22, x0
  407160:	b.ls	4071a0 <tigetstr@plt+0x4cc0>  // b.plast
  407164:	blr	x19
  407168:	tbnz	x0, #63, 407190 <tigetstr@plt+0x4cb0>
  40716c:	ldr	x8, [x20]
  407170:	orr	x8, x8, x0
  407174:	str	x8, [x20]
  407178:	ldrb	w8, [x22]
  40717c:	cbz	w8, 40718c <tigetstr@plt+0x4cac>
  407180:	ldrb	w9, [x21]
  407184:	mov	x0, xzr
  407188:	b	407124 <tigetstr@plt+0x4c44>
  40718c:	mov	w0, wzr
  407190:	ldp	x20, x19, [sp, #32]
  407194:	ldp	x22, x21, [sp, #16]
  407198:	ldp	x29, x30, [sp], #48
  40719c:	ret
  4071a0:	mov	w0, #0xffffffff            	// #-1
  4071a4:	b	407190 <tigetstr@plt+0x4cb0>
  4071a8:	stp	x29, x30, [sp, #-64]!
  4071ac:	mov	x29, sp
  4071b0:	str	x23, [sp, #16]
  4071b4:	stp	x22, x21, [sp, #32]
  4071b8:	stp	x20, x19, [sp, #48]
  4071bc:	str	xzr, [x29, #24]
  4071c0:	cbz	x0, 407298 <tigetstr@plt+0x4db8>
  4071c4:	mov	w21, w3
  4071c8:	mov	x19, x2
  4071cc:	mov	x23, x1
  4071d0:	mov	x22, x0
  4071d4:	str	w3, [x1]
  4071d8:	str	w3, [x2]
  4071dc:	bl	402460 <__errno_location@plt>
  4071e0:	str	wzr, [x0]
  4071e4:	ldrb	w8, [x22]
  4071e8:	mov	x20, x0
  4071ec:	cmp	w8, #0x3a
  4071f0:	b.ne	4071fc <tigetstr@plt+0x4d1c>  // b.any
  4071f4:	add	x21, x22, #0x1
  4071f8:	b	407258 <tigetstr@plt+0x4d78>
  4071fc:	add	x1, x29, #0x18
  407200:	mov	w2, #0xa                   	// #10
  407204:	mov	x0, x22
  407208:	bl	4022e0 <strtol@plt>
  40720c:	str	w0, [x23]
  407210:	str	w0, [x19]
  407214:	ldr	x8, [x29, #24]
  407218:	mov	w0, #0xffffffff            	// #-1
  40721c:	cmp	x8, x22
  407220:	b.eq	407298 <tigetstr@plt+0x4db8>  // b.none
  407224:	ldr	w9, [x20]
  407228:	cbnz	w9, 407298 <tigetstr@plt+0x4db8>
  40722c:	cbz	x8, 407298 <tigetstr@plt+0x4db8>
  407230:	ldrb	w9, [x8]
  407234:	cmp	w9, #0x2d
  407238:	b.eq	40724c <tigetstr@plt+0x4d6c>  // b.none
  40723c:	cmp	w9, #0x3a
  407240:	b.ne	407294 <tigetstr@plt+0x4db4>  // b.any
  407244:	ldrb	w9, [x8, #1]
  407248:	cbz	w9, 4072ac <tigetstr@plt+0x4dcc>
  40724c:	add	x21, x8, #0x1
  407250:	str	xzr, [x29, #24]
  407254:	str	wzr, [x20]
  407258:	add	x1, x29, #0x18
  40725c:	mov	w2, #0xa                   	// #10
  407260:	mov	x0, x21
  407264:	bl	4022e0 <strtol@plt>
  407268:	str	w0, [x19]
  40726c:	ldr	w8, [x20]
  407270:	mov	w0, #0xffffffff            	// #-1
  407274:	cbnz	w8, 407298 <tigetstr@plt+0x4db8>
  407278:	ldr	x8, [x29, #24]
  40727c:	cbz	x8, 407298 <tigetstr@plt+0x4db8>
  407280:	cmp	x8, x21
  407284:	mov	w0, #0xffffffff            	// #-1
  407288:	b.eq	407298 <tigetstr@plt+0x4db8>  // b.none
  40728c:	ldrb	w8, [x8]
  407290:	cbnz	w8, 407298 <tigetstr@plt+0x4db8>
  407294:	mov	w0, wzr
  407298:	ldp	x20, x19, [sp, #48]
  40729c:	ldp	x22, x21, [sp, #32]
  4072a0:	ldr	x23, [sp, #16]
  4072a4:	ldp	x29, x30, [sp], #64
  4072a8:	ret
  4072ac:	str	w21, [x19]
  4072b0:	b	407294 <tigetstr@plt+0x4db4>
  4072b4:	stp	x29, x30, [sp, #-48]!
  4072b8:	mov	w8, wzr
  4072bc:	str	x21, [sp, #16]
  4072c0:	stp	x20, x19, [sp, #32]
  4072c4:	mov	x29, sp
  4072c8:	cbz	x1, 4073fc <tigetstr@plt+0x4f1c>
  4072cc:	cbz	x0, 4073fc <tigetstr@plt+0x4f1c>
  4072d0:	ldrb	w8, [x0]
  4072d4:	and	w8, w8, #0xff
  4072d8:	cmp	w8, #0x2f
  4072dc:	mov	x19, x0
  4072e0:	b.ne	4072fc <tigetstr@plt+0x4e1c>  // b.any
  4072e4:	mov	x0, x19
  4072e8:	ldrb	w8, [x0, #1]!
  4072ec:	cmp	w8, #0x2f
  4072f0:	mov	w8, #0x2f                  	// #47
  4072f4:	b.eq	4072d4 <tigetstr@plt+0x4df4>  // b.none
  4072f8:	b	40730c <tigetstr@plt+0x4e2c>
  4072fc:	cbnz	w8, 40730c <tigetstr@plt+0x4e2c>
  407300:	mov	x20, xzr
  407304:	mov	x19, xzr
  407308:	b	40732c <tigetstr@plt+0x4e4c>
  40730c:	mov	w20, #0x1                   	// #1
  407310:	ldrb	w8, [x19, x20]
  407314:	cbz	w8, 40732c <tigetstr@plt+0x4e4c>
  407318:	cmp	w8, #0x2f
  40731c:	b.eq	40732c <tigetstr@plt+0x4e4c>  // b.none
  407320:	add	x20, x20, #0x1
  407324:	ldrb	w8, [x19, x20]
  407328:	cbnz	w8, 407318 <tigetstr@plt+0x4e38>
  40732c:	ldrb	w8, [x1]
  407330:	and	w8, w8, #0xff
  407334:	cmp	w8, #0x2f
  407338:	mov	x21, x1
  40733c:	b.ne	407358 <tigetstr@plt+0x4e78>  // b.any
  407340:	mov	x1, x21
  407344:	ldrb	w8, [x1, #1]!
  407348:	cmp	w8, #0x2f
  40734c:	mov	w8, #0x2f                  	// #47
  407350:	b.eq	407330 <tigetstr@plt+0x4e50>  // b.none
  407354:	b	407368 <tigetstr@plt+0x4e88>
  407358:	cbnz	w8, 407368 <tigetstr@plt+0x4e88>
  40735c:	mov	x8, xzr
  407360:	mov	x21, xzr
  407364:	b	407388 <tigetstr@plt+0x4ea8>
  407368:	mov	w8, #0x1                   	// #1
  40736c:	ldrb	w9, [x21, x8]
  407370:	cbz	w9, 407388 <tigetstr@plt+0x4ea8>
  407374:	cmp	w9, #0x2f
  407378:	b.eq	407388 <tigetstr@plt+0x4ea8>  // b.none
  40737c:	add	x8, x8, #0x1
  407380:	ldrb	w9, [x21, x8]
  407384:	cbnz	w9, 407374 <tigetstr@plt+0x4e94>
  407388:	add	x9, x8, x20
  40738c:	cmp	x9, #0x1
  407390:	b.eq	40739c <tigetstr@plt+0x4ebc>  // b.none
  407394:	cbnz	x9, 4073bc <tigetstr@plt+0x4edc>
  407398:	b	4073f0 <tigetstr@plt+0x4f10>
  40739c:	cbz	x19, 4073ac <tigetstr@plt+0x4ecc>
  4073a0:	ldrb	w9, [x19]
  4073a4:	cmp	w9, #0x2f
  4073a8:	b.eq	4073f0 <tigetstr@plt+0x4f10>  // b.none
  4073ac:	cbz	x21, 4073f8 <tigetstr@plt+0x4f18>
  4073b0:	ldrb	w9, [x21]
  4073b4:	cmp	w9, #0x2f
  4073b8:	b.eq	4073f0 <tigetstr@plt+0x4f10>  // b.none
  4073bc:	cmp	x20, x8
  4073c0:	mov	w8, wzr
  4073c4:	b.ne	4073fc <tigetstr@plt+0x4f1c>  // b.any
  4073c8:	cbz	x19, 4073fc <tigetstr@plt+0x4f1c>
  4073cc:	cbz	x21, 4073fc <tigetstr@plt+0x4f1c>
  4073d0:	mov	x0, x19
  4073d4:	mov	x1, x21
  4073d8:	mov	x2, x20
  4073dc:	bl	402140 <strncmp@plt>
  4073e0:	cbnz	w0, 4073f8 <tigetstr@plt+0x4f18>
  4073e4:	add	x0, x19, x20
  4073e8:	add	x1, x21, x20
  4073ec:	b	4072d0 <tigetstr@plt+0x4df0>
  4073f0:	mov	w8, #0x1                   	// #1
  4073f4:	b	4073fc <tigetstr@plt+0x4f1c>
  4073f8:	mov	w8, wzr
  4073fc:	ldp	x20, x19, [sp, #32]
  407400:	ldr	x21, [sp, #16]
  407404:	mov	w0, w8
  407408:	ldp	x29, x30, [sp], #48
  40740c:	ret
  407410:	stp	x29, x30, [sp, #-64]!
  407414:	orr	x8, x0, x1
  407418:	stp	x24, x23, [sp, #16]
  40741c:	stp	x22, x21, [sp, #32]
  407420:	stp	x20, x19, [sp, #48]
  407424:	mov	x29, sp
  407428:	cbz	x8, 40745c <tigetstr@plt+0x4f7c>
  40742c:	mov	x19, x1
  407430:	mov	x21, x0
  407434:	mov	x20, x2
  407438:	cbz	x0, 407478 <tigetstr@plt+0x4f98>
  40743c:	cbz	x19, 407494 <tigetstr@plt+0x4fb4>
  407440:	mov	x0, x21
  407444:	bl	401f10 <strlen@plt>
  407448:	mvn	x8, x0
  40744c:	cmp	x8, x20
  407450:	b.cs	40749c <tigetstr@plt+0x4fbc>  // b.hs, b.nlast
  407454:	mov	x22, xzr
  407458:	b	4074d8 <tigetstr@plt+0x4ff8>
  40745c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  407460:	add	x0, x0, #0x594
  407464:	ldp	x20, x19, [sp, #48]
  407468:	ldp	x22, x21, [sp, #32]
  40746c:	ldp	x24, x23, [sp, #16]
  407470:	ldp	x29, x30, [sp], #64
  407474:	b	402200 <strdup@plt>
  407478:	mov	x0, x19
  40747c:	mov	x1, x20
  407480:	ldp	x20, x19, [sp, #48]
  407484:	ldp	x22, x21, [sp, #32]
  407488:	ldp	x24, x23, [sp, #16]
  40748c:	ldp	x29, x30, [sp], #64
  407490:	b	402340 <strndup@plt>
  407494:	mov	x0, x21
  407498:	b	407464 <tigetstr@plt+0x4f84>
  40749c:	add	x24, x0, x20
  4074a0:	mov	x23, x0
  4074a4:	add	x0, x24, #0x1
  4074a8:	bl	402110 <malloc@plt>
  4074ac:	mov	x22, x0
  4074b0:	cbz	x0, 4074d8 <tigetstr@plt+0x4ff8>
  4074b4:	mov	x0, x22
  4074b8:	mov	x1, x21
  4074bc:	mov	x2, x23
  4074c0:	bl	401ee0 <memcpy@plt>
  4074c4:	add	x0, x22, x23
  4074c8:	mov	x1, x19
  4074cc:	mov	x2, x20
  4074d0:	bl	401ee0 <memcpy@plt>
  4074d4:	strb	wzr, [x22, x24]
  4074d8:	mov	x0, x22
  4074dc:	ldp	x20, x19, [sp, #48]
  4074e0:	ldp	x22, x21, [sp, #32]
  4074e4:	ldp	x24, x23, [sp, #16]
  4074e8:	ldp	x29, x30, [sp], #64
  4074ec:	ret
  4074f0:	stp	x29, x30, [sp, #-64]!
  4074f4:	stp	x20, x19, [sp, #48]
  4074f8:	mov	x20, x0
  4074fc:	stp	x24, x23, [sp, #16]
  407500:	stp	x22, x21, [sp, #32]
  407504:	mov	x29, sp
  407508:	cbz	x1, 40753c <tigetstr@plt+0x505c>
  40750c:	mov	x0, x1
  407510:	mov	x19, x1
  407514:	bl	401f10 <strlen@plt>
  407518:	mov	x21, x0
  40751c:	cbz	x20, 407548 <tigetstr@plt+0x5068>
  407520:	mov	x0, x20
  407524:	bl	401f10 <strlen@plt>
  407528:	mvn	x8, x0
  40752c:	cmp	x21, x8
  407530:	b.ls	407564 <tigetstr@plt+0x5084>  // b.plast
  407534:	mov	x22, xzr
  407538:	b	4075a0 <tigetstr@plt+0x50c0>
  40753c:	cbz	x20, 4075b8 <tigetstr@plt+0x50d8>
  407540:	mov	x0, x20
  407544:	b	4075c0 <tigetstr@plt+0x50e0>
  407548:	mov	x0, x19
  40754c:	mov	x1, x21
  407550:	ldp	x20, x19, [sp, #48]
  407554:	ldp	x22, x21, [sp, #32]
  407558:	ldp	x24, x23, [sp, #16]
  40755c:	ldp	x29, x30, [sp], #64
  407560:	b	402340 <strndup@plt>
  407564:	add	x24, x0, x21
  407568:	mov	x23, x0
  40756c:	add	x0, x24, #0x1
  407570:	bl	402110 <malloc@plt>
  407574:	mov	x22, x0
  407578:	cbz	x0, 4075a0 <tigetstr@plt+0x50c0>
  40757c:	mov	x0, x22
  407580:	mov	x1, x20
  407584:	mov	x2, x23
  407588:	bl	401ee0 <memcpy@plt>
  40758c:	add	x0, x22, x23
  407590:	mov	x1, x19
  407594:	mov	x2, x21
  407598:	bl	401ee0 <memcpy@plt>
  40759c:	strb	wzr, [x22, x24]
  4075a0:	mov	x0, x22
  4075a4:	ldp	x20, x19, [sp, #48]
  4075a8:	ldp	x22, x21, [sp, #32]
  4075ac:	ldp	x24, x23, [sp, #16]
  4075b0:	ldp	x29, x30, [sp], #64
  4075b4:	ret
  4075b8:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4075bc:	add	x0, x0, #0x594
  4075c0:	ldp	x20, x19, [sp, #48]
  4075c4:	ldp	x22, x21, [sp, #32]
  4075c8:	ldp	x24, x23, [sp, #16]
  4075cc:	ldp	x29, x30, [sp], #64
  4075d0:	b	402200 <strdup@plt>
  4075d4:	sub	sp, sp, #0x140
  4075d8:	stp	x29, x30, [sp, #240]
  4075dc:	add	x29, sp, #0xf0
  4075e0:	sub	x9, x29, #0x70
  4075e4:	mov	x10, sp
  4075e8:	mov	x11, #0xffffffffffffffd0    	// #-48
  4075ec:	add	x8, x29, #0x50
  4075f0:	movk	x11, #0xff80, lsl #32
  4075f4:	add	x9, x9, #0x30
  4075f8:	add	x10, x10, #0x80
  4075fc:	stp	x8, x9, [x29, #-32]
  407600:	stp	x10, x11, [x29, #-16]
  407604:	stp	x2, x3, [x29, #-112]
  407608:	stp	x4, x5, [x29, #-96]
  40760c:	stp	x6, x7, [x29, #-80]
  407610:	stp	q1, q2, [sp, #16]
  407614:	str	q0, [sp]
  407618:	ldp	q0, q1, [x29, #-32]
  40761c:	stp	x20, x19, [sp, #304]
  407620:	mov	x19, x0
  407624:	add	x0, x29, #0x18
  407628:	sub	x2, x29, #0x40
  40762c:	str	x28, [sp, #256]
  407630:	stp	x24, x23, [sp, #272]
  407634:	stp	x22, x21, [sp, #288]
  407638:	stp	q3, q4, [sp, #48]
  40763c:	stp	q5, q6, [sp, #80]
  407640:	str	q7, [sp, #112]
  407644:	stp	q0, q1, [x29, #-64]
  407648:	bl	402330 <vasprintf@plt>
  40764c:	tbnz	w0, #31, 407684 <tigetstr@plt+0x51a4>
  407650:	ldr	x21, [x29, #24]
  407654:	orr	x8, x19, x21
  407658:	cbz	x8, 40768c <tigetstr@plt+0x51ac>
  40765c:	mov	w22, w0
  407660:	cbz	x19, 4076a0 <tigetstr@plt+0x51c0>
  407664:	cbz	x21, 4076b4 <tigetstr@plt+0x51d4>
  407668:	mov	x0, x19
  40766c:	bl	401f10 <strlen@plt>
  407670:	mvn	x8, x0
  407674:	cmp	x8, x22
  407678:	b.cs	4076bc <tigetstr@plt+0x51dc>  // b.hs, b.nlast
  40767c:	mov	x20, xzr
  407680:	b	4076f8 <tigetstr@plt+0x5218>
  407684:	mov	x20, xzr
  407688:	b	407700 <tigetstr@plt+0x5220>
  40768c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  407690:	add	x0, x0, #0x594
  407694:	bl	402200 <strdup@plt>
  407698:	mov	x20, x0
  40769c:	b	4076f8 <tigetstr@plt+0x5218>
  4076a0:	mov	x0, x21
  4076a4:	mov	x1, x22
  4076a8:	bl	402340 <strndup@plt>
  4076ac:	mov	x20, x0
  4076b0:	b	4076f8 <tigetstr@plt+0x5218>
  4076b4:	mov	x0, x19
  4076b8:	b	407694 <tigetstr@plt+0x51b4>
  4076bc:	add	x24, x0, x22
  4076c0:	mov	x23, x0
  4076c4:	add	x0, x24, #0x1
  4076c8:	bl	402110 <malloc@plt>
  4076cc:	mov	x20, x0
  4076d0:	cbz	x0, 4076f8 <tigetstr@plt+0x5218>
  4076d4:	mov	x0, x20
  4076d8:	mov	x1, x19
  4076dc:	mov	x2, x23
  4076e0:	bl	401ee0 <memcpy@plt>
  4076e4:	add	x0, x20, x23
  4076e8:	mov	x1, x21
  4076ec:	mov	x2, x22
  4076f0:	bl	401ee0 <memcpy@plt>
  4076f4:	strb	wzr, [x20, x24]
  4076f8:	ldr	x0, [x29, #24]
  4076fc:	bl	4022f0 <free@plt>
  407700:	mov	x0, x20
  407704:	ldp	x20, x19, [sp, #304]
  407708:	ldp	x22, x21, [sp, #288]
  40770c:	ldp	x24, x23, [sp, #272]
  407710:	ldr	x28, [sp, #256]
  407714:	ldp	x29, x30, [sp, #240]
  407718:	add	sp, sp, #0x140
  40771c:	ret
  407720:	sub	sp, sp, #0x60
  407724:	stp	x29, x30, [sp, #16]
  407728:	stp	x26, x25, [sp, #32]
  40772c:	stp	x24, x23, [sp, #48]
  407730:	stp	x22, x21, [sp, #64]
  407734:	stp	x20, x19, [sp, #80]
  407738:	ldr	x23, [x0]
  40773c:	add	x29, sp, #0x10
  407740:	ldrb	w8, [x23]
  407744:	cbz	w8, 4078f4 <tigetstr@plt+0x5414>
  407748:	mov	x20, x0
  40774c:	mov	x22, x1
  407750:	mov	x0, x23
  407754:	mov	x1, x2
  407758:	mov	w24, w3
  40775c:	mov	x21, x2
  407760:	bl	402350 <strspn@plt>
  407764:	add	x19, x23, x0
  407768:	ldrb	w25, [x19]
  40776c:	cbz	x25, 4078f0 <tigetstr@plt+0x5410>
  407770:	cbz	w24, 4077f4 <tigetstr@plt+0x5314>
  407774:	cmp	w25, #0x3f
  407778:	b.hi	407810 <tigetstr@plt+0x5330>  // b.pmore
  40777c:	mov	w8, #0x1                   	// #1
  407780:	mov	x9, #0x1                   	// #1
  407784:	lsl	x8, x8, x25
  407788:	movk	x9, #0x84, lsl #32
  40778c:	and	x8, x8, x9
  407790:	cbz	x8, 407810 <tigetstr@plt+0x5330>
  407794:	sturb	w25, [x29, #-4]
  407798:	sturb	wzr, [x29, #-3]
  40779c:	mov	x24, x19
  4077a0:	ldrb	w9, [x24, #1]!
  4077a4:	cbz	w9, 40788c <tigetstr@plt+0x53ac>
  4077a8:	add	x10, x0, x23
  4077ac:	mov	x26, xzr
  4077b0:	mov	w8, wzr
  4077b4:	add	x23, x10, #0x2
  4077b8:	b	4077dc <tigetstr@plt+0x52fc>
  4077bc:	sxtb	w1, w9
  4077c0:	sub	x0, x29, #0x4
  4077c4:	bl	402360 <strchr@plt>
  4077c8:	cbnz	x0, 4078a0 <tigetstr@plt+0x53c0>
  4077cc:	mov	w8, wzr
  4077d0:	ldrb	w9, [x23, x26]
  4077d4:	add	x26, x26, #0x1
  4077d8:	cbz	w9, 407888 <tigetstr@plt+0x53a8>
  4077dc:	cbnz	w8, 4077cc <tigetstr@plt+0x52ec>
  4077e0:	and	w8, w9, #0xff
  4077e4:	cmp	w8, #0x5c
  4077e8:	b.ne	4077bc <tigetstr@plt+0x52dc>  // b.any
  4077ec:	mov	w8, #0x1                   	// #1
  4077f0:	b	4077d0 <tigetstr@plt+0x52f0>
  4077f4:	mov	x0, x19
  4077f8:	mov	x1, x21
  4077fc:	bl	402420 <strcspn@plt>
  407800:	add	x8, x19, x0
  407804:	str	x0, [x22]
  407808:	str	x8, [x20]
  40780c:	b	4078f8 <tigetstr@plt+0x5418>
  407810:	add	x9, x0, x23
  407814:	mov	x24, xzr
  407818:	mov	w8, wzr
  40781c:	add	x23, x9, #0x1
  407820:	b	407844 <tigetstr@plt+0x5364>
  407824:	sxtb	w1, w25
  407828:	mov	x0, x21
  40782c:	bl	402360 <strchr@plt>
  407830:	cbnz	x0, 407898 <tigetstr@plt+0x53b8>
  407834:	mov	w8, wzr
  407838:	ldrb	w25, [x23, x24]
  40783c:	add	x24, x24, #0x1
  407840:	cbz	w25, 40785c <tigetstr@plt+0x537c>
  407844:	cbnz	w8, 407834 <tigetstr@plt+0x5354>
  407848:	and	w8, w25, #0xff
  40784c:	cmp	w8, #0x5c
  407850:	b.ne	407824 <tigetstr@plt+0x5344>  // b.any
  407854:	mov	w8, #0x1                   	// #1
  407858:	b	407838 <tigetstr@plt+0x5358>
  40785c:	sub	w8, w24, w8
  407860:	sxtw	x8, w8
  407864:	str	x8, [x22]
  407868:	add	x22, x19, x8
  40786c:	ldrsb	w1, [x22]
  407870:	cbz	w1, 407880 <tigetstr@plt+0x53a0>
  407874:	mov	x0, x21
  407878:	bl	402360 <strchr@plt>
  40787c:	cbz	x0, 4078f0 <tigetstr@plt+0x5410>
  407880:	str	x22, [x20]
  407884:	b	4078f8 <tigetstr@plt+0x5418>
  407888:	b	4078a4 <tigetstr@plt+0x53c4>
  40788c:	mov	w8, wzr
  407890:	mov	w26, wzr
  407894:	b	4078a4 <tigetstr@plt+0x53c4>
  407898:	mov	w8, wzr
  40789c:	b	40785c <tigetstr@plt+0x537c>
  4078a0:	mov	w8, wzr
  4078a4:	sub	w8, w26, w8
  4078a8:	sxtw	x23, w8
  4078ac:	str	x23, [x22]
  4078b0:	add	x8, x23, x19
  4078b4:	ldrb	w8, [x8, #1]
  4078b8:	cbz	w8, 4078f0 <tigetstr@plt+0x5410>
  4078bc:	cmp	w8, w25
  4078c0:	b.ne	4078f0 <tigetstr@plt+0x5410>  // b.any
  4078c4:	add	x8, x23, x19
  4078c8:	ldrsb	w1, [x8, #2]
  4078cc:	cbz	w1, 4078dc <tigetstr@plt+0x53fc>
  4078d0:	mov	x0, x21
  4078d4:	bl	402360 <strchr@plt>
  4078d8:	cbz	x0, 4078f0 <tigetstr@plt+0x5410>
  4078dc:	add	x8, x19, x23
  4078e0:	add	x8, x8, #0x2
  4078e4:	str	x8, [x20]
  4078e8:	mov	x19, x24
  4078ec:	b	4078f8 <tigetstr@plt+0x5418>
  4078f0:	str	x19, [x20]
  4078f4:	mov	x19, xzr
  4078f8:	mov	x0, x19
  4078fc:	ldp	x20, x19, [sp, #80]
  407900:	ldp	x22, x21, [sp, #64]
  407904:	ldp	x24, x23, [sp, #48]
  407908:	ldp	x26, x25, [sp, #32]
  40790c:	ldp	x29, x30, [sp, #16]
  407910:	add	sp, sp, #0x60
  407914:	ret
  407918:	stp	x29, x30, [sp, #-32]!
  40791c:	str	x19, [sp, #16]
  407920:	mov	x19, x0
  407924:	mov	x29, sp
  407928:	mov	x0, x19
  40792c:	bl	402170 <fgetc@plt>
  407930:	cmp	w0, #0xa
  407934:	b.eq	407948 <tigetstr@plt+0x5468>  // b.none
  407938:	cmn	w0, #0x1
  40793c:	b.ne	407928 <tigetstr@plt+0x5448>  // b.any
  407940:	mov	w0, #0x1                   	// #1
  407944:	b	40794c <tigetstr@plt+0x546c>
  407948:	mov	w0, wzr
  40794c:	ldr	x19, [sp, #16]
  407950:	ldp	x29, x30, [sp], #32
  407954:	ret
  407958:	sub	sp, sp, #0xd0
  40795c:	stp	x29, x30, [sp, #144]
  407960:	str	x23, [sp, #160]
  407964:	stp	x22, x21, [sp, #176]
  407968:	stp	x20, x19, [sp, #192]
  40796c:	add	x29, sp, #0x90
  407970:	stp	xzr, xzr, [sp]
  407974:	cbz	x0, 407ddc <tigetstr@plt+0x58fc>
  407978:	mov	x19, x1
  40797c:	cbz	x1, 407dfc <tigetstr@plt+0x591c>
  407980:	mov	x20, x0
  407984:	mov	x0, xzr
  407988:	bl	402100 <time@plt>
  40798c:	str	x0, [x29, #24]
  407990:	add	x0, x29, #0x18
  407994:	sub	x1, x29, #0x40
  407998:	bl	401fc0 <localtime_r@plt>
  40799c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4079a0:	mov	w21, #0xffffffff            	// #-1
  4079a4:	add	x1, x1, #0xaff
  4079a8:	mov	x0, x20
  4079ac:	stur	w21, [x29, #-32]
  4079b0:	bl	4022b0 <strcmp@plt>
  4079b4:	cbz	w0, 407a54 <tigetstr@plt+0x5574>
  4079b8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4079bc:	add	x1, x1, #0xb03
  4079c0:	mov	x0, x20
  4079c4:	bl	4022b0 <strcmp@plt>
  4079c8:	cbz	w0, 407a1c <tigetstr@plt+0x553c>
  4079cc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4079d0:	add	x1, x1, #0xb09
  4079d4:	mov	x0, x20
  4079d8:	bl	4022b0 <strcmp@plt>
  4079dc:	cbz	w0, 407a28 <tigetstr@plt+0x5548>
  4079e0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4079e4:	add	x1, x1, #0xb13
  4079e8:	mov	x0, x20
  4079ec:	bl	4022b0 <strcmp@plt>
  4079f0:	cbz	w0, 407a3c <tigetstr@plt+0x555c>
  4079f4:	ldrb	w8, [x20]
  4079f8:	cmp	w8, #0x2d
  4079fc:	b.eq	407a9c <tigetstr@plt+0x55bc>  // b.none
  407a00:	cmp	w8, #0x2b
  407a04:	b.ne	407ab4 <tigetstr@plt+0x55d4>  // b.any
  407a08:	add	x0, x20, #0x1
  407a0c:	add	x1, sp, #0x8
  407a10:	bl	407e1c <tigetstr@plt+0x593c>
  407a14:	tbz	w0, #31, 407a50 <tigetstr@plt+0x5570>
  407a18:	b	407aac <tigetstr@plt+0x55cc>
  407a1c:	stur	xzr, [x29, #-60]
  407a20:	stur	wzr, [x29, #-64]
  407a24:	b	407a50 <tigetstr@plt+0x5570>
  407a28:	ldur	w8, [x29, #-52]
  407a2c:	stur	xzr, [x29, #-60]
  407a30:	stur	wzr, [x29, #-64]
  407a34:	sub	w8, w8, #0x1
  407a38:	b	407a4c <tigetstr@plt+0x556c>
  407a3c:	ldur	w8, [x29, #-52]
  407a40:	stur	xzr, [x29, #-60]
  407a44:	stur	wzr, [x29, #-64]
  407a48:	add	w8, w8, #0x1
  407a4c:	stur	w8, [x29, #-52]
  407a50:	mov	w21, #0xffffffff            	// #-1
  407a54:	sub	x0, x29, #0x40
  407a58:	bl	402250 <mktime@plt>
  407a5c:	cmn	x0, #0x1
  407a60:	str	x0, [x29, #24]
  407a64:	b.eq	407d78 <tigetstr@plt+0x5898>  // b.none
  407a68:	tbnz	w21, #31, 407a78 <tigetstr@plt+0x5598>
  407a6c:	ldur	w8, [x29, #-40]
  407a70:	cmp	w8, w21
  407a74:	b.ne	407d78 <tigetstr@plt+0x5898>  // b.any
  407a78:	ldp	x9, x8, [sp]
  407a7c:	mov	w10, #0x4240                	// #16960
  407a80:	movk	w10, #0xf, lsl #16
  407a84:	mov	w20, wzr
  407a88:	madd	x8, x0, x10, x8
  407a8c:	subs	x8, x8, x9
  407a90:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  407a94:	str	x8, [x19]
  407a98:	b	407d7c <tigetstr@plt+0x589c>
  407a9c:	add	x0, x20, #0x1
  407aa0:	mov	x1, sp
  407aa4:	bl	407e1c <tigetstr@plt+0x593c>
  407aa8:	tbz	w0, #31, 407a50 <tigetstr@plt+0x5570>
  407aac:	mov	w20, w0
  407ab0:	b	407d7c <tigetstr@plt+0x589c>
  407ab4:	mov	x0, x20
  407ab8:	bl	401f10 <strlen@plt>
  407abc:	cmp	x0, #0x3
  407ac0:	b.ls	407adc <tigetstr@plt+0x55fc>  // b.plast
  407ac4:	add	x8, x20, x0
  407ac8:	ldur	w8, [x8, #-4]
  407acc:	mov	w9, #0x6120                	// #24864
  407ad0:	movk	w9, #0x6f67, lsl #16
  407ad4:	cmp	w8, w9
  407ad8:	b.eq	407d98 <tigetstr@plt+0x58b8>  // b.none
  407adc:	adrp	x23, 41b000 <tigetstr@plt+0x18b20>
  407ae0:	mov	x22, xzr
  407ae4:	add	x23, x23, #0x9e8
  407ae8:	b	407af8 <tigetstr@plt+0x5618>
  407aec:	add	x22, x22, #0x10
  407af0:	cmp	x22, #0xe0
  407af4:	b.eq	407b44 <tigetstr@plt+0x5664>  // b.none
  407af8:	ldr	x21, [x23, x22]
  407afc:	mov	x0, x21
  407b00:	bl	401f10 <strlen@plt>
  407b04:	cbz	x0, 407aec <tigetstr@plt+0x560c>
  407b08:	mov	x2, x0
  407b0c:	mov	x0, x20
  407b10:	mov	x1, x21
  407b14:	bl	402320 <strncasecmp@plt>
  407b18:	cbnz	w0, 407aec <tigetstr@plt+0x560c>
  407b1c:	mov	x0, x21
  407b20:	bl	401f10 <strlen@plt>
  407b24:	ldrb	w8, [x20, x0]
  407b28:	cmp	w8, #0x20
  407b2c:	b.ne	407aec <tigetstr@plt+0x560c>  // b.any
  407b30:	add	x8, x23, x22
  407b34:	ldr	w21, [x8, #8]
  407b38:	add	x8, x0, x20
  407b3c:	add	x20, x8, #0x1
  407b40:	b	407b48 <tigetstr@plt+0x5668>
  407b44:	mov	w21, #0xffffffff            	// #-1
  407b48:	ldp	q0, q1, [x29, #-64]
  407b4c:	ldur	q2, [x29, #-32]
  407b50:	ldur	x8, [x29, #-16]
  407b54:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407b58:	add	x1, x1, #0xb21
  407b5c:	sub	x2, x29, #0x40
  407b60:	mov	x0, x20
  407b64:	stp	q0, q1, [sp, #16]
  407b68:	str	q2, [sp, #48]
  407b6c:	str	x8, [sp, #64]
  407b70:	bl	402070 <strptime@plt>
  407b74:	cbz	x0, 407b80 <tigetstr@plt+0x56a0>
  407b78:	ldrb	w8, [x0]
  407b7c:	cbz	w8, 407a54 <tigetstr@plt+0x5574>
  407b80:	ldp	q0, q1, [sp, #16]
  407b84:	ldr	q2, [sp, #48]
  407b88:	ldr	x8, [sp, #64]
  407b8c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407b90:	add	x1, x1, #0xb33
  407b94:	sub	x2, x29, #0x40
  407b98:	mov	x0, x20
  407b9c:	stp	q0, q1, [x29, #-64]
  407ba0:	stur	q2, [x29, #-32]
  407ba4:	stur	x8, [x29, #-16]
  407ba8:	bl	402070 <strptime@plt>
  407bac:	cbz	x0, 407bb8 <tigetstr@plt+0x56d8>
  407bb0:	ldrb	w8, [x0]
  407bb4:	cbz	w8, 407a54 <tigetstr@plt+0x5574>
  407bb8:	ldp	q0, q1, [sp, #16]
  407bbc:	ldr	q2, [sp, #48]
  407bc0:	ldr	x8, [sp, #64]
  407bc4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407bc8:	add	x1, x1, #0xb45
  407bcc:	sub	x2, x29, #0x40
  407bd0:	mov	x0, x20
  407bd4:	stp	q0, q1, [x29, #-64]
  407bd8:	stur	q2, [x29, #-32]
  407bdc:	stur	x8, [x29, #-16]
  407be0:	bl	402070 <strptime@plt>
  407be4:	cbz	x0, 407bf0 <tigetstr@plt+0x5710>
  407be8:	ldrb	w8, [x0]
  407bec:	cbz	w8, 407a54 <tigetstr@plt+0x5574>
  407bf0:	ldp	q0, q1, [sp, #16]
  407bf4:	ldr	q2, [sp, #48]
  407bf8:	ldr	x8, [sp, #64]
  407bfc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407c00:	add	x1, x1, #0xb57
  407c04:	sub	x2, x29, #0x40
  407c08:	mov	x0, x20
  407c0c:	stp	q0, q1, [x29, #-64]
  407c10:	stur	q2, [x29, #-32]
  407c14:	stur	x8, [x29, #-16]
  407c18:	bl	402070 <strptime@plt>
  407c1c:	cbz	x0, 407c28 <tigetstr@plt+0x5748>
  407c20:	ldrb	w8, [x0]
  407c24:	cbz	w8, 407dcc <tigetstr@plt+0x58ec>
  407c28:	ldp	q0, q1, [sp, #16]
  407c2c:	ldr	q2, [sp, #48]
  407c30:	ldr	x8, [sp, #64]
  407c34:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407c38:	add	x1, x1, #0xb66
  407c3c:	sub	x2, x29, #0x40
  407c40:	mov	x0, x20
  407c44:	stp	q0, q1, [x29, #-64]
  407c48:	stur	q2, [x29, #-32]
  407c4c:	stur	x8, [x29, #-16]
  407c50:	bl	402070 <strptime@plt>
  407c54:	cbz	x0, 407c60 <tigetstr@plt+0x5780>
  407c58:	ldrb	w8, [x0]
  407c5c:	cbz	w8, 407dcc <tigetstr@plt+0x58ec>
  407c60:	ldp	q0, q1, [sp, #16]
  407c64:	ldr	q2, [sp, #48]
  407c68:	ldr	x8, [sp, #64]
  407c6c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407c70:	add	x1, x1, #0xb75
  407c74:	sub	x2, x29, #0x40
  407c78:	mov	x0, x20
  407c7c:	stp	q0, q1, [x29, #-64]
  407c80:	stur	q2, [x29, #-32]
  407c84:	stur	x8, [x29, #-16]
  407c88:	bl	402070 <strptime@plt>
  407c8c:	cbz	x0, 407c98 <tigetstr@plt+0x57b8>
  407c90:	ldrb	w8, [x0]
  407c94:	cbz	w8, 407dc8 <tigetstr@plt+0x58e8>
  407c98:	ldp	q0, q1, [sp, #16]
  407c9c:	ldr	q2, [sp, #48]
  407ca0:	ldr	x8, [sp, #64]
  407ca4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407ca8:	add	x1, x1, #0xb7e
  407cac:	sub	x2, x29, #0x40
  407cb0:	mov	x0, x20
  407cb4:	stp	q0, q1, [x29, #-64]
  407cb8:	stur	q2, [x29, #-32]
  407cbc:	stur	x8, [x29, #-16]
  407cc0:	bl	402070 <strptime@plt>
  407cc4:	cbz	x0, 407cd0 <tigetstr@plt+0x57f0>
  407cc8:	ldrb	w8, [x0]
  407ccc:	cbz	w8, 407dc8 <tigetstr@plt+0x58e8>
  407cd0:	ldp	q0, q1, [sp, #16]
  407cd4:	ldr	q2, [sp, #48]
  407cd8:	ldr	x8, [sp, #64]
  407cdc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407ce0:	add	x1, x1, #0xb3c
  407ce4:	sub	x2, x29, #0x40
  407ce8:	mov	x0, x20
  407cec:	stp	q0, q1, [x29, #-64]
  407cf0:	stur	q2, [x29, #-32]
  407cf4:	stur	x8, [x29, #-16]
  407cf8:	bl	402070 <strptime@plt>
  407cfc:	cbz	x0, 407d08 <tigetstr@plt+0x5828>
  407d00:	ldrb	w8, [x0]
  407d04:	cbz	w8, 407a54 <tigetstr@plt+0x5574>
  407d08:	ldp	q0, q1, [sp, #16]
  407d0c:	ldr	q2, [sp, #48]
  407d10:	ldr	x8, [sp, #64]
  407d14:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407d18:	add	x1, x1, #0xb6f
  407d1c:	sub	x2, x29, #0x40
  407d20:	mov	x0, x20
  407d24:	stp	q0, q1, [x29, #-64]
  407d28:	stur	q2, [x29, #-32]
  407d2c:	stur	x8, [x29, #-16]
  407d30:	bl	402070 <strptime@plt>
  407d34:	cbz	x0, 407d40 <tigetstr@plt+0x5860>
  407d38:	ldrb	w8, [x0]
  407d3c:	cbz	w8, 407dcc <tigetstr@plt+0x58ec>
  407d40:	ldp	q0, q1, [sp, #16]
  407d44:	ldr	q2, [sp, #48]
  407d48:	ldr	x8, [sp, #64]
  407d4c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407d50:	add	x1, x1, #0xb87
  407d54:	sub	x2, x29, #0x40
  407d58:	mov	x0, x20
  407d5c:	stp	q0, q1, [x29, #-64]
  407d60:	stur	q2, [x29, #-32]
  407d64:	stur	x8, [x29, #-16]
  407d68:	bl	402070 <strptime@plt>
  407d6c:	cbz	x0, 407d78 <tigetstr@plt+0x5898>
  407d70:	ldrb	w8, [x0]
  407d74:	cbz	w8, 407dcc <tigetstr@plt+0x58ec>
  407d78:	mov	w20, #0xffffffea            	// #-22
  407d7c:	mov	w0, w20
  407d80:	ldp	x20, x19, [sp, #192]
  407d84:	ldp	x22, x21, [sp, #176]
  407d88:	ldr	x23, [sp, #160]
  407d8c:	ldp	x29, x30, [sp, #144]
  407d90:	add	sp, sp, #0xd0
  407d94:	ret
  407d98:	sub	x1, x0, #0x4
  407d9c:	mov	x0, x20
  407da0:	bl	402340 <strndup@plt>
  407da4:	cbz	x0, 407dd4 <tigetstr@plt+0x58f4>
  407da8:	mov	x1, sp
  407dac:	mov	x21, x0
  407db0:	bl	407e1c <tigetstr@plt+0x593c>
  407db4:	mov	w20, w0
  407db8:	mov	x0, x21
  407dbc:	bl	4022f0 <free@plt>
  407dc0:	tbz	w20, #31, 407a50 <tigetstr@plt+0x5570>
  407dc4:	b	407d7c <tigetstr@plt+0x589c>
  407dc8:	stur	xzr, [x29, #-60]
  407dcc:	stur	wzr, [x29, #-64]
  407dd0:	b	407a54 <tigetstr@plt+0x5574>
  407dd4:	mov	w20, #0xfffffff4            	// #-12
  407dd8:	b	407d7c <tigetstr@plt+0x589c>
  407ddc:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  407de0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407de4:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  407de8:	add	x0, x0, #0xabc
  407dec:	add	x1, x1, #0xabe
  407df0:	add	x3, x3, #0xace
  407df4:	mov	w2, #0xc4                  	// #196
  407df8:	bl	402450 <__assert_fail@plt>
  407dfc:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  407e00:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407e04:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  407e08:	add	x0, x0, #0xafa
  407e0c:	add	x1, x1, #0xabe
  407e10:	add	x3, x3, #0xace
  407e14:	mov	w2, #0xc5                  	// #197
  407e18:	bl	402450 <__assert_fail@plt>
  407e1c:	sub	sp, sp, #0x80
  407e20:	stp	x29, x30, [sp, #32]
  407e24:	stp	x28, x27, [sp, #48]
  407e28:	stp	x26, x25, [sp, #64]
  407e2c:	stp	x24, x23, [sp, #80]
  407e30:	stp	x22, x21, [sp, #96]
  407e34:	stp	x20, x19, [sp, #112]
  407e38:	add	x29, sp, #0x20
  407e3c:	cbz	x0, 40800c <tigetstr@plt+0x5b2c>
  407e40:	mov	x19, x1
  407e44:	cbz	x1, 40802c <tigetstr@plt+0x5b4c>
  407e48:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  407e4c:	add	x1, x1, #0xc39
  407e50:	mov	x20, x0
  407e54:	bl	402350 <strspn@plt>
  407e58:	add	x24, x20, x0
  407e5c:	ldrb	w8, [x24]
  407e60:	cbz	w8, 407fd8 <tigetstr@plt+0x5af8>
  407e64:	str	x19, [sp, #8]
  407e68:	bl	402460 <__errno_location@plt>
  407e6c:	adrp	x26, 40a000 <tigetstr@plt+0x7b20>
  407e70:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  407e74:	mov	x20, x0
  407e78:	mov	x19, xzr
  407e7c:	add	x26, x26, #0xc39
  407e80:	movk	x28, #0xcccd
  407e84:	sub	x1, x29, #0x8
  407e88:	mov	w2, #0xa                   	// #10
  407e8c:	mov	x0, x24
  407e90:	str	wzr, [x20]
  407e94:	bl	401f80 <strtoll@plt>
  407e98:	ldr	w8, [x20]
  407e9c:	cmp	w8, #0x1
  407ea0:	b.ge	407ffc <tigetstr@plt+0x5b1c>  // b.tcont
  407ea4:	mov	x22, x0
  407ea8:	tbnz	x0, #63, 408004 <tigetstr@plt+0x5b24>
  407eac:	ldur	x23, [x29, #-8]
  407eb0:	str	x19, [sp, #16]
  407eb4:	ldrb	w8, [x23]
  407eb8:	cmp	w8, #0x2e
  407ebc:	b.ne	407f00 <tigetstr@plt+0x5a20>  // b.any
  407ec0:	add	x25, x23, #0x1
  407ec4:	sub	x1, x29, #0x8
  407ec8:	mov	w2, #0xa                   	// #10
  407ecc:	mov	x0, x25
  407ed0:	str	wzr, [x20]
  407ed4:	bl	401f80 <strtoll@plt>
  407ed8:	ldr	w8, [x20]
  407edc:	cmp	w8, #0x1
  407ee0:	b.ge	407ffc <tigetstr@plt+0x5b1c>  // b.tcont
  407ee4:	mov	x24, x0
  407ee8:	tbnz	x0, #63, 408004 <tigetstr@plt+0x5b24>
  407eec:	ldur	x23, [x29, #-8]
  407ef0:	cmp	x23, x25
  407ef4:	b.eq	407fd8 <tigetstr@plt+0x5af8>  // b.none
  407ef8:	sub	w21, w23, w25
  407efc:	b	407f10 <tigetstr@plt+0x5a30>
  407f00:	cmp	x23, x24
  407f04:	b.eq	407fd8 <tigetstr@plt+0x5af8>  // b.none
  407f08:	mov	x24, xzr
  407f0c:	mov	w21, wzr
  407f10:	mov	x0, x23
  407f14:	mov	x1, x26
  407f18:	bl	402350 <strspn@plt>
  407f1c:	adrp	x19, 41b000 <tigetstr@plt+0x18b20>
  407f20:	mov	x27, xzr
  407f24:	add	x25, x23, x0
  407f28:	add	x19, x19, #0xad0
  407f2c:	stur	x25, [x29, #-8]
  407f30:	b	407f44 <tigetstr@plt+0x5a64>
  407f34:	add	x27, x27, #0x1
  407f38:	cmp	x27, #0x1c
  407f3c:	add	x19, x19, #0x10
  407f40:	b.eq	407fd8 <tigetstr@plt+0x5af8>  // b.none
  407f44:	ldur	x26, [x19, #-8]
  407f48:	mov	x0, x26
  407f4c:	bl	401f10 <strlen@plt>
  407f50:	cbz	x23, 407f34 <tigetstr@plt+0x5a54>
  407f54:	mov	x2, x0
  407f58:	cbz	x0, 407f34 <tigetstr@plt+0x5a54>
  407f5c:	mov	x0, x25
  407f60:	mov	x1, x26
  407f64:	bl	402140 <strncmp@plt>
  407f68:	cbnz	w0, 407f34 <tigetstr@plt+0x5a54>
  407f6c:	ldr	x19, [x19]
  407f70:	mul	x24, x19, x24
  407f74:	cbz	w21, 407f88 <tigetstr@plt+0x5aa8>
  407f78:	umulh	x8, x24, x28
  407f7c:	subs	w21, w21, #0x1
  407f80:	lsr	x24, x8, #3
  407f84:	b.ne	407f78 <tigetstr@plt+0x5a98>  // b.any
  407f88:	cmp	w27, #0x1c
  407f8c:	b.cs	407fd8 <tigetstr@plt+0x5af8>  // b.hs, b.nlast
  407f90:	mov	x0, x26
  407f94:	bl	401f10 <strlen@plt>
  407f98:	ldr	x8, [sp, #16]
  407f9c:	adrp	x26, 40a000 <tigetstr@plt+0x7b20>
  407fa0:	add	x23, x25, x0
  407fa4:	add	x26, x26, #0xc39
  407fa8:	madd	x8, x19, x22, x8
  407fac:	mov	x0, x23
  407fb0:	mov	x1, x26
  407fb4:	add	x19, x8, x24
  407fb8:	bl	402350 <strspn@plt>
  407fbc:	add	x24, x23, x0
  407fc0:	ldrb	w8, [x24]
  407fc4:	cbnz	w8, 407e84 <tigetstr@plt+0x59a4>
  407fc8:	ldr	x8, [sp, #8]
  407fcc:	mov	w0, wzr
  407fd0:	str	x19, [x8]
  407fd4:	b	407fdc <tigetstr@plt+0x5afc>
  407fd8:	mov	w0, #0xffffffea            	// #-22
  407fdc:	ldp	x20, x19, [sp, #112]
  407fe0:	ldp	x22, x21, [sp, #96]
  407fe4:	ldp	x24, x23, [sp, #80]
  407fe8:	ldp	x26, x25, [sp, #64]
  407fec:	ldp	x28, x27, [sp, #48]
  407ff0:	ldp	x29, x30, [sp, #32]
  407ff4:	add	sp, sp, #0x80
  407ff8:	ret
  407ffc:	neg	w0, w8
  408000:	b	407fdc <tigetstr@plt+0x5afc>
  408004:	mov	w0, #0xffffffde            	// #-34
  408008:	b	407fdc <tigetstr@plt+0x5afc>
  40800c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408010:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408014:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  408018:	add	x0, x0, #0xabc
  40801c:	add	x1, x1, #0xabe
  408020:	add	x3, x3, #0xc13
  408024:	mov	w2, #0x4d                  	// #77
  408028:	bl	402450 <__assert_fail@plt>
  40802c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408030:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408034:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  408038:	add	x0, x0, #0xafa
  40803c:	add	x1, x1, #0xabe
  408040:	add	x3, x3, #0xc13
  408044:	mov	w2, #0x4e                  	// #78
  408048:	bl	402450 <__assert_fail@plt>
  40804c:	ldr	w8, [x0, #32]
  408050:	tbnz	w8, #31, 40805c <tigetstr@plt+0x5b7c>
  408054:	ldr	w0, [x0, #40]
  408058:	ret
  40805c:	mov	w0, wzr
  408060:	ret
  408064:	sub	sp, sp, #0x70
  408068:	stp	x22, x21, [sp, #80]
  40806c:	stp	x20, x19, [sp, #96]
  408070:	mov	x20, x3
  408074:	mov	x21, x2
  408078:	mov	w22, w1
  40807c:	mov	x19, x0
  408080:	stp	x29, x30, [sp, #64]
  408084:	add	x29, sp, #0x40
  408088:	tbnz	w1, #6, 4080b8 <tigetstr@plt+0x5bd8>
  40808c:	add	x1, sp, #0x8
  408090:	mov	x0, x19
  408094:	bl	401fc0 <localtime_r@plt>
  408098:	cbz	x0, 4080c8 <tigetstr@plt+0x5be8>
  40809c:	ldr	x1, [x19, #8]
  4080a0:	add	x0, sp, #0x8
  4080a4:	mov	w2, w22
  4080a8:	mov	x3, x21
  4080ac:	mov	x4, x20
  4080b0:	bl	4080f8 <tigetstr@plt+0x5c18>
  4080b4:	b	4080e4 <tigetstr@plt+0x5c04>
  4080b8:	add	x1, sp, #0x8
  4080bc:	mov	x0, x19
  4080c0:	bl	4021a0 <gmtime_r@plt>
  4080c4:	cbnz	x0, 40809c <tigetstr@plt+0x5bbc>
  4080c8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4080cc:	add	x1, x1, #0xb94
  4080d0:	mov	w2, #0x5                   	// #5
  4080d4:	bl	4023d0 <dcgettext@plt>
  4080d8:	ldr	x1, [x19]
  4080dc:	bl	402390 <warnx@plt>
  4080e0:	mov	w0, #0xffffffff            	// #-1
  4080e4:	ldp	x20, x19, [sp, #96]
  4080e8:	ldp	x22, x21, [sp, #80]
  4080ec:	ldp	x29, x30, [sp, #64]
  4080f0:	add	sp, sp, #0x70
  4080f4:	ret
  4080f8:	stp	x29, x30, [sp, #-64]!
  4080fc:	str	x23, [sp, #16]
  408100:	stp	x22, x21, [sp, #32]
  408104:	stp	x20, x19, [sp, #48]
  408108:	mov	x19, x4
  40810c:	mov	x20, x3
  408110:	mov	w22, w2
  408114:	mov	x23, x1
  408118:	mov	x21, x0
  40811c:	mov	x29, sp
  408120:	tbnz	w2, #0, 40815c <tigetstr@plt+0x5c7c>
  408124:	tbz	w22, #1, 4081a0 <tigetstr@plt+0x5cc0>
  408128:	ldp	w4, w3, [x21, #4]
  40812c:	ldr	w5, [x21]
  408130:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  408134:	add	x2, x2, #0xc4d
  408138:	mov	x0, x20
  40813c:	mov	x1, x19
  408140:	bl	402080 <snprintf@plt>
  408144:	tbnz	w0, #31, 4082a0 <tigetstr@plt+0x5dc0>
  408148:	mov	w8, w0
  40814c:	subs	x19, x19, x8
  408150:	b.cc	4082a0 <tigetstr@plt+0x5dc0>  // b.lo, b.ul, b.last
  408154:	add	x20, x20, x8
  408158:	b	4081a0 <tigetstr@plt+0x5cc0>
  40815c:	ldp	w9, w8, [x21, #16]
  408160:	ldr	w5, [x21, #12]
  408164:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  408168:	sxtw	x8, w8
  40816c:	add	x3, x8, #0x76c
  408170:	add	w4, w9, #0x1
  408174:	add	x2, x2, #0xc3e
  408178:	mov	x0, x20
  40817c:	mov	x1, x19
  408180:	bl	402080 <snprintf@plt>
  408184:	tbnz	w0, #31, 4082a0 <tigetstr@plt+0x5dc0>
  408188:	mov	w8, w0
  40818c:	cmp	x8, x19
  408190:	b.hi	4082a0 <tigetstr@plt+0x5dc0>  // b.pmore
  408194:	sub	x19, x19, x8
  408198:	add	x20, x20, x8
  40819c:	tbnz	w22, #1, 4081f4 <tigetstr@plt+0x5d14>
  4081a0:	tbnz	w22, #3, 4081b4 <tigetstr@plt+0x5cd4>
  4081a4:	tbz	w22, #4, 4081e0 <tigetstr@plt+0x5d00>
  4081a8:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4081ac:	add	x2, x2, #0xc63
  4081b0:	b	4081bc <tigetstr@plt+0x5cdc>
  4081b4:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4081b8:	add	x2, x2, #0xc5c
  4081bc:	mov	x0, x20
  4081c0:	mov	x1, x19
  4081c4:	mov	x3, x23
  4081c8:	bl	402080 <snprintf@plt>
  4081cc:	tbnz	w0, #31, 4082a0 <tigetstr@plt+0x5dc0>
  4081d0:	mov	w8, w0
  4081d4:	subs	x19, x19, x8
  4081d8:	b.cc	4082a0 <tigetstr@plt+0x5dc0>  // b.lo, b.ul, b.last
  4081dc:	add	x20, x20, x8
  4081e0:	tbz	w22, #2, 408298 <tigetstr@plt+0x5db8>
  4081e4:	ldr	w8, [x21, #32]
  4081e8:	tbnz	w8, #31, 408214 <tigetstr@plt+0x5d34>
  4081ec:	ldr	w8, [x21, #40]
  4081f0:	b	408218 <tigetstr@plt+0x5d38>
  4081f4:	cbz	x19, 4082a0 <tigetstr@plt+0x5dc0>
  4081f8:	tst	w22, #0x20
  4081fc:	mov	w8, #0x54                  	// #84
  408200:	mov	w9, #0x20                  	// #32
  408204:	csel	w8, w9, w8, eq  // eq = none
  408208:	strb	w8, [x20], #1
  40820c:	sub	x19, x19, #0x1
  408210:	b	408128 <tigetstr@plt+0x5c48>
  408214:	mov	w8, wzr
  408218:	mov	w9, #0x8889                	// #34953
  40821c:	movk	w9, #0x8888, lsl #16
  408220:	mov	w10, #0xb3c5                	// #46021
  408224:	movk	w10, #0x91a2, lsl #16
  408228:	smull	x11, w8, w9
  40822c:	smull	x10, w8, w10
  408230:	lsr	x11, x11, #32
  408234:	lsr	x10, x10, #32
  408238:	add	w11, w11, w8
  40823c:	add	w8, w10, w8
  408240:	asr	w10, w11, #5
  408244:	add	w10, w10, w11, lsr #31
  408248:	asr	w11, w8, #11
  40824c:	add	w3, w11, w8, lsr #31
  408250:	smull	x8, w10, w9
  408254:	lsr	x8, x8, #32
  408258:	add	w8, w8, w10
  40825c:	asr	w9, w8, #5
  408260:	add	w8, w9, w8, lsr #31
  408264:	mov	w9, #0x3c                  	// #60
  408268:	msub	w8, w8, w9, w10
  40826c:	cmp	w8, #0x0
  408270:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  408274:	cneg	w4, w8, mi  // mi = first
  408278:	add	x2, x2, #0xc6a
  40827c:	mov	x0, x20
  408280:	mov	x1, x19
  408284:	bl	402080 <snprintf@plt>
  408288:	tbnz	w0, #31, 4082a0 <tigetstr@plt+0x5dc0>
  40828c:	sxtw	x8, w0
  408290:	cmp	x19, x8
  408294:	b.cc	4082a0 <tigetstr@plt+0x5dc0>  // b.lo, b.ul, b.last
  408298:	mov	w0, wzr
  40829c:	b	4082bc <tigetstr@plt+0x5ddc>
  4082a0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4082a4:	add	x1, x1, #0xc75
  4082a8:	mov	w2, #0x5                   	// #5
  4082ac:	mov	x0, xzr
  4082b0:	bl	4023d0 <dcgettext@plt>
  4082b4:	bl	402390 <warnx@plt>
  4082b8:	mov	w0, #0xffffffff            	// #-1
  4082bc:	ldp	x20, x19, [sp, #48]
  4082c0:	ldp	x22, x21, [sp, #32]
  4082c4:	ldr	x23, [sp, #16]
  4082c8:	ldp	x29, x30, [sp], #64
  4082cc:	ret
  4082d0:	mov	x4, x3
  4082d4:	mov	x3, x2
  4082d8:	mov	w2, w1
  4082dc:	mov	x1, xzr
  4082e0:	b	4080f8 <tigetstr@plt+0x5c18>
  4082e4:	sub	sp, sp, #0x70
  4082e8:	stp	x22, x21, [sp, #80]
  4082ec:	stp	x20, x19, [sp, #96]
  4082f0:	mov	x20, x3
  4082f4:	mov	x21, x2
  4082f8:	mov	w22, w1
  4082fc:	mov	x19, x0
  408300:	stp	x29, x30, [sp, #64]
  408304:	add	x29, sp, #0x40
  408308:	tbnz	w1, #6, 408338 <tigetstr@plt+0x5e58>
  40830c:	add	x1, sp, #0x8
  408310:	mov	x0, x19
  408314:	bl	401fc0 <localtime_r@plt>
  408318:	cbz	x0, 408348 <tigetstr@plt+0x5e68>
  40831c:	add	x0, sp, #0x8
  408320:	mov	x1, xzr
  408324:	mov	w2, w22
  408328:	mov	x3, x21
  40832c:	mov	x4, x20
  408330:	bl	4080f8 <tigetstr@plt+0x5c18>
  408334:	b	408364 <tigetstr@plt+0x5e84>
  408338:	add	x1, sp, #0x8
  40833c:	mov	x0, x19
  408340:	bl	4021a0 <gmtime_r@plt>
  408344:	cbnz	x0, 40831c <tigetstr@plt+0x5e3c>
  408348:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40834c:	add	x1, x1, #0xb94
  408350:	mov	w2, #0x5                   	// #5
  408354:	bl	4023d0 <dcgettext@plt>
  408358:	mov	x1, x19
  40835c:	bl	402390 <warnx@plt>
  408360:	mov	w0, #0xffffffff            	// #-1
  408364:	ldp	x20, x19, [sp, #96]
  408368:	ldp	x22, x21, [sp, #80]
  40836c:	ldp	x29, x30, [sp, #64]
  408370:	add	sp, sp, #0x70
  408374:	ret
  408378:	sub	sp, sp, #0xb0
  40837c:	stp	x29, x30, [sp, #112]
  408380:	stp	x22, x21, [sp, #144]
  408384:	stp	x20, x19, [sp, #160]
  408388:	ldr	x8, [x1]
  40838c:	str	x23, [sp, #128]
  408390:	mov	x19, x4
  408394:	mov	x20, x3
  408398:	mov	w21, w2
  40839c:	mov	x22, x1
  4083a0:	mov	x23, x0
  4083a4:	add	x29, sp, #0x70
  4083a8:	cbnz	x8, 4083b8 <tigetstr@plt+0x5ed8>
  4083ac:	mov	x0, x22
  4083b0:	mov	x1, xzr
  4083b4:	bl	402190 <gettimeofday@plt>
  4083b8:	add	x1, sp, #0x38
  4083bc:	mov	x0, x23
  4083c0:	bl	401fc0 <localtime_r@plt>
  4083c4:	mov	x1, sp
  4083c8:	mov	x0, x22
  4083cc:	bl	401fc0 <localtime_r@plt>
  4083d0:	ldr	w10, [sp, #28]
  4083d4:	ldr	w11, [sp, #84]
  4083d8:	ldr	w8, [sp, #76]
  4083dc:	ldr	w9, [sp, #20]
  4083e0:	cmp	w11, w10
  4083e4:	b.ne	408428 <tigetstr@plt+0x5f48>  // b.any
  4083e8:	cmp	w8, w9
  4083ec:	b.ne	408428 <tigetstr@plt+0x5f48>  // b.any
  4083f0:	ldp	w4, w3, [sp, #60]
  4083f4:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4083f8:	add	x2, x2, #0xc52
  4083fc:	mov	x0, x20
  408400:	mov	x1, x19
  408404:	bl	402080 <snprintf@plt>
  408408:	mov	w8, w0
  40840c:	mov	w0, #0xffffffff            	// #-1
  408410:	tbnz	w8, #31, 408468 <tigetstr@plt+0x5f88>
  408414:	sxtw	x8, w8
  408418:	cmp	x8, x19
  40841c:	b.hi	408468 <tigetstr@plt+0x5f88>  // b.pmore
  408420:	mov	w0, wzr
  408424:	b	408468 <tigetstr@plt+0x5f88>
  408428:	adrp	x10, 40a000 <tigetstr@plt+0x7b20>
  40842c:	adrp	x11, 40a000 <tigetstr@plt+0x7b20>
  408430:	add	x10, x10, #0xbae
  408434:	add	x11, x11, #0xbbc
  408438:	tst	w21, #0x2
  40843c:	adrp	x12, 40a000 <tigetstr@plt+0x7b20>
  408440:	add	x12, x12, #0xbb9
  408444:	csel	x10, x11, x10, eq  // eq = none
  408448:	cmp	w8, w9
  40844c:	csel	x2, x10, x12, eq  // eq = none
  408450:	add	x3, sp, #0x38
  408454:	mov	x0, x20
  408458:	mov	x1, x19
  40845c:	bl	402020 <strftime@plt>
  408460:	cmp	w0, #0x1
  408464:	csetm	w0, lt  // lt = tstop
  408468:	ldp	x20, x19, [sp, #160]
  40846c:	ldp	x22, x21, [sp, #144]
  408470:	ldr	x23, [sp, #128]
  408474:	ldp	x29, x30, [sp, #112]
  408478:	add	sp, sp, #0xb0
  40847c:	ret
  408480:	sub	sp, sp, #0x50
  408484:	stp	x22, x21, [sp, #48]
  408488:	stp	x20, x19, [sp, #64]
  40848c:	mov	x19, x1
  408490:	mov	x21, x0
  408494:	mov	x2, sp
  408498:	mov	w0, #0x1                   	// #1
  40849c:	mov	w1, #0x5413                	// #21523
  4084a0:	stp	x29, x30, [sp, #16]
  4084a4:	stp	x24, x23, [sp, #32]
  4084a8:	add	x29, sp, #0x10
  4084ac:	bl	4024b0 <ioctl@plt>
  4084b0:	ldrh	w20, [sp]
  4084b4:	mov	w22, w0
  4084b8:	cbz	x21, 40851c <tigetstr@plt+0x603c>
  4084bc:	ldrh	w0, [sp, #2]
  4084c0:	cbz	w0, 4084c8 <tigetstr@plt+0x5fe8>
  4084c4:	cbz	w22, 408518 <tigetstr@plt+0x6038>
  4084c8:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4084cc:	add	x0, x0, #0xc97
  4084d0:	bl	402470 <getenv@plt>
  4084d4:	cbz	x0, 408514 <tigetstr@plt+0x6034>
  4084d8:	mov	x23, x0
  4084dc:	str	xzr, [sp, #8]
  4084e0:	bl	402460 <__errno_location@plt>
  4084e4:	mov	x24, x0
  4084e8:	str	wzr, [x0]
  4084ec:	add	x1, sp, #0x8
  4084f0:	mov	w2, #0xa                   	// #10
  4084f4:	mov	x0, x23
  4084f8:	bl	4022e0 <strtol@plt>
  4084fc:	ldr	w8, [x24]
  408500:	cbnz	w8, 408514 <tigetstr@plt+0x6034>
  408504:	ldr	x8, [sp, #8]
  408508:	cbz	x8, 408514 <tigetstr@plt+0x6034>
  40850c:	ldrb	w9, [x8]
  408510:	cbz	w9, 408598 <tigetstr@plt+0x60b8>
  408514:	mov	w0, #0xffffffff            	// #-1
  408518:	str	w0, [x21]
  40851c:	cbz	x19, 40857c <tigetstr@plt+0x609c>
  408520:	cbz	w20, 408528 <tigetstr@plt+0x6048>
  408524:	cbz	w22, 408578 <tigetstr@plt+0x6098>
  408528:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  40852c:	add	x0, x0, #0xc9f
  408530:	bl	402470 <getenv@plt>
  408534:	cbz	x0, 408574 <tigetstr@plt+0x6094>
  408538:	mov	x21, x0
  40853c:	str	xzr, [sp, #8]
  408540:	bl	402460 <__errno_location@plt>
  408544:	mov	x20, x0
  408548:	str	wzr, [x0]
  40854c:	add	x1, sp, #0x8
  408550:	mov	w2, #0xa                   	// #10
  408554:	mov	x0, x21
  408558:	bl	4022e0 <strtol@plt>
  40855c:	ldr	w8, [x20]
  408560:	cbnz	w8, 408574 <tigetstr@plt+0x6094>
  408564:	ldr	x8, [sp, #8]
  408568:	cbz	x8, 408574 <tigetstr@plt+0x6094>
  40856c:	ldrb	w9, [x8]
  408570:	cbz	w9, 4085b4 <tigetstr@plt+0x60d4>
  408574:	mov	w20, #0xffffffff            	// #-1
  408578:	str	w20, [x19]
  40857c:	ldp	x20, x19, [sp, #64]
  408580:	ldp	x22, x21, [sp, #48]
  408584:	ldp	x24, x23, [sp, #32]
  408588:	ldp	x29, x30, [sp, #16]
  40858c:	mov	w0, wzr
  408590:	add	sp, sp, #0x50
  408594:	ret
  408598:	sub	x9, x0, #0x1
  40859c:	mov	w10, #0x7ffffffe            	// #2147483646
  4085a0:	cmp	x9, x10
  4085a4:	b.hi	408514 <tigetstr@plt+0x6034>  // b.pmore
  4085a8:	cmp	x8, x23
  4085ac:	b.hi	408518 <tigetstr@plt+0x6038>  // b.pmore
  4085b0:	b	408514 <tigetstr@plt+0x6034>
  4085b4:	sub	x9, x0, #0x1
  4085b8:	mov	w10, #0x7ffffffe            	// #2147483646
  4085bc:	mov	x20, x0
  4085c0:	cmp	x9, x10
  4085c4:	b.hi	408574 <tigetstr@plt+0x6094>  // b.pmore
  4085c8:	cmp	x8, x21
  4085cc:	b.hi	408578 <tigetstr@plt+0x6098>  // b.pmore
  4085d0:	b	408574 <tigetstr@plt+0x6094>
  4085d4:	stp	x29, x30, [sp, #-32]!
  4085d8:	mov	x29, sp
  4085dc:	str	x19, [sp, #16]
  4085e0:	mov	w19, w0
  4085e4:	add	x0, x29, #0x1c
  4085e8:	mov	x1, xzr
  4085ec:	str	wzr, [x29, #28]
  4085f0:	bl	408480 <tigetstr@plt+0x5fa0>
  4085f4:	ldr	w8, [x29, #28]
  4085f8:	cmp	w8, #0x0
  4085fc:	csel	w0, w8, w19, gt
  408600:	ldr	x19, [sp, #16]
  408604:	ldp	x29, x30, [sp], #32
  408608:	ret
  40860c:	stp	x29, x30, [sp, #-32]!
  408610:	mov	w0, wzr
  408614:	str	x19, [sp, #16]
  408618:	mov	x29, sp
  40861c:	bl	4023b0 <isatty@plt>
  408620:	mov	w19, wzr
  408624:	cbnz	w0, 408650 <tigetstr@plt+0x6170>
  408628:	mov	w0, #0x1                   	// #1
  40862c:	mov	w19, #0x1                   	// #1
  408630:	bl	4023b0 <isatty@plt>
  408634:	cbnz	w0, 408650 <tigetstr@plt+0x6170>
  408638:	mov	w0, #0x2                   	// #2
  40863c:	mov	w19, #0x2                   	// #2
  408640:	bl	4023b0 <isatty@plt>
  408644:	cmp	w0, #0x0
  408648:	mov	w8, #0xffffffea            	// #-22
  40864c:	csel	w19, w8, w19, eq  // eq = none
  408650:	mov	w0, w19
  408654:	ldr	x19, [sp, #16]
  408658:	ldp	x29, x30, [sp], #32
  40865c:	ret
  408660:	stp	x29, x30, [sp, #-48]!
  408664:	stp	x22, x21, [sp, #16]
  408668:	stp	x20, x19, [sp, #32]
  40866c:	mov	x19, x2
  408670:	mov	x20, x1
  408674:	mov	x22, x0
  408678:	mov	x29, sp
  40867c:	cbz	x1, 408684 <tigetstr@plt+0x61a4>
  408680:	str	xzr, [x20]
  408684:	cbz	x22, 40868c <tigetstr@plt+0x61ac>
  408688:	str	xzr, [x22]
  40868c:	cbz	x19, 408694 <tigetstr@plt+0x61b4>
  408690:	str	xzr, [x19]
  408694:	mov	w0, wzr
  408698:	bl	4023b0 <isatty@plt>
  40869c:	mov	w21, wzr
  4086a0:	cbnz	w0, 4086c4 <tigetstr@plt+0x61e4>
  4086a4:	mov	w0, #0x1                   	// #1
  4086a8:	mov	w21, #0x1                   	// #1
  4086ac:	bl	4023b0 <isatty@plt>
  4086b0:	cbnz	w0, 4086c4 <tigetstr@plt+0x61e4>
  4086b4:	mov	w0, #0x2                   	// #2
  4086b8:	mov	w21, #0x2                   	// #2
  4086bc:	bl	4023b0 <isatty@plt>
  4086c0:	cbz	w0, 408750 <tigetstr@plt+0x6270>
  4086c4:	mov	w0, w21
  4086c8:	bl	401fb0 <ttyname@plt>
  4086cc:	cbz	x0, 40873c <tigetstr@plt+0x625c>
  4086d0:	mov	x21, x0
  4086d4:	cbz	x22, 4086dc <tigetstr@plt+0x61fc>
  4086d8:	str	x21, [x22]
  4086dc:	orr	x8, x20, x19
  4086e0:	cbz	x8, 408704 <tigetstr@plt+0x6224>
  4086e4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4086e8:	add	x1, x1, #0xca5
  4086ec:	mov	w2, #0x5                   	// #5
  4086f0:	mov	x0, x21
  4086f4:	bl	402140 <strncmp@plt>
  4086f8:	add	x8, x21, #0x5
  4086fc:	cmp	w0, #0x0
  408700:	csel	x21, x8, x21, eq  // eq = none
  408704:	cbz	x20, 40870c <tigetstr@plt+0x622c>
  408708:	str	x21, [x20]
  40870c:	cbz	x19, 408734 <tigetstr@plt+0x6254>
  408710:	ldrb	w20, [x21]
  408714:	cbz	w20, 408734 <tigetstr@plt+0x6254>
  408718:	bl	4022d0 <__ctype_b_loc@plt>
  40871c:	ldr	x8, [x0]
  408720:	sxtb	x9, w20
  408724:	ldrh	w9, [x8, x9, lsl #1]
  408728:	tbnz	w9, #11, 408744 <tigetstr@plt+0x6264>
  40872c:	ldrb	w20, [x21, #1]!
  408730:	cbnz	w20, 408720 <tigetstr@plt+0x6240>
  408734:	mov	w0, wzr
  408738:	b	408754 <tigetstr@plt+0x6274>
  40873c:	mov	w0, #0xffffffff            	// #-1
  408740:	b	408754 <tigetstr@plt+0x6274>
  408744:	mov	w0, wzr
  408748:	str	x21, [x19]
  40874c:	b	408754 <tigetstr@plt+0x6274>
  408750:	mov	w0, #0xffffffea            	// #-22
  408754:	ldp	x20, x19, [sp, #32]
  408758:	ldp	x22, x21, [sp, #16]
  40875c:	ldp	x29, x30, [sp], #48
  408760:	ret
  408764:	stp	x29, x30, [sp, #-32]!
  408768:	str	x19, [sp, #16]
  40876c:	mov	x19, x0
  408770:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408774:	add	x0, x0, #0x36a
  408778:	mov	x29, sp
  40877c:	bl	402470 <getenv@plt>
  408780:	str	x0, [x19]
  408784:	ldr	x19, [sp, #16]
  408788:	cmp	x0, #0x0
  40878c:	mov	w8, #0xffffffea            	// #-22
  408790:	csel	w8, wzr, w8, eq  // eq = none
  408794:	mov	w0, w8
  408798:	ldp	x29, x30, [sp], #32
  40879c:	ret
  4087a0:	sub	sp, sp, #0x70
  4087a4:	stp	x20, x19, [sp, #96]
  4087a8:	mov	w19, w0
  4087ac:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4087b0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4087b4:	add	x0, x0, #0xd04
  4087b8:	stp	x29, x30, [sp, #16]
  4087bc:	stp	x28, x27, [sp, #32]
  4087c0:	stp	x26, x25, [sp, #48]
  4087c4:	stp	x24, x23, [sp, #64]
  4087c8:	stp	x22, x21, [sp, #80]
  4087cc:	add	x29, sp, #0x10
  4087d0:	str	x1, [x8, #1280]
  4087d4:	bl	402470 <getenv@plt>
  4087d8:	adrp	x21, 41c000 <tigetstr@plt+0x19b20>
  4087dc:	ldr	w20, [x21, #1352]
  4087e0:	tbnz	w20, #1, 408820 <tigetstr@plt+0x6340>
  4087e4:	cbz	x0, 408888 <tigetstr@plt+0x63a8>
  4087e8:	add	x1, sp, #0x8
  4087ec:	mov	w2, wzr
  4087f0:	bl	401f00 <strtoul@plt>
  4087f4:	ldr	x8, [sp, #8]
  4087f8:	mov	x20, x0
  4087fc:	cbz	x8, 40881c <tigetstr@plt+0x633c>
  408800:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408804:	add	x1, x1, #0xd5e
  408808:	mov	x0, x8
  40880c:	bl	4022b0 <strcmp@plt>
  408810:	cmp	w0, #0x0
  408814:	mov	w8, #0xffff                	// #65535
  408818:	csel	w20, w8, w20, eq  // eq = none
  40881c:	str	w20, [x21, #1352]
  408820:	cbz	w20, 40888c <tigetstr@plt+0x63ac>
  408824:	bl	402000 <getuid@plt>
  408828:	mov	w20, w0
  40882c:	bl	401fa0 <geteuid@plt>
  408830:	cmp	w20, w0
  408834:	b.ne	40884c <tigetstr@plt+0x636c>  // b.any
  408838:	bl	402310 <getgid@plt>
  40883c:	mov	w20, w0
  408840:	bl	401f70 <getegid@plt>
  408844:	cmp	w20, w0
  408848:	b.eq	40888c <tigetstr@plt+0x63ac>  // b.none
  40884c:	adrp	x9, 41b000 <tigetstr@plt+0x18b20>
  408850:	ldr	w8, [x21, #1352]
  408854:	ldr	x9, [x9, #4048]
  408858:	orr	w8, w8, #0x1000000
  40885c:	ldr	x20, [x9]
  408860:	str	w8, [x21, #1352]
  408864:	bl	4020d0 <getpid@plt>
  408868:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40886c:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  408870:	mov	w2, w0
  408874:	add	x1, x1, #0xd1a
  408878:	add	x3, x3, #0xd53
  40887c:	mov	x0, x20
  408880:	bl	402490 <fprintf@plt>
  408884:	b	40888c <tigetstr@plt+0x63ac>
  408888:	str	wzr, [x21, #1352]
  40888c:	ldr	w8, [x21, #1352]
  408890:	cmp	w19, #0x2
  408894:	adrp	x23, 41c000 <tigetstr@plt+0x19b20>
  408898:	orr	w8, w8, #0x2
  40889c:	str	w8, [x21, #1352]
  4088a0:	b.ne	4088bc <tigetstr@plt+0x63dc>  // b.any
  4088a4:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4088a8:	mov	w9, #0x2                   	// #2
  4088ac:	str	w9, [x8, #1328]
  4088b0:	ldrb	w8, [x23, #1332]
  4088b4:	orr	w8, w8, #0x1
  4088b8:	b	40896c <tigetstr@plt+0x648c>
  4088bc:	mov	w0, #0x1                   	// #1
  4088c0:	mov	w20, #0x1                   	// #1
  4088c4:	bl	4023b0 <isatty@plt>
  4088c8:	cbz	w0, 4088f8 <tigetstr@plt+0x6418>
  4088cc:	adrp	x22, 41c000 <tigetstr@plt+0x19b20>
  4088d0:	cmp	w19, #0x3
  4088d4:	str	w19, [x22, #1328]
  4088d8:	b.ne	408904 <tigetstr@plt+0x6424>  // b.any
  4088dc:	bl	408bd4 <tigetstr@plt+0x66f4>
  4088e0:	mov	w20, w0
  4088e4:	cbz	w0, 408938 <tigetstr@plt+0x6458>
  4088e8:	bl	408ce4 <tigetstr@plt+0x6804>
  4088ec:	cbz	w0, 408914 <tigetstr@plt+0x6434>
  4088f0:	str	wzr, [x22, #1328]
  4088f4:	b	408948 <tigetstr@plt+0x6468>
  4088f8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4088fc:	str	w20, [x8, #1328]
  408900:	b	408964 <tigetstr@plt+0x6484>
  408904:	mov	w20, #0xffffffff            	// #-1
  408908:	cmp	w19, #0x2
  40890c:	b.ne	408944 <tigetstr@plt+0x6464>  // b.any
  408910:	b	4088b0 <tigetstr@plt+0x63d0>
  408914:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  408918:	add	x8, x8, #0x530
  40891c:	ldp	w9, w10, [x8, #8]
  408920:	adrp	x0, 408000 <tigetstr@plt+0x5b20>
  408924:	add	x0, x0, #0xda4
  408928:	cmp	w9, w10
  40892c:	cset	w9, gt
  408930:	str	w9, [x8]
  408934:	bl	409df8 <tigetstr@plt+0x7918>
  408938:	ldr	w19, [x22, #1328]
  40893c:	cmp	w19, #0x2
  408940:	b.eq	4088b0 <tigetstr@plt+0x63d0>  // b.none
  408944:	cbnz	w19, 408964 <tigetstr@plt+0x6484>
  408948:	cmn	w20, #0x1
  40894c:	b.ne	408958 <tigetstr@plt+0x6478>  // b.any
  408950:	bl	408bd4 <tigetstr@plt+0x66f4>
  408954:	mov	w20, w0
  408958:	ldrb	w8, [x23, #1332]
  40895c:	bfxil	w8, w20, #0, #1
  408960:	b	40896c <tigetstr@plt+0x648c>
  408964:	ldrb	w8, [x23, #1332]
  408968:	and	w8, w8, #0xfffffffe
  40896c:	ldrb	w9, [x21, #1352]
  408970:	strb	w8, [x23, #1332]
  408974:	tbz	w9, #2, 408bb0 <tigetstr@plt+0x66d0>
  408978:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40897c:	add	x0, x0, #0x26
  408980:	bl	402280 <puts@plt>
  408984:	adrp	x19, 41c000 <tigetstr@plt+0x19b20>
  408988:	add	x19, x19, #0x500
  40898c:	ldr	x1, [x19]
  408990:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408994:	add	x0, x0, #0xec1
  408998:	bl	402440 <printf@plt>
  40899c:	ldr	x1, [x19, #8]
  4089a0:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4089a4:	add	x0, x0, #0xed3
  4089a8:	bl	402440 <printf@plt>
  4089ac:	ldr	x1, [x19, #16]
  4089b0:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4089b4:	add	x0, x0, #0xee5
  4089b8:	bl	402440 <printf@plt>
  4089bc:	ldr	w8, [x19, #48]
  4089c0:	cbz	w8, 4089e0 <tigetstr@plt+0x6500>
  4089c4:	cmp	w8, #0x1
  4089c8:	b.eq	4089ec <tigetstr@plt+0x650c>  // b.none
  4089cc:	cmp	w8, #0x3
  4089d0:	b.ne	4089f8 <tigetstr@plt+0x6518>  // b.any
  4089d4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4089d8:	add	x1, x1, #0xf06
  4089dc:	b	408a10 <tigetstr@plt+0x6530>
  4089e0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4089e4:	add	x1, x1, #0x967
  4089e8:	b	408a10 <tigetstr@plt+0x6530>
  4089ec:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4089f0:	add	x1, x1, #0x973
  4089f4:	b	408a10 <tigetstr@plt+0x6530>
  4089f8:	adrp	x9, 40a000 <tigetstr@plt+0x7b20>
  4089fc:	adrp	x10, 40a000 <tigetstr@plt+0x7b20>
  408a00:	add	x9, x9, #0xe92
  408a04:	add	x10, x10, #0x96c
  408a08:	cmp	w8, #0x2
  408a0c:	csel	x1, x10, x9, eq  // eq = none
  408a10:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408a14:	add	x0, x0, #0xefa
  408a18:	bl	402440 <printf@plt>
  408a1c:	adrp	x20, 41c000 <tigetstr@plt+0x19b20>
  408a20:	add	x20, x20, #0x520
  408a24:	ldrb	w8, [x20, #20]
  408a28:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408a2c:	add	x0, x0, #0xf10
  408a30:	and	w1, w8, #0x1
  408a34:	bl	402440 <printf@plt>
  408a38:	ldrb	w8, [x20, #20]
  408a3c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408a40:	add	x0, x0, #0xf22
  408a44:	ubfx	w1, w8, #1, #1
  408a48:	bl	402440 <printf@plt>
  408a4c:	ldrb	w8, [x20, #20]
  408a50:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408a54:	add	x0, x0, #0xf32
  408a58:	ubfx	w1, w8, #3, #1
  408a5c:	bl	402440 <printf@plt>
  408a60:	ldrb	w8, [x20, #20]
  408a64:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408a68:	add	x0, x0, #0xf44
  408a6c:	ubfx	w1, w8, #2, #1
  408a70:	bl	402440 <printf@plt>
  408a74:	adrp	x24, 41b000 <tigetstr@plt+0x18b20>
  408a78:	ldr	x24, [x24, #4056]
  408a7c:	mov	w0, #0xa                   	// #10
  408a80:	ldr	x1, [x24]
  408a84:	bl	402040 <fputc@plt>
  408a88:	ldr	w2, [x20, #24]
  408a8c:	adrp	x19, 40a000 <tigetstr@plt+0x7b20>
  408a90:	add	x19, x19, #0xf59
  408a94:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408a98:	add	x1, x1, #0xe83
  408a9c:	mov	x0, x19
  408aa0:	bl	402440 <printf@plt>
  408aa4:	ldr	w2, [x20, #28]
  408aa8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408aac:	add	x1, x1, #0xe8b
  408ab0:	mov	x0, x19
  408ab4:	bl	402440 <printf@plt>
  408ab8:	ldr	w2, [x20, #32]
  408abc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408ac0:	add	x1, x1, #0xeba
  408ac4:	mov	x0, x19
  408ac8:	bl	402440 <printf@plt>
  408acc:	ldr	x1, [x24]
  408ad0:	mov	w0, #0xa                   	// #10
  408ad4:	bl	402040 <fputc@plt>
  408ad8:	ldr	x8, [x20]
  408adc:	cbz	x8, 408ba0 <tigetstr@plt+0x66c0>
  408ae0:	adrp	x20, 40a000 <tigetstr@plt+0x7b20>
  408ae4:	adrp	x27, 41c000 <tigetstr@plt+0x19b20>
  408ae8:	adrp	x21, 40a000 <tigetstr@plt+0x7b20>
  408aec:	mov	x25, xzr
  408af0:	mov	x19, xzr
  408af4:	add	x20, x20, #0xf69
  408af8:	adrp	x26, 41c000 <tigetstr@plt+0x19b20>
  408afc:	add	x27, x27, #0x518
  408b00:	add	x21, x21, #0xcff
  408b04:	adrp	x28, 41c000 <tigetstr@plt+0x19b20>
  408b08:	b	408b2c <tigetstr@plt+0x664c>
  408b0c:	ldr	x1, [x24]
  408b10:	mov	w0, #0xa                   	// #10
  408b14:	bl	402040 <fputc@plt>
  408b18:	ldr	x8, [x28, #1312]
  408b1c:	add	x19, x19, #0x1
  408b20:	add	x25, x25, #0x10
  408b24:	cmp	x19, x8
  408b28:	b.cs	408ba0 <tigetstr@plt+0x66c0>  // b.hs, b.nlast
  408b2c:	mov	x0, x20
  408b30:	mov	x1, x19
  408b34:	bl	402440 <printf@plt>
  408b38:	ldr	x8, [x26, #1304]
  408b3c:	ldr	x22, [x24]
  408b40:	mov	x1, xzr
  408b44:	ldr	x0, [x8, x25]
  408b48:	bl	408eec <tigetstr@plt+0x6a0c>
  408b4c:	cbz	x0, 408b68 <tigetstr@plt+0x6688>
  408b50:	ldrb	w8, [x23, #1332]
  408b54:	and	w8, w8, #0x3
  408b58:	cmp	w8, #0x1
  408b5c:	b.ne	408b68 <tigetstr@plt+0x6688>  // b.any
  408b60:	mov	x1, x22
  408b64:	bl	401f20 <fputs@plt>
  408b68:	ldr	x8, [x27]
  408b6c:	ldr	x1, [x24]
  408b70:	ldr	x0, [x8, x25]
  408b74:	bl	401f20 <fputs@plt>
  408b78:	ldrb	w8, [x27, #28]
  408b7c:	and	w8, w8, #0x3
  408b80:	cmp	w8, #0x1
  408b84:	b.ne	408b0c <tigetstr@plt+0x662c>  // b.any
  408b88:	ldr	x3, [x24]
  408b8c:	mov	w1, #0x4                   	// #4
  408b90:	mov	w2, #0x1                   	// #1
  408b94:	mov	x0, x21
  408b98:	bl	402370 <fwrite@plt>
  408b9c:	b	408b0c <tigetstr@plt+0x662c>
  408ba0:	ldr	x1, [x24]
  408ba4:	mov	w0, #0xa                   	// #10
  408ba8:	bl	402040 <fputc@plt>
  408bac:	ldrb	w8, [x23, #1332]
  408bb0:	ldp	x20, x19, [sp, #96]
  408bb4:	ldp	x22, x21, [sp, #80]
  408bb8:	ldp	x24, x23, [sp, #64]
  408bbc:	ldp	x26, x25, [sp, #48]
  408bc0:	ldp	x28, x27, [sp, #32]
  408bc4:	ldp	x29, x30, [sp, #16]
  408bc8:	and	w0, w8, #0x1
  408bcc:	add	sp, sp, #0x70
  408bd0:	ret
  408bd4:	sub	sp, sp, #0x30
  408bd8:	stp	x29, x30, [sp, #16]
  408bdc:	add	x29, sp, #0x10
  408be0:	sub	x2, x29, #0x4
  408be4:	mov	w1, #0x1                   	// #1
  408be8:	mov	x0, xzr
  408bec:	stp	x20, x19, [sp, #32]
  408bf0:	bl	401f60 <setupterm@plt>
  408bf4:	cbnz	w0, 408c2c <tigetstr@plt+0x674c>
  408bf8:	ldur	w8, [x29, #-4]
  408bfc:	cmp	w8, #0x1
  408c00:	b.ne	408c2c <tigetstr@plt+0x674c>  // b.any
  408c04:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408c08:	add	x0, x0, #0xd57
  408c0c:	bl	402480 <tigetnum@plt>
  408c10:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  408c14:	ldr	w8, [x8, #1352]
  408c18:	cmp	w0, #0x2
  408c1c:	b.lt	408c4c <tigetstr@plt+0x676c>  // b.tstop
  408c20:	tbnz	w8, #2, 408c94 <tigetstr@plt+0x67b4>
  408c24:	mov	w0, #0x1                   	// #1
  408c28:	b	408c3c <tigetstr@plt+0x675c>
  408c2c:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  408c30:	ldrb	w8, [x8, #1352]
  408c34:	tbnz	w8, #2, 408c50 <tigetstr@plt+0x6770>
  408c38:	mov	w0, wzr
  408c3c:	ldp	x20, x19, [sp, #32]
  408c40:	ldp	x29, x30, [sp, #16]
  408c44:	add	sp, sp, #0x30
  408c48:	ret
  408c4c:	tbz	w8, #2, 408c38 <tigetstr@plt+0x6758>
  408c50:	adrp	x8, 41b000 <tigetstr@plt+0x18b20>
  408c54:	ldr	x8, [x8, #4048]
  408c58:	ldr	x19, [x8]
  408c5c:	bl	4020d0 <getpid@plt>
  408c60:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408c64:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  408c68:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  408c6c:	mov	w2, w0
  408c70:	add	x1, x1, #0xd62
  408c74:	add	x3, x3, #0xd53
  408c78:	add	x4, x4, #0xd70
  408c7c:	mov	x0, x19
  408c80:	bl	402490 <fprintf@plt>
  408c84:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408c88:	add	x0, x0, #0xd9c
  408c8c:	bl	409790 <tigetstr@plt+0x72b0>
  408c90:	b	408c38 <tigetstr@plt+0x6758>
  408c94:	adrp	x8, 41b000 <tigetstr@plt+0x18b20>
  408c98:	ldr	x8, [x8, #4048]
  408c9c:	mov	w19, w0
  408ca0:	ldr	x20, [x8]
  408ca4:	bl	4020d0 <getpid@plt>
  408ca8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408cac:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  408cb0:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  408cb4:	mov	w2, w0
  408cb8:	add	x1, x1, #0xd62
  408cbc:	add	x3, x3, #0xd53
  408cc0:	add	x4, x4, #0xd70
  408cc4:	mov	x0, x20
  408cc8:	bl	402490 <fprintf@plt>
  408ccc:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408cd0:	add	x0, x0, #0xd75
  408cd4:	mov	w1, w19
  408cd8:	bl	409790 <tigetstr@plt+0x72b0>
  408cdc:	mov	w0, #0x1                   	// #1
  408ce0:	b	408c3c <tigetstr@plt+0x675c>
  408ce4:	stp	x29, x30, [sp, #-32]!
  408ce8:	str	x28, [sp, #16]
  408cec:	mov	x29, sp
  408cf0:	sub	sp, sp, #0x1, lsl #12
  408cf4:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408cf8:	add	x0, x0, #0x36a
  408cfc:	bl	402470 <getenv@plt>
  408d00:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  408d04:	str	x0, [x8, #1288]
  408d08:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408d0c:	add	x0, x0, #0xdd5
  408d10:	bl	402470 <getenv@plt>
  408d14:	cbz	x0, 408d28 <tigetstr@plt+0x6848>
  408d18:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  408d1c:	mov	x3, x0
  408d20:	add	x2, x2, #0xde5
  408d24:	b	408d44 <tigetstr@plt+0x6864>
  408d28:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408d2c:	add	x0, x0, #0xde0
  408d30:	bl	402470 <getenv@plt>
  408d34:	cbz	x0, 408d78 <tigetstr@plt+0x6898>
  408d38:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  408d3c:	mov	x3, x0
  408d40:	add	x2, x2, #0xdfa
  408d44:	mov	x0, sp
  408d48:	mov	w1, #0x1000                	// #4096
  408d4c:	bl	402080 <snprintf@plt>
  408d50:	mov	x0, sp
  408d54:	bl	409824 <tigetstr@plt+0x7344>
  408d58:	add	w8, w0, #0xd
  408d5c:	cmp	w8, #0xc
  408d60:	b.hi	408d84 <tigetstr@plt+0x68a4>  // b.pmore
  408d64:	mov	w9, #0x1                   	// #1
  408d68:	lsl	w8, w9, w8
  408d6c:	mov	w9, #0x1801                	// #6145
  408d70:	tst	w8, w9
  408d74:	b.eq	408d84 <tigetstr@plt+0x68a4>  // b.none
  408d78:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408d7c:	add	x0, x0, #0xdbe
  408d80:	bl	409824 <tigetstr@plt+0x7344>
  408d84:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  408d88:	ldrb	w9, [x8, #1332]
  408d8c:	orr	w9, w9, #0x8
  408d90:	strb	w9, [x8, #1332]
  408d94:	add	sp, sp, #0x1, lsl #12
  408d98:	ldr	x28, [sp, #16]
  408d9c:	ldp	x29, x30, [sp], #32
  408da0:	ret
  408da4:	stp	x29, x30, [sp, #-48]!
  408da8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  408dac:	ldrb	w8, [x8, #1352]
  408db0:	str	x21, [sp, #16]
  408db4:	stp	x20, x19, [sp, #32]
  408db8:	mov	x29, sp
  408dbc:	tbnz	w8, #3, 408e48 <tigetstr@plt+0x6968>
  408dc0:	adrp	x19, 41c000 <tigetstr@plt+0x19b20>
  408dc4:	add	x19, x19, #0x518
  408dc8:	ldp	x0, x8, [x19]
  408dcc:	cbz	x8, 408e04 <tigetstr@plt+0x6924>
  408dd0:	mov	x20, xzr
  408dd4:	mov	x21, xzr
  408dd8:	ldr	x0, [x0, x20]
  408ddc:	bl	4022f0 <free@plt>
  408de0:	ldr	x8, [x19]
  408de4:	add	x8, x8, x20
  408de8:	ldr	x0, [x8, #8]
  408dec:	bl	4022f0 <free@plt>
  408df0:	ldp	x0, x8, [x19]
  408df4:	add	x21, x21, #0x1
  408df8:	add	x20, x20, #0x10
  408dfc:	cmp	x21, x8
  408e00:	b.cc	408dd8 <tigetstr@plt+0x68f8>  // b.lo, b.ul, b.last
  408e04:	bl	4022f0 <free@plt>
  408e08:	adrp	x19, 41c000 <tigetstr@plt+0x19b20>
  408e0c:	add	x19, x19, #0x500
  408e10:	ldr	x0, [x19, #16]
  408e14:	stp	xzr, xzr, [x19, #24]
  408e18:	str	xzr, [x19, #40]
  408e1c:	bl	4022f0 <free@plt>
  408e20:	mov	w8, #0x3                   	// #3
  408e24:	stp	xzr, xzr, [x19]
  408e28:	str	xzr, [x19, #16]
  408e2c:	str	xzr, [x19, #56]
  408e30:	str	w8, [x19, #48]
  408e34:	str	wzr, [x19, #64]
  408e38:	ldp	x20, x19, [sp, #32]
  408e3c:	ldr	x21, [sp, #16]
  408e40:	ldp	x29, x30, [sp], #48
  408e44:	ret
  408e48:	adrp	x8, 41b000 <tigetstr@plt+0x18b20>
  408e4c:	ldr	x8, [x8, #4048]
  408e50:	ldr	x19, [x8]
  408e54:	bl	4020d0 <getpid@plt>
  408e58:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408e5c:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  408e60:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  408e64:	mov	w2, w0
  408e68:	add	x1, x1, #0xd62
  408e6c:	add	x3, x3, #0xd53
  408e70:	add	x4, x4, #0xeae
  408e74:	mov	x0, x19
  408e78:	bl	402490 <fprintf@plt>
  408e7c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  408e80:	add	x0, x0, #0xeb5
  408e84:	bl	409790 <tigetstr@plt+0x72b0>
  408e88:	b	408dc0 <tigetstr@plt+0x68e0>
  408e8c:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  408e90:	ldrb	w9, [x8, #1332]
  408e94:	orr	w9, w9, #0x2
  408e98:	strb	w9, [x8, #1332]
  408e9c:	ret
  408ea0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  408ea4:	ldrb	w9, [x8, #1332]
  408ea8:	and	w9, w9, #0xfffffffd
  408eac:	strb	w9, [x8, #1332]
  408eb0:	ret
  408eb4:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  408eb8:	ldrb	w8, [x8, #1332]
  408ebc:	and	w0, w8, #0x1
  408ec0:	ret
  408ec4:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  408ec8:	ldr	w0, [x8, #1328]
  408ecc:	ret
  408ed0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  408ed4:	ldrb	w8, [x8, #1332]
  408ed8:	tbnz	w8, #1, 408ee8 <tigetstr@plt+0x6a08>
  408edc:	cbz	x0, 408ee8 <tigetstr@plt+0x6a08>
  408ee0:	tbz	w8, #0, 408ee8 <tigetstr@plt+0x6a08>
  408ee4:	b	401f20 <fputs@plt>
  408ee8:	ret
  408eec:	stp	x29, x30, [sp, #-96]!
  408ef0:	stp	x28, x27, [sp, #16]
  408ef4:	stp	x26, x25, [sp, #32]
  408ef8:	stp	x24, x23, [sp, #48]
  408efc:	stp	x22, x21, [sp, #64]
  408f00:	stp	x20, x19, [sp, #80]
  408f04:	mov	x29, sp
  408f08:	sub	sp, sp, #0x2, lsl #12
  408f0c:	sub	sp, sp, #0x120
  408f10:	adrp	x21, 41c000 <tigetstr@plt+0x19b20>
  408f14:	ldrb	w8, [x21, #1332]
  408f18:	and	w9, w8, #0x3
  408f1c:	cmp	w9, #0x1
  408f20:	b.ne	408f60 <tigetstr@plt+0x6a80>  // b.any
  408f24:	mov	x19, x1
  408f28:	mov	x20, x0
  408f2c:	cbz	x0, 4093e0 <tigetstr@plt+0x6f00>
  408f30:	ldrb	w9, [x20]
  408f34:	cbz	w9, 4093e0 <tigetstr@plt+0x6f00>
  408f38:	adrp	x24, 41c000 <tigetstr@plt+0x19b20>
  408f3c:	tbnz	w8, #2, 40937c <tigetstr@plt+0x6e9c>
  408f40:	tbnz	w8, #3, 408f68 <tigetstr@plt+0x6a88>
  408f44:	bl	408ce4 <tigetstr@plt+0x6804>
  408f48:	ldrb	w8, [x21, #1332]
  408f4c:	mov	w22, w0
  408f50:	orr	w8, w8, #0x4
  408f54:	strb	w8, [x21, #1332]
  408f58:	cbnz	w0, 40934c <tigetstr@plt+0x6e6c>
  408f5c:	b	408f70 <tigetstr@plt+0x6a90>
  408f60:	mov	x0, xzr
  408f64:	b	4093e4 <tigetstr@plt+0x6f04>
  408f68:	orr	w8, w8, #0x4
  408f6c:	strb	w8, [x21, #1332]
  408f70:	adrp	x22, 41c000 <tigetstr@plt+0x19b20>
  408f74:	ldr	x0, [x22, #1296]
  408f78:	cbz	x0, 409328 <tigetstr@plt+0x6e48>
  408f7c:	adrp	x27, 41c000 <tigetstr@plt+0x19b20>
  408f80:	ldrb	w8, [x27, #1352]
  408f84:	tbnz	w8, #3, 4094b0 <tigetstr@plt+0x6fd0>
  408f88:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408f8c:	add	x1, x1, #0x32e
  408f90:	bl	4020f0 <fopen@plt>
  408f94:	cbz	x0, 409340 <tigetstr@plt+0x6e60>
  408f98:	mov	x21, x0
  408f9c:	add	x0, sp, #0x110
  408fa0:	mov	w1, #0x2000                	// #8192
  408fa4:	mov	x2, x21
  408fa8:	add	x22, sp, #0x110
  408fac:	bl	401fd0 <fgets_unlocked@plt>
  408fb0:	cbz	x0, 409330 <tigetstr@plt+0x6e50>
  408fb4:	adrp	x25, 40a000 <tigetstr@plt+0x7b20>
  408fb8:	sub	x23, x22, #0x1
  408fbc:	add	x25, x25, #0xf97
  408fc0:	b	408fd8 <tigetstr@plt+0x6af8>
  408fc4:	add	x0, sp, #0x110
  408fc8:	mov	w1, #0x2000                	// #8192
  408fcc:	mov	x2, x21
  408fd0:	bl	401fd0 <fgets_unlocked@plt>
  408fd4:	cbz	x0, 409330 <tigetstr@plt+0x6e50>
  408fd8:	add	x0, sp, #0x110
  408fdc:	mov	w1, #0xa                   	// #10
  408fe0:	bl	402360 <strchr@plt>
  408fe4:	cbnz	x0, 409000 <tigetstr@plt+0x6b20>
  408fe8:	mov	x0, x21
  408fec:	bl	402270 <feof@plt>
  408ff0:	cbz	w0, 409458 <tigetstr@plt+0x6f78>
  408ff4:	add	x0, sp, #0x110
  408ff8:	bl	401f10 <strlen@plt>
  408ffc:	add	x0, x22, x0
  409000:	strb	wzr, [x0]
  409004:	bl	4022d0 <__ctype_b_loc@plt>
  409008:	ldr	x8, [x0]
  40900c:	mov	x28, x0
  409010:	mov	x0, x23
  409014:	ldrsb	x9, [x0, #1]!
  409018:	ldrh	w10, [x8, x9, lsl #1]
  40901c:	tbnz	w10, #0, 409014 <tigetstr@plt+0x6b34>
  409020:	and	w8, w9, #0xff
  409024:	cbz	w8, 408fc4 <tigetstr@plt+0x6ae4>
  409028:	cmp	w8, #0x23
  40902c:	b.eq	408fc4 <tigetstr@plt+0x6ae4>  // b.none
  409030:	add	x2, sp, #0x8c
  409034:	add	x3, sp, #0x8
  409038:	mov	x1, x25
  40903c:	bl	4023e0 <__isoc99_sscanf@plt>
  409040:	cmp	w0, #0x2
  409044:	b.ne	408fc4 <tigetstr@plt+0x6ae4>  // b.any
  409048:	ldrb	w8, [sp, #140]
  40904c:	cbz	w8, 408fc4 <tigetstr@plt+0x6ae4>
  409050:	ldrb	w8, [sp, #8]
  409054:	cbz	w8, 408fc4 <tigetstr@plt+0x6ae4>
  409058:	ldrb	w9, [x27, #1352]
  40905c:	stur	xzr, [x29, #-16]
  409060:	tbnz	w9, #3, 4092d8 <tigetstr@plt+0x6df8>
  409064:	cmp	w8, #0x5c
  409068:	stur	xzr, [x29, #-16]
  40906c:	b.eq	409080 <tigetstr@plt+0x6ba0>  // b.none
  409070:	ldr	x9, [x28]
  409074:	sxtb	x8, w8
  409078:	ldrh	w8, [x9, x8, lsl #1]
  40907c:	tbnz	w8, #10, 4091e8 <tigetstr@plt+0x6d08>
  409080:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409084:	sub	x0, x29, #0x10
  409088:	add	x2, sp, #0x8
  40908c:	add	x1, x1, #0xfcc
  409090:	bl	402060 <asprintf@plt>
  409094:	cmp	w0, #0x1
  409098:	b.lt	409520 <tigetstr@plt+0x7040>  // b.tstop
  40909c:	ldur	x9, [x29, #-16]
  4090a0:	cbz	x9, 4091e0 <tigetstr@plt+0x6d00>
  4090a4:	adrp	x14, 40a000 <tigetstr@plt+0x7b20>
  4090a8:	mov	x8, x9
  4090ac:	mov	w13, #0x5c                  	// #92
  4090b0:	add	x14, x14, #0xcab
  4090b4:	b	4090c4 <tigetstr@plt+0x6be4>
  4090b8:	mov	w10, #0x9                   	// #9
  4090bc:	strb	w10, [x8], #1
  4090c0:	add	x9, x9, #0x1
  4090c4:	ldrb	w10, [x9]
  4090c8:	cmp	w10, #0x5c
  4090cc:	b.eq	4090e0 <tigetstr@plt+0x6c00>  // b.none
  4090d0:	cbz	w10, 4091c4 <tigetstr@plt+0x6ce4>
  4090d4:	strb	w10, [x8], #1
  4090d8:	add	x9, x9, #0x1
  4090dc:	b	4090c4 <tigetstr@plt+0x6be4>
  4090e0:	ldrsb	w10, [x9, #1]!
  4090e4:	sub	w10, w10, #0x23
  4090e8:	cmp	w10, #0x53
  4090ec:	b.hi	4091ac <tigetstr@plt+0x6ccc>  // b.pmore
  4090f0:	adr	x11, 4090b8 <tigetstr@plt+0x6bd8>
  4090f4:	ldrb	w12, [x14, x10]
  4090f8:	add	x11, x11, x12, lsl #2
  4090fc:	br	x11
  409100:	mov	w10, #0x23                  	// #35
  409104:	strb	w10, [x8], #1
  409108:	add	x9, x9, #0x1
  40910c:	b	4090c4 <tigetstr@plt+0x6be4>
  409110:	strb	w13, [x8], #1
  409114:	add	x9, x9, #0x1
  409118:	b	4090c4 <tigetstr@plt+0x6be4>
  40911c:	mov	w10, #0x8                   	// #8
  409120:	strb	w10, [x8], #1
  409124:	add	x9, x9, #0x1
  409128:	b	4090c4 <tigetstr@plt+0x6be4>
  40912c:	mov	w10, #0xb                   	// #11
  409130:	strb	w10, [x8], #1
  409134:	add	x9, x9, #0x1
  409138:	b	4090c4 <tigetstr@plt+0x6be4>
  40913c:	mov	w10, #0x3f                  	// #63
  409140:	strb	w10, [x8], #1
  409144:	add	x9, x9, #0x1
  409148:	b	4090c4 <tigetstr@plt+0x6be4>
  40914c:	mov	w10, #0x1b                  	// #27
  409150:	strb	w10, [x8], #1
  409154:	add	x9, x9, #0x1
  409158:	b	4090c4 <tigetstr@plt+0x6be4>
  40915c:	mov	w10, #0xc                   	// #12
  409160:	strb	w10, [x8], #1
  409164:	add	x9, x9, #0x1
  409168:	b	4090c4 <tigetstr@plt+0x6be4>
  40916c:	mov	w10, #0x20                  	// #32
  409170:	strb	w10, [x8], #1
  409174:	add	x9, x9, #0x1
  409178:	b	4090c4 <tigetstr@plt+0x6be4>
  40917c:	mov	w10, #0x7                   	// #7
  409180:	strb	w10, [x8], #1
  409184:	add	x9, x9, #0x1
  409188:	b	4090c4 <tigetstr@plt+0x6be4>
  40918c:	mov	w10, #0xd                   	// #13
  409190:	strb	w10, [x8], #1
  409194:	add	x9, x9, #0x1
  409198:	b	4090c4 <tigetstr@plt+0x6be4>
  40919c:	mov	w10, #0xa                   	// #10
  4091a0:	strb	w10, [x8], #1
  4091a4:	add	x9, x9, #0x1
  4091a8:	b	4090c4 <tigetstr@plt+0x6be4>
  4091ac:	strb	w13, [x8]
  4091b0:	ldrb	w10, [x9], #1
  4091b4:	add	x11, x8, #0x2
  4091b8:	strb	w10, [x8, #1]
  4091bc:	mov	x8, x11
  4091c0:	b	4090c4 <tigetstr@plt+0x6be4>
  4091c4:	ldur	x9, [x29, #-16]
  4091c8:	sub	x9, x8, x9
  4091cc:	cmp	x9, w0, sxtw
  4091d0:	b.gt	4095a0 <tigetstr@plt+0x70c0>
  4091d4:	strb	wzr, [x8]
  4091d8:	ldur	x24, [x29, #-16]
  4091dc:	b	40920c <tigetstr@plt+0x6d2c>
  4091e0:	mov	x24, xzr
  4091e4:	b	40920c <tigetstr@plt+0x6d2c>
  4091e8:	add	x0, sp, #0x8
  4091ec:	bl	409ce4 <tigetstr@plt+0x7804>
  4091f0:	cmp	x0, #0x0
  4091f4:	add	x8, sp, #0x8
  4091f8:	csel	x0, x8, x0, eq  // eq = none
  4091fc:	bl	402200 <strdup@plt>
  409200:	mov	x24, x0
  409204:	stur	x0, [x29, #-16]
  409208:	cbz	x0, 40954c <tigetstr@plt+0x706c>
  40920c:	ldr	x8, [x28]
  409210:	ldrsb	x9, [x24]
  409214:	ldrh	w8, [x8, x9, lsl #1]
  409218:	tbz	w8, #10, 409240 <tigetstr@plt+0x6d60>
  40921c:	mov	x0, x24
  409220:	bl	409ce4 <tigetstr@plt+0x7804>
  409224:	cbz	x0, 409528 <tigetstr@plt+0x7048>
  409228:	bl	402200 <strdup@plt>
  40922c:	cbz	x0, 4094fc <tigetstr@plt+0x701c>
  409230:	mov	x24, x0
  409234:	ldur	x0, [x29, #-16]
  409238:	bl	4022f0 <free@plt>
  40923c:	stur	x24, [x29, #-16]
  409240:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  409244:	add	x9, x9, #0x520
  409248:	ldp	x8, x9, [x9]
  40924c:	cmp	x8, x9
  409250:	b.ne	409294 <tigetstr@plt+0x6db4>  // b.any
  409254:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  409258:	ldr	x0, [x9, #1304]
  40925c:	lsl	x8, x8, #4
  409260:	add	x1, x8, #0xa0
  409264:	bl	4021f0 <realloc@plt>
  409268:	cbz	x0, 4094fc <tigetstr@plt+0x701c>
  40926c:	adrp	x10, 41c000 <tigetstr@plt+0x19b20>
  409270:	add	x10, x10, #0x518
  409274:	ldr	x8, [x10, #8]
  409278:	ldur	x24, [x29, #-16]
  40927c:	mov	x28, x0
  409280:	mov	x26, x27
  409284:	add	x9, x8, #0xa
  409288:	str	x0, [x10]
  40928c:	str	x9, [x10, #16]
  409290:	b	4092a0 <tigetstr@plt+0x6dc0>
  409294:	adrp	x9, 41c000 <tigetstr@plt+0x19b20>
  409298:	ldr	x28, [x9, #1304]
  40929c:	mov	x26, x27
  4092a0:	add	x27, x28, x8, lsl #4
  4092a4:	mov	x22, x27
  4092a8:	add	x0, sp, #0x8c
  4092ac:	str	x24, [x22, #8]!
  4092b0:	bl	402200 <strdup@plt>
  4092b4:	adrp	x24, 41c000 <tigetstr@plt+0x19b20>
  4092b8:	str	x0, [x27]
  4092bc:	cbz	x0, 409508 <tigetstr@plt+0x7028>
  4092c0:	ldr	x8, [x24, #1312]
  4092c4:	mov	x27, x26
  4092c8:	add	x22, sp, #0x110
  4092cc:	add	x8, x8, #0x1
  4092d0:	str	x8, [x24, #1312]
  4092d4:	b	408fc4 <tigetstr@plt+0x6ae4>
  4092d8:	adrp	x8, 41b000 <tigetstr@plt+0x18b20>
  4092dc:	ldr	x8, [x8, #4048]
  4092e0:	ldr	x24, [x8]
  4092e4:	bl	4020d0 <getpid@plt>
  4092e8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4092ec:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  4092f0:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  4092f4:	mov	w2, w0
  4092f8:	mov	x0, x24
  4092fc:	add	x1, x1, #0xd62
  409300:	add	x3, x3, #0xd53
  409304:	add	x4, x4, #0xeae
  409308:	adrp	x24, 41c000 <tigetstr@plt+0x19b20>
  40930c:	bl	402490 <fprintf@plt>
  409310:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  409314:	add	x1, sp, #0x8c
  409318:	add	x0, x0, #0xfaa
  40931c:	bl	409790 <tigetstr@plt+0x72b0>
  409320:	ldrb	w8, [sp, #8]
  409324:	b	409064 <tigetstr@plt+0x6b84>
  409328:	mov	w22, wzr
  40932c:	b	40934c <tigetstr@plt+0x6e6c>
  409330:	mov	w22, wzr
  409334:	mov	x0, x21
  409338:	bl	4020c0 <fclose@plt>
  40933c:	b	40934c <tigetstr@plt+0x6e6c>
  409340:	bl	402460 <__errno_location@plt>
  409344:	ldr	w8, [x0]
  409348:	neg	w22, w8
  40934c:	ldr	x1, [x24, #1312]
  409350:	cbz	x1, 409378 <tigetstr@plt+0x6e98>
  409354:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409358:	ldrb	w8, [x8, #1352]
  40935c:	tbnz	w8, #3, 409468 <tigetstr@plt+0x6f88>
  409360:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409364:	ldr	x0, [x8, #1304]
  409368:	adrp	x3, 409000 <tigetstr@plt+0x6b20>
  40936c:	add	x3, x3, #0xcd8
  409370:	mov	w2, #0x10                  	// #16
  409374:	bl	402050 <qsort@plt>
  409378:	cbnz	w22, 4093e0 <tigetstr@plt+0x6f00>
  40937c:	ldr	x21, [x24, #1312]
  409380:	cbz	x21, 4093e0 <tigetstr@plt+0x6f00>
  409384:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409388:	ldrb	w8, [x8, #1352]
  40938c:	tbnz	w8, #3, 409408 <tigetstr@plt+0x6f28>
  409390:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409394:	ldr	x22, [x8, #1304]
  409398:	mov	x23, xzr
  40939c:	b	4093ac <tigetstr@plt+0x6ecc>
  4093a0:	cmp	x23, x24
  4093a4:	mov	x21, x24
  4093a8:	b.cs	4093e0 <tigetstr@plt+0x6f00>  // b.hs, b.nlast
  4093ac:	add	x8, x21, x23
  4093b0:	lsr	x24, x8, #1
  4093b4:	add	x25, x22, x24, lsl #4
  4093b8:	ldr	x1, [x25]
  4093bc:	mov	x0, x20
  4093c0:	bl	4022b0 <strcmp@plt>
  4093c4:	tbnz	w0, #31, 4093a0 <tigetstr@plt+0x6ec0>
  4093c8:	cbz	w0, 4093d8 <tigetstr@plt+0x6ef8>
  4093cc:	add	x23, x24, #0x1
  4093d0:	mov	x24, x21
  4093d4:	b	4093a0 <tigetstr@plt+0x6ec0>
  4093d8:	ldr	x0, [x25, #8]
  4093dc:	cbnz	x0, 4093e4 <tigetstr@plt+0x6f04>
  4093e0:	mov	x0, x19
  4093e4:	add	sp, sp, #0x2, lsl #12
  4093e8:	add	sp, sp, #0x120
  4093ec:	ldp	x20, x19, [sp, #80]
  4093f0:	ldp	x22, x21, [sp, #64]
  4093f4:	ldp	x24, x23, [sp, #48]
  4093f8:	ldp	x26, x25, [sp, #32]
  4093fc:	ldp	x28, x27, [sp, #16]
  409400:	ldp	x29, x30, [sp], #96
  409404:	ret
  409408:	adrp	x8, 41b000 <tigetstr@plt+0x18b20>
  40940c:	ldr	x8, [x8, #4048]
  409410:	ldr	x21, [x8]
  409414:	bl	4020d0 <getpid@plt>
  409418:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40941c:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  409420:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  409424:	mov	w2, w0
  409428:	add	x1, x1, #0xd62
  40942c:	add	x3, x3, #0xd53
  409430:	add	x4, x4, #0xeae
  409434:	mov	x0, x21
  409438:	bl	402490 <fprintf@plt>
  40943c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  409440:	add	x0, x0, #0xf79
  409444:	mov	x1, x20
  409448:	bl	409790 <tigetstr@plt+0x72b0>
  40944c:	ldr	x21, [x24, #1312]
  409450:	cbnz	x21, 409390 <tigetstr@plt+0x6eb0>
  409454:	b	4093e0 <tigetstr@plt+0x6f00>
  409458:	bl	402460 <__errno_location@plt>
  40945c:	ldr	w8, [x0]
  409460:	neg	w22, w8
  409464:	b	409334 <tigetstr@plt+0x6e54>
  409468:	adrp	x8, 41b000 <tigetstr@plt+0x18b20>
  40946c:	ldr	x8, [x8, #4048]
  409470:	ldr	x21, [x8]
  409474:	bl	4020d0 <getpid@plt>
  409478:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40947c:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  409480:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  409484:	mov	w2, w0
  409488:	add	x1, x1, #0xd62
  40948c:	add	x3, x3, #0xd53
  409490:	add	x4, x4, #0xeae
  409494:	mov	x0, x21
  409498:	bl	402490 <fprintf@plt>
  40949c:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4094a0:	add	x0, x0, #0x1a
  4094a4:	bl	409790 <tigetstr@plt+0x72b0>
  4094a8:	ldr	x1, [x24, #1312]
  4094ac:	b	409360 <tigetstr@plt+0x6e80>
  4094b0:	adrp	x8, 41b000 <tigetstr@plt+0x18b20>
  4094b4:	ldr	x8, [x8, #4048]
  4094b8:	ldr	x21, [x8]
  4094bc:	bl	4020d0 <getpid@plt>
  4094c0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4094c4:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  4094c8:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  4094cc:	mov	w2, w0
  4094d0:	add	x1, x1, #0xd62
  4094d4:	add	x3, x3, #0xd53
  4094d8:	add	x4, x4, #0xeae
  4094dc:	mov	x0, x21
  4094e0:	bl	402490 <fprintf@plt>
  4094e4:	ldr	x1, [x22, #1296]
  4094e8:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4094ec:	add	x0, x0, #0xf85
  4094f0:	bl	409790 <tigetstr@plt+0x72b0>
  4094f4:	ldr	x0, [x22, #1296]
  4094f8:	b	408f88 <tigetstr@plt+0x6aa8>
  4094fc:	mov	w22, #0xfffffff4            	// #-12
  409500:	adrp	x24, 41c000 <tigetstr@plt+0x19b20>
  409504:	b	409540 <tigetstr@plt+0x7060>
  409508:	cbz	x28, 40953c <tigetstr@plt+0x705c>
  40950c:	ldr	x0, [x22]
  409510:	bl	4022f0 <free@plt>
  409514:	ldr	x0, [x27]
  409518:	bl	4022f0 <free@plt>
  40951c:	stp	xzr, xzr, [x27]
  409520:	mov	w22, #0xfffffff4            	// #-12
  409524:	b	409334 <tigetstr@plt+0x6e54>
  409528:	ldrb	w8, [x27, #1352]
  40952c:	adrp	x24, 41c000 <tigetstr@plt+0x19b20>
  409530:	tbnz	w8, #3, 409558 <tigetstr@plt+0x7078>
  409534:	mov	w22, #0xffffffea            	// #-22
  409538:	b	409540 <tigetstr@plt+0x7060>
  40953c:	mov	w22, #0xfffffff4            	// #-12
  409540:	ldur	x0, [x29, #-16]
  409544:	bl	4022f0 <free@plt>
  409548:	b	409334 <tigetstr@plt+0x6e54>
  40954c:	mov	w22, #0xfffffff4            	// #-12
  409550:	adrp	x24, 41c000 <tigetstr@plt+0x19b20>
  409554:	b	409334 <tigetstr@plt+0x6e54>
  409558:	adrp	x8, 41b000 <tigetstr@plt+0x18b20>
  40955c:	ldr	x8, [x8, #4048]
  409560:	ldr	x22, [x8]
  409564:	bl	4020d0 <getpid@plt>
  409568:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40956c:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  409570:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  409574:	mov	w2, w0
  409578:	add	x1, x1, #0xd62
  40957c:	add	x3, x3, #0xd53
  409580:	add	x4, x4, #0xeae
  409584:	mov	x0, x22
  409588:	bl	402490 <fprintf@plt>
  40958c:	ldur	x1, [x29, #-16]
  409590:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  409594:	add	x0, x0, #0xfb3
  409598:	bl	409790 <tigetstr@plt+0x72b0>
  40959c:	b	409534 <tigetstr@plt+0x7054>
  4095a0:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4095a4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4095a8:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  4095ac:	add	x0, x0, #0xfd2
  4095b0:	add	x1, x1, #0xfe6
  4095b4:	add	x3, x3, #0xff3
  4095b8:	mov	w2, #0x1ac                 	// #428
  4095bc:	bl	402450 <__assert_fail@plt>
  4095c0:	stp	x29, x30, [sp, #-32]!
  4095c4:	str	x19, [sp, #16]
  4095c8:	mov	x29, sp
  4095cc:	mov	x19, x2
  4095d0:	bl	408eec <tigetstr@plt+0x6a0c>
  4095d4:	cbz	x0, 4095fc <tigetstr@plt+0x711c>
  4095d8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4095dc:	ldrb	w8, [x8, #1332]
  4095e0:	and	w8, w8, #0x3
  4095e4:	cmp	w8, #0x1
  4095e8:	b.ne	4095fc <tigetstr@plt+0x711c>  // b.any
  4095ec:	mov	x1, x19
  4095f0:	ldr	x19, [sp, #16]
  4095f4:	ldp	x29, x30, [sp], #32
  4095f8:	b	401f20 <fputs@plt>
  4095fc:	ldr	x19, [sp, #16]
  409600:	ldp	x29, x30, [sp], #32
  409604:	ret
  409608:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  40960c:	ldrb	w8, [x8, #1332]
  409610:	and	w8, w8, #0x3
  409614:	cmp	w8, #0x1
  409618:	b.ne	409634 <tigetstr@plt+0x7154>  // b.any
  40961c:	mov	x3, x0
  409620:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  409624:	add	x0, x0, #0xcff
  409628:	mov	w1, #0x4                   	// #4
  40962c:	mov	w2, #0x1                   	// #1
  409630:	b	402370 <fwrite@plt>
  409634:	ret
  409638:	stp	x29, x30, [sp, #-32]!
  40963c:	str	x19, [sp, #16]
  409640:	mov	x29, sp
  409644:	cbz	x0, 4096b4 <tigetstr@plt+0x71d4>
  409648:	ldrb	w8, [x0]
  40964c:	mov	x19, x0
  409650:	cbz	w8, 4096b4 <tigetstr@plt+0x71d4>
  409654:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409658:	add	x1, x1, #0x967
  40965c:	mov	x0, x19
  409660:	bl	4021d0 <strcasecmp@plt>
  409664:	cbz	w0, 4096b8 <tigetstr@plt+0x71d8>
  409668:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40966c:	add	x1, x1, #0x973
  409670:	mov	x0, x19
  409674:	bl	4021d0 <strcasecmp@plt>
  409678:	cbz	w0, 4096c4 <tigetstr@plt+0x71e4>
  40967c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409680:	add	x1, x1, #0x96c
  409684:	mov	x0, x19
  409688:	bl	4021d0 <strcasecmp@plt>
  40968c:	cbz	w0, 4096cc <tigetstr@plt+0x71ec>
  409690:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409694:	add	x1, x1, #0x594
  409698:	mov	x0, x19
  40969c:	bl	4021d0 <strcasecmp@plt>
  4096a0:	cmp	w0, #0x0
  4096a4:	mov	w8, #0xffffffea            	// #-22
  4096a8:	mov	w9, #0x3                   	// #3
  4096ac:	csel	w0, w9, w8, eq  // eq = none
  4096b0:	b	4096b8 <tigetstr@plt+0x71d8>
  4096b4:	mov	w0, #0xffffffea            	// #-22
  4096b8:	ldr	x19, [sp, #16]
  4096bc:	ldp	x29, x30, [sp], #32
  4096c0:	ret
  4096c4:	mov	w0, #0x1                   	// #1
  4096c8:	b	4096b8 <tigetstr@plt+0x71d8>
  4096cc:	mov	w0, #0x2                   	// #2
  4096d0:	b	4096b8 <tigetstr@plt+0x71d8>
  4096d4:	stp	x29, x30, [sp, #-32]!
  4096d8:	stp	x20, x19, [sp, #16]
  4096dc:	mov	x19, x1
  4096e0:	mov	x29, sp
  4096e4:	cbz	x0, 409774 <tigetstr@plt+0x7294>
  4096e8:	mov	x8, x0
  4096ec:	ldrb	w9, [x8], #1
  4096f0:	cmp	w9, #0x3d
  4096f4:	csel	x9, x0, x8, ne  // ne = any
  4096f8:	ldrb	w9, [x9]
  4096fc:	csel	x20, x8, x0, eq  // eq = none
  409700:	cbz	w9, 409778 <tigetstr@plt+0x7298>
  409704:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409708:	add	x1, x1, #0x967
  40970c:	mov	x0, x20
  409710:	bl	4021d0 <strcasecmp@plt>
  409714:	cbz	w0, 409768 <tigetstr@plt+0x7288>
  409718:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40971c:	add	x1, x1, #0x973
  409720:	mov	x0, x20
  409724:	bl	4021d0 <strcasecmp@plt>
  409728:	cbz	w0, 40975c <tigetstr@plt+0x727c>
  40972c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409730:	add	x1, x1, #0x96c
  409734:	mov	x0, x20
  409738:	bl	4021d0 <strcasecmp@plt>
  40973c:	cbz	w0, 409764 <tigetstr@plt+0x7284>
  409740:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409744:	add	x1, x1, #0x594
  409748:	mov	x0, x20
  40974c:	bl	4021d0 <strcasecmp@plt>
  409750:	cbnz	w0, 409778 <tigetstr@plt+0x7298>
  409754:	mov	w0, #0x3                   	// #3
  409758:	b	409768 <tigetstr@plt+0x7288>
  40975c:	mov	w0, #0x1                   	// #1
  409760:	b	409768 <tigetstr@plt+0x7288>
  409764:	mov	w0, #0x2                   	// #2
  409768:	ldp	x20, x19, [sp, #16]
  40976c:	ldp	x29, x30, [sp], #32
  409770:	ret
  409774:	mov	x20, xzr
  409778:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40977c:	add	x1, x1, #0xa49
  409780:	mov	w0, #0x1                   	// #1
  409784:	mov	x2, x19
  409788:	mov	x3, x20
  40978c:	bl	402400 <errx@plt>
  409790:	sub	sp, sp, #0x120
  409794:	stp	x29, x30, [sp, #256]
  409798:	add	x29, sp, #0x100
  40979c:	stp	x28, x19, [sp, #272]
  4097a0:	stp	x1, x2, [x29, #-120]
  4097a4:	stp	x3, x4, [x29, #-104]
  4097a8:	stp	x5, x6, [x29, #-88]
  4097ac:	stur	x7, [x29, #-72]
  4097b0:	stp	q0, q1, [sp]
  4097b4:	stp	q2, q3, [sp, #32]
  4097b8:	stp	q4, q5, [sp, #64]
  4097bc:	adrp	x19, 41b000 <tigetstr@plt+0x18b20>
  4097c0:	ldr	x19, [x19, #4048]
  4097c4:	mov	x9, #0xffffffffffffffc8    	// #-56
  4097c8:	mov	x10, sp
  4097cc:	sub	x11, x29, #0x78
  4097d0:	movk	x9, #0xff80, lsl #32
  4097d4:	add	x12, x29, #0x20
  4097d8:	add	x10, x10, #0x80
  4097dc:	add	x11, x11, #0x38
  4097e0:	stp	x10, x9, [x29, #-16]
  4097e4:	stp	x12, x11, [x29, #-32]
  4097e8:	mov	x8, x0
  4097ec:	ldr	x0, [x19]
  4097f0:	ldp	q0, q1, [x29, #-32]
  4097f4:	sub	x2, x29, #0x40
  4097f8:	mov	x1, x8
  4097fc:	stp	q6, q7, [sp, #96]
  409800:	stp	q0, q1, [x29, #-64]
  409804:	bl	402430 <vfprintf@plt>
  409808:	ldr	x1, [x19]
  40980c:	mov	w0, #0xa                   	// #10
  409810:	bl	402040 <fputc@plt>
  409814:	ldp	x28, x19, [sp, #272]
  409818:	ldp	x29, x30, [sp, #256]
  40981c:	add	sp, sp, #0x120
  409820:	ret
  409824:	stp	x29, x30, [sp, #-96]!
  409828:	stp	x28, x27, [sp, #16]
  40982c:	stp	x26, x25, [sp, #32]
  409830:	stp	x24, x23, [sp, #48]
  409834:	stp	x22, x21, [sp, #64]
  409838:	stp	x20, x19, [sp, #80]
  40983c:	mov	x29, sp
  409840:	sub	sp, sp, #0x1, lsl #12
  409844:	sub	sp, sp, #0x20
  409848:	mov	x19, x0
  40984c:	add	x0, sp, #0x18
  409850:	mov	w2, #0x1000                	// #4096
  409854:	mov	w1, wzr
  409858:	bl	402180 <memset@plt>
  40985c:	cbz	x19, 4098bc <tigetstr@plt+0x73dc>
  409860:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409864:	ldr	x8, [x8, #1280]
  409868:	cbz	x8, 4098bc <tigetstr@plt+0x73dc>
  40986c:	ldrb	w8, [x8]
  409870:	cbz	w8, 4098bc <tigetstr@plt+0x73dc>
  409874:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409878:	ldrb	w8, [x8, #1352]
  40987c:	tbnz	w8, #2, 409c90 <tigetstr@plt+0x77b0>
  409880:	mov	x0, x19
  409884:	bl	402010 <opendir@plt>
  409888:	cbz	x0, 4098e8 <tigetstr@plt+0x7408>
  40988c:	adrp	x21, 41c000 <tigetstr@plt+0x19b20>
  409890:	add	x21, x21, #0x500
  409894:	mov	x20, x0
  409898:	ldr	x0, [x21]
  40989c:	bl	401f10 <strlen@plt>
  4098a0:	ldr	x8, [x21, #8]
  4098a4:	str	x0, [sp, #16]
  4098a8:	cbz	x8, 4098f8 <tigetstr@plt+0x7418>
  4098ac:	mov	x0, x8
  4098b0:	bl	401f10 <strlen@plt>
  4098b4:	str	x0, [sp, #8]
  4098b8:	b	4098fc <tigetstr@plt+0x741c>
  4098bc:	mov	w19, #0xffffffea            	// #-22
  4098c0:	mov	w0, w19
  4098c4:	add	sp, sp, #0x1, lsl #12
  4098c8:	add	sp, sp, #0x20
  4098cc:	ldp	x20, x19, [sp, #80]
  4098d0:	ldp	x22, x21, [sp, #64]
  4098d4:	ldp	x24, x23, [sp, #48]
  4098d8:	ldp	x26, x25, [sp, #32]
  4098dc:	ldp	x28, x27, [sp, #16]
  4098e0:	ldp	x29, x30, [sp], #96
  4098e4:	ret
  4098e8:	bl	402460 <__errno_location@plt>
  4098ec:	ldr	w8, [x0]
  4098f0:	neg	w19, w8
  4098f4:	b	4098c0 <tigetstr@plt+0x73e0>
  4098f8:	str	xzr, [sp, #8]
  4098fc:	mov	x0, x20
  409900:	bl	4021e0 <readdir@plt>
  409904:	cbz	x0, 409c44 <tigetstr@plt+0x7764>
  409908:	mov	x24, x0
  40990c:	ldrb	w8, [x24, #19]!
  409910:	cmp	w8, #0x2e
  409914:	b.eq	4098fc <tigetstr@plt+0x741c>  // b.none
  409918:	ldrb	w9, [x0, #18]
  40991c:	cmp	w9, #0xa
  409920:	b.hi	4098fc <tigetstr@plt+0x741c>  // b.pmore
  409924:	mov	w10, #0x1                   	// #1
  409928:	lsl	w9, w10, w9
  40992c:	mov	w10, #0x501                 	// #1281
  409930:	tst	w9, w10
  409934:	b.eq	4098fc <tigetstr@plt+0x741c>  // b.none
  409938:	cbz	w8, 4098fc <tigetstr@plt+0x741c>
  40993c:	mov	x0, x24
  409940:	bl	401f10 <strlen@plt>
  409944:	cmp	x0, #0x1, lsl #12
  409948:	b.hi	4098fc <tigetstr@plt+0x741c>  // b.pmore
  40994c:	mov	w1, #0x2e                  	// #46
  409950:	mov	x0, x24
  409954:	bl	402230 <strrchr@plt>
  409958:	cmp	x0, #0x0
  40995c:	csinc	x25, x24, x0, eq  // eq = none
  409960:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409964:	mov	x0, x25
  409968:	add	x1, x1, #0xe83
  40996c:	bl	4022b0 <strcmp@plt>
  409970:	cbz	w0, 4099f0 <tigetstr@plt+0x7510>
  409974:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409978:	mov	x0, x25
  40997c:	add	x1, x1, #0xe8b
  409980:	bl	4022b0 <strcmp@plt>
  409984:	cbz	w0, 409a34 <tigetstr@plt+0x7554>
  409988:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40998c:	mov	x0, x25
  409990:	add	x1, x1, #0xeba
  409994:	bl	4022b0 <strcmp@plt>
  409998:	cbz	w0, 409a78 <tigetstr@plt+0x7598>
  40999c:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  4099a0:	ldrb	w8, [x8, #1352]
  4099a4:	tbz	w8, #2, 4098fc <tigetstr@plt+0x741c>
  4099a8:	adrp	x8, 41b000 <tigetstr@plt+0x18b20>
  4099ac:	ldr	x8, [x8, #4048]
  4099b0:	ldr	x23, [x8]
  4099b4:	bl	4020d0 <getpid@plt>
  4099b8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4099bc:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  4099c0:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  4099c4:	mov	w2, w0
  4099c8:	mov	x0, x23
  4099cc:	add	x1, x1, #0xd62
  4099d0:	add	x3, x3, #0xd53
  4099d4:	add	x4, x4, #0xd70
  4099d8:	bl	402490 <fprintf@plt>
  4099dc:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4099e0:	add	x0, x0, #0xe9c
  4099e4:	mov	x1, x25
  4099e8:	bl	409790 <tigetstr@plt+0x72b0>
  4099ec:	b	4098fc <tigetstr@plt+0x741c>
  4099f0:	mov	w22, wzr
  4099f4:	cmp	x25, x24
  4099f8:	b.eq	409a40 <tigetstr@plt+0x7560>  // b.none
  4099fc:	mov	w1, #0x40                  	// #64
  409a00:	mov	x0, x24
  409a04:	bl	402360 <strchr@plt>
  409a08:	cmp	x0, #0x0
  409a0c:	add	x26, x0, #0x1
  409a10:	csinc	x8, xzr, x0, eq  // eq = none
  409a14:	cbz	x0, 409a54 <tigetstr@plt+0x7574>
  409a18:	mvn	x9, x8
  409a1c:	sub	x8, x8, #0x1
  409a20:	cmp	x8, x24
  409a24:	add	x27, x9, x25
  409a28:	b.eq	409a88 <tigetstr@plt+0x75a8>  // b.none
  409a2c:	mov	x1, x26
  409a30:	b	409a5c <tigetstr@plt+0x757c>
  409a34:	mov	w22, #0x1                   	// #1
  409a38:	cmp	x25, x24
  409a3c:	b.ne	4099fc <tigetstr@plt+0x751c>  // b.any
  409a40:	mov	x28, xzr
  409a44:	mov	x26, xzr
  409a48:	mov	x23, xzr
  409a4c:	mov	x27, xzr
  409a50:	b	409a90 <tigetstr@plt+0x75b0>
  409a54:	mov	x1, xzr
  409a58:	mov	x27, xzr
  409a5c:	cmp	x0, #0x0
  409a60:	csel	x8, x26, x25, ne  // ne = any
  409a64:	mvn	x9, x24
  409a68:	add	x23, x8, x9
  409a6c:	mov	x28, x24
  409a70:	mov	x26, x1
  409a74:	b	409a90 <tigetstr@plt+0x75b0>
  409a78:	mov	w22, #0x2                   	// #2
  409a7c:	cmp	x25, x24
  409a80:	b.ne	4099fc <tigetstr@plt+0x751c>  // b.any
  409a84:	b	409a40 <tigetstr@plt+0x7560>
  409a88:	mov	x28, xzr
  409a8c:	mov	x23, xzr
  409a90:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409a94:	cmp	x28, #0x0
  409a98:	ldrb	w8, [x8, #1352]
  409a9c:	mov	w9, #0x15                  	// #21
  409aa0:	csinc	w9, w9, wzr, ne  // ne = any
  409aa4:	mov	w10, #0xa                   	// #10
  409aa8:	orr	w10, w9, w10
  409aac:	cmp	x26, #0x0
  409ab0:	csel	w25, w9, w10, eq  // eq = none
  409ab4:	tbnz	w8, #2, 409b54 <tigetstr@plt+0x7674>
  409ab8:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409abc:	add	x8, x8, #0x500
  409ac0:	add	x21, x8, x22, lsl #2
  409ac4:	ldr	w8, [x21, #56]!
  409ac8:	cmp	w25, w8
  409acc:	b.lt	4098fc <tigetstr@plt+0x741c>  // b.tstop
  409ad0:	cbz	x23, 409af8 <tigetstr@plt+0x7618>
  409ad4:	ldr	x8, [sp, #16]
  409ad8:	cmp	x23, x8
  409adc:	b.ne	4098fc <tigetstr@plt+0x741c>  // b.any
  409ae0:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409ae4:	ldr	x1, [x8, #1280]
  409ae8:	ldr	x2, [sp, #16]
  409aec:	mov	x0, x28
  409af0:	bl	402140 <strncmp@plt>
  409af4:	cbnz	w0, 4098fc <tigetstr@plt+0x741c>
  409af8:	cbz	x27, 409b28 <tigetstr@plt+0x7648>
  409afc:	ldr	x8, [sp, #8]
  409b00:	cbz	x8, 4098fc <tigetstr@plt+0x741c>
  409b04:	ldr	x8, [sp, #8]
  409b08:	cmp	x27, x8
  409b0c:	b.ne	4098fc <tigetstr@plt+0x741c>  // b.any
  409b10:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409b14:	ldr	x1, [x8, #1288]
  409b18:	ldr	x2, [sp, #8]
  409b1c:	mov	x0, x26
  409b20:	bl	402140 <strncmp@plt>
  409b24:	cbnz	w0, 4098fc <tigetstr@plt+0x741c>
  409b28:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409b2c:	ldrb	w8, [x8, #1352]
  409b30:	tbnz	w8, #2, 409bc0 <tigetstr@plt+0x76e0>
  409b34:	cmp	w22, #0x2
  409b38:	str	w25, [x21]
  409b3c:	b.ne	4098fc <tigetstr@plt+0x741c>  // b.any
  409b40:	add	x0, sp, #0x18
  409b44:	mov	w2, #0x1000                	// #4096
  409b48:	mov	x1, x24
  409b4c:	bl	4023f0 <strncpy@plt>
  409b50:	b	4098fc <tigetstr@plt+0x741c>
  409b54:	adrp	x8, 41b000 <tigetstr@plt+0x18b20>
  409b58:	ldr	x8, [x8, #4048]
  409b5c:	ldr	x21, [x8]
  409b60:	bl	4020d0 <getpid@plt>
  409b64:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409b68:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  409b6c:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  409b70:	mov	w2, w0
  409b74:	mov	x0, x21
  409b78:	add	x1, x1, #0xd62
  409b7c:	add	x3, x3, #0xd53
  409b80:	add	x4, x4, #0xd70
  409b84:	bl	402490 <fprintf@plt>
  409b88:	adrp	x8, 41c000 <tigetstr@plt+0x19b20>
  409b8c:	add	x8, x8, #0x500
  409b90:	add	x8, x8, w22, uxtw #2
  409b94:	ldr	w3, [x8, #56]
  409b98:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  409b9c:	add	x0, x0, #0xe29
  409ba0:	mov	x1, x24
  409ba4:	mov	w2, w25
  409ba8:	mov	x4, x23
  409bac:	mov	x5, x28
  409bb0:	mov	x6, x27
  409bb4:	mov	x7, x26
  409bb8:	bl	409790 <tigetstr@plt+0x72b0>
  409bbc:	b	409ab8 <tigetstr@plt+0x75d8>
  409bc0:	adrp	x8, 41b000 <tigetstr@plt+0x18b20>
  409bc4:	ldr	x8, [x8, #4048]
  409bc8:	ldr	x23, [x8]
  409bcc:	bl	4020d0 <getpid@plt>
  409bd0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409bd4:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  409bd8:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  409bdc:	mov	w2, w0
  409be0:	mov	x0, x23
  409be4:	add	x1, x1, #0xd62
  409be8:	add	x3, x3, #0xd53
  409bec:	add	x4, x4, #0xd70
  409bf0:	bl	402490 <fprintf@plt>
  409bf4:	cbz	w22, 409c24 <tigetstr@plt+0x7744>
  409bf8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409bfc:	cmp	w22, #0x2
  409c00:	add	x1, x1, #0xeba
  409c04:	b.eq	409c2c <tigetstr@plt+0x774c>  // b.none
  409c08:	adrp	x8, 40a000 <tigetstr@plt+0x7b20>
  409c0c:	adrp	x9, 40a000 <tigetstr@plt+0x7b20>
  409c10:	cmp	w22, #0x1
  409c14:	add	x8, x8, #0xe92
  409c18:	add	x9, x9, #0xe8b
  409c1c:	csel	x1, x9, x8, eq  // eq = none
  409c20:	b	409c2c <tigetstr@plt+0x774c>
  409c24:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409c28:	add	x1, x1, #0xe83
  409c2c:	ldr	w2, [x21]
  409c30:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  409c34:	add	x0, x0, #0xe65
  409c38:	mov	w3, w25
  409c3c:	bl	409790 <tigetstr@plt+0x72b0>
  409c40:	b	409b34 <tigetstr@plt+0x7654>
  409c44:	ldrb	w8, [sp, #24]
  409c48:	cbz	w8, 409c80 <tigetstr@plt+0x77a0>
  409c4c:	adrp	x0, 41c000 <tigetstr@plt+0x19b20>
  409c50:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409c54:	add	x8, sp, #0x18
  409c58:	add	x0, x0, #0x510
  409c5c:	add	x1, x1, #0xe96
  409c60:	add	x3, sp, #0x18
  409c64:	mov	x2, x19
  409c68:	strb	wzr, [x8, #4095]
  409c6c:	bl	402060 <asprintf@plt>
  409c70:	cmp	w0, #0x0
  409c74:	mov	w8, #0xfffffff4            	// #-12
  409c78:	csel	w19, wzr, w8, gt
  409c7c:	b	409c84 <tigetstr@plt+0x77a4>
  409c80:	mov	w19, wzr
  409c84:	mov	x0, x20
  409c88:	bl	402210 <closedir@plt>
  409c8c:	b	4098c0 <tigetstr@plt+0x73e0>
  409c90:	adrp	x8, 41b000 <tigetstr@plt+0x18b20>
  409c94:	ldr	x8, [x8, #4048]
  409c98:	ldr	x20, [x8]
  409c9c:	bl	4020d0 <getpid@plt>
  409ca0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  409ca4:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  409ca8:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  409cac:	mov	w2, w0
  409cb0:	add	x1, x1, #0xd62
  409cb4:	add	x3, x3, #0xd53
  409cb8:	add	x4, x4, #0xd70
  409cbc:	mov	x0, x20
  409cc0:	bl	402490 <fprintf@plt>
  409cc4:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  409cc8:	add	x0, x0, #0xe17
  409ccc:	mov	x1, x19
  409cd0:	bl	409790 <tigetstr@plt+0x72b0>
  409cd4:	b	409880 <tigetstr@plt+0x73a0>
  409cd8:	ldr	x0, [x0]
  409cdc:	ldr	x1, [x1]
  409ce0:	b	4022b0 <strcmp@plt>
  409ce4:	stp	x29, x30, [sp, #-64]!
  409ce8:	stp	x24, x23, [sp, #16]
  409cec:	stp	x22, x21, [sp, #32]
  409cf0:	stp	x20, x19, [sp, #48]
  409cf4:	mov	x29, sp
  409cf8:	cbz	x0, 409d5c <tigetstr@plt+0x787c>
  409cfc:	adrp	x20, 41b000 <tigetstr@plt+0x18b20>
  409d00:	mov	x19, x0
  409d04:	mov	x21, xzr
  409d08:	mov	w22, #0x15                  	// #21
  409d0c:	add	x20, x20, #0xc88
  409d10:	b	409d28 <tigetstr@plt+0x7848>
  409d14:	add	x21, x23, #0x1
  409d18:	mov	x23, x22
  409d1c:	cmp	x21, x23
  409d20:	mov	x22, x23
  409d24:	b.cs	409d58 <tigetstr@plt+0x7878>  // b.hs, b.nlast
  409d28:	add	x8, x22, x21
  409d2c:	lsr	x23, x8, #1
  409d30:	add	x24, x20, x23, lsl #4
  409d34:	ldr	x1, [x24]
  409d38:	mov	x0, x19
  409d3c:	bl	4022b0 <strcmp@plt>
  409d40:	tbnz	w0, #31, 409d1c <tigetstr@plt+0x783c>
  409d44:	cbnz	w0, 409d14 <tigetstr@plt+0x7834>
  409d48:	cbz	x24, 409d58 <tigetstr@plt+0x7878>
  409d4c:	add	x8, x20, x23, lsl #4
  409d50:	ldr	x0, [x8, #8]
  409d54:	b	409d5c <tigetstr@plt+0x787c>
  409d58:	mov	x0, xzr
  409d5c:	ldp	x20, x19, [sp, #48]
  409d60:	ldp	x22, x21, [sp, #32]
  409d64:	ldp	x24, x23, [sp, #16]
  409d68:	ldp	x29, x30, [sp], #64
  409d6c:	ret
  409d70:	stp	x29, x30, [sp, #-64]!
  409d74:	mov	x29, sp
  409d78:	stp	x19, x20, [sp, #16]
  409d7c:	adrp	x20, 41b000 <tigetstr@plt+0x18b20>
  409d80:	add	x20, x20, #0x9e0
  409d84:	stp	x21, x22, [sp, #32]
  409d88:	adrp	x21, 41b000 <tigetstr@plt+0x18b20>
  409d8c:	add	x21, x21, #0x9d8
  409d90:	sub	x20, x20, x21
  409d94:	mov	w22, w0
  409d98:	stp	x23, x24, [sp, #48]
  409d9c:	mov	x23, x1
  409da0:	mov	x24, x2
  409da4:	bl	401e98 <mbrtowc@plt-0x38>
  409da8:	cmp	xzr, x20, asr #3
  409dac:	b.eq	409dd8 <tigetstr@plt+0x78f8>  // b.none
  409db0:	asr	x20, x20, #3
  409db4:	mov	x19, #0x0                   	// #0
  409db8:	ldr	x3, [x21, x19, lsl #3]
  409dbc:	mov	x2, x24
  409dc0:	add	x19, x19, #0x1
  409dc4:	mov	x1, x23
  409dc8:	mov	w0, w22
  409dcc:	blr	x3
  409dd0:	cmp	x20, x19
  409dd4:	b.ne	409db8 <tigetstr@plt+0x78d8>  // b.any
  409dd8:	ldp	x19, x20, [sp, #16]
  409ddc:	ldp	x21, x22, [sp, #32]
  409de0:	ldp	x23, x24, [sp, #48]
  409de4:	ldp	x29, x30, [sp], #64
  409de8:	ret
  409dec:	nop
  409df0:	ret
  409df4:	nop
  409df8:	adrp	x2, 41c000 <tigetstr@plt+0x19b20>
  409dfc:	mov	x1, #0x0                   	// #0
  409e00:	ldr	x2, [x2, #792]
  409e04:	b	402030 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409e08 <.fini>:
  409e08:	stp	x29, x30, [sp, #-16]!
  409e0c:	mov	x29, sp
  409e10:	ldp	x29, x30, [sp], #16
  409e14:	ret
