# IMPLEMENTATION-OF-RISC-V-CORE-USING-TL-VERILOG