<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 2598, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 1570, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 1451, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 1459, user inline pragmas are applied</column>
            <column name="">(4) simplification, 1450, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 2958, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 1414, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 1426, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 1540, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 1715, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 1714, loop and instruction simplification</column>
            <column name="">(2) parallelization, 1842, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 2018, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 1757, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 1666, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1655, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="krnl_proj_split" col1="krnl_proj_split.cpp:192" col2="2598" col3="1450" col4="1715" col5="1757" col6="1655">
                    <row id="3" col0="input_split" col1="krnl_proj_split.cpp:29" col2="356" col3="93" col4="133" col5="93" col6="68"/>
                    <row id="4" col0="matcher_engine&lt;1720, 16&gt;" col1="krnl_proj_split.cpp:62" col2="656" col3="594" col4="629" col5="764" col6="759"/>
                    <row id="2" col0="matcher_engine&lt;957, 214&gt;" col1="krnl_proj_split.cpp:62" col2="675" col3="592" col4="627" col5="626" col6="624"/>
                    <row id="1" col0="merge_matches" col1="krnl_proj_split.cpp:134" col2="790" col3="112" col4="277" col5="209" col6="128">
                        <row id="5" col0="write_output_word" col1="krnl_proj_split.cpp:15" col2="306" col2_disp=" 306 (3 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

