{
  "name": "task::scheduler::info::AtomicCpuId::set_anyway",
  "safe": true,
  "callees": {
    "core::convert::Into::into": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Converts this type into the (usually inferred) input type.\n",
      "adt": {}
    },
    "core::sync::atomic::AtomicU32::store": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Stores a value into the atomic integer.\n\n `store` takes an [`Ordering`] argument which describes the memory ordering of this operation.\n  Possible values are [`SeqCst`], [`Release`] and [`Relaxed`].\n\n # Panics\n\n Panics if `order` is [`Acquire`] or [`AcqRel`].\n\n # Examples\n\n ```\n\n\n some_var.store(10, Ordering::Relaxed);\n assert_eq!(some_var.load(Ordering::Relaxed), 10);\n ```\n",
      "adt": {}
    }
  },
  "adts": {
    "core::sync::atomic::AtomicU32": [
      "Ref"
    ],
    "task::scheduler::info::AtomicCpuId": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "Ref"
    ],
    "cpu::id::CpuId": [
      "Plain"
    ],
    "core::sync::atomic::Ordering": [
      "Plain"
    ]
  },
  "path": 2811,
  "span": "ostd/src/task/scheduler/info.rs:52:5: 54:6",
  "src": "pub fn set_anyway(&self, cpu_id: CpuId) {\n        self.0.store(cpu_id.into(), Ordering::Relaxed);\n    }",
  "mir": "fn task::scheduler::info::AtomicCpuId::set_anyway(_1: &task::scheduler::info::AtomicCpuId, _2: cpu::id::CpuId) -> () {\n    let mut _0: ();\n    let  _3: ();\n    let mut _4: &core::sync::atomic::AtomicU32;\n    let mut _5: u32;\n    let mut _6: core::sync::atomic::Ordering;\n    debug self => _1;\n    debug cpu_id => _2;\n    bb0: {\n        StorageLive(_4);\n        _4 = &((*_1).0: core::sync::atomic::AtomicU32);\n        StorageLive(_5);\n        _5 = <cpu::id::CpuId as core::convert::Into<u32>>::into(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = core::sync::atomic::Ordering::Relaxed;\n        _3 = core::sync::atomic::AtomicU32::store(move _4, move _5, move _6) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Sets the inner value of an `AtomicCpuId` anyway.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}