Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 19 14:28:02 2023
| Host         : DESKTOP-6DEOV28 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_Receiver_timing_summary_routed.rpt -pb UART_Receiver_timing_summary_routed.pb -rpx UART_Receiver_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_Receiver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (93)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: Clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (93)
-------------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   96          inf        0.000                      0                   96           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Test2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.702ns  (logic 4.633ns (47.752%)  route 5.069ns (52.248%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  ClockCounter_reg[12]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ClockCounter_reg[12]/Q
                         net (fo=5, routed)           1.126     1.582    ClockCounter[12]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.152     1.734 f  Test2_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.731     2.465    Test2_OBUF_inst_i_6_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I3_O)        0.332     2.797 f  Test2_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.291     3.088    Test2_OBUF_inst_i_3_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.124     3.212 r  Test2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.921     6.133    Test2_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569     9.702 r  Test2_OBUF_inst/O
                         net (fo=0)                   0.000     9.702    Test2
    V11                                                               r  Test2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataReady_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DataValid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.456ns  (logic 4.009ns (62.088%)  route 2.448ns (37.912%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE                         0.000     0.000 r  DataReady_reg/C
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DataReady_reg/Q
                         net (fo=1, routed)           2.448     2.904    DataValid_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.456 r  DataValid_OBUF_inst/O
                         net (fo=0)                   0.000     6.456    DataValid
    J13                                                               r  DataValid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Test_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Test
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.094ns  (logic 4.053ns (66.511%)  route 2.041ns (33.489%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  Test_reg/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Test_reg/Q
                         net (fo=1, routed)           2.041     2.559    Test_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.094 r  Test_OBUF_inst/O
                         net (fo=0)                   0.000     6.094    Test
    K15                                                               r  Test (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClockCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ClockCounter_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 1.188ns (20.137%)  route 4.712ns (79.863%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  ClockCounter_reg[12]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ClockCounter_reg[12]/Q
                         net (fo=5, routed)           1.126     1.582    ClockCounter[12]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.152     1.734 r  Test2_OBUF_inst_i_6/O
                         net (fo=2, routed)           1.213     2.947    Test2_OBUF_inst_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.332     3.279 f  CurrentState[1]_i_3/O
                         net (fo=2, routed)           0.582     3.861    CurrentState[1]_i_3_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.124     3.985 f  ClockCounter[26]_i_4/O
                         net (fo=1, routed)           0.807     4.792    ClockCounter[26]_i_4_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  ClockCounter[26]_i_2/O
                         net (fo=27, routed)          0.983     5.900    ClockCounter[26]_i_2_n_0
    SLICE_X1Y90          FDRE                                         r  ClockCounter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClockCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ClockCounter_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 1.188ns (20.477%)  route 4.614ns (79.523%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  ClockCounter_reg[12]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ClockCounter_reg[12]/Q
                         net (fo=5, routed)           1.126     1.582    ClockCounter[12]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.152     1.734 r  Test2_OBUF_inst_i_6/O
                         net (fo=2, routed)           1.213     2.947    Test2_OBUF_inst_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.332     3.279 f  CurrentState[1]_i_3/O
                         net (fo=2, routed)           0.582     3.861    CurrentState[1]_i_3_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.124     3.985 f  ClockCounter[26]_i_4/O
                         net (fo=1, routed)           0.807     4.792    ClockCounter[26]_i_4_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  ClockCounter[26]_i_2/O
                         net (fo=27, routed)          0.885     5.802    ClockCounter[26]_i_2_n_0
    SLICE_X4Y90          FDRE                                         r  ClockCounter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClockCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ClockCounter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.771ns  (logic 1.188ns (20.585%)  route 4.583ns (79.415%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  ClockCounter_reg[12]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ClockCounter_reg[12]/Q
                         net (fo=5, routed)           1.126     1.582    ClockCounter[12]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.152     1.734 r  Test2_OBUF_inst_i_6/O
                         net (fo=2, routed)           1.213     2.947    Test2_OBUF_inst_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.332     3.279 f  CurrentState[1]_i_3/O
                         net (fo=2, routed)           0.582     3.861    CurrentState[1]_i_3_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.124     3.985 f  ClockCounter[26]_i_4/O
                         net (fo=1, routed)           0.807     4.792    ClockCounter[26]_i_4_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  ClockCounter[26]_i_2/O
                         net (fo=27, routed)          0.855     5.771    ClockCounter[26]_i_2_n_0
    SLICE_X3Y89          FDRE                                         r  ClockCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClockCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ClockCounter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.771ns  (logic 1.188ns (20.585%)  route 4.583ns (79.415%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  ClockCounter_reg[12]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ClockCounter_reg[12]/Q
                         net (fo=5, routed)           1.126     1.582    ClockCounter[12]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.152     1.734 r  Test2_OBUF_inst_i_6/O
                         net (fo=2, routed)           1.213     2.947    Test2_OBUF_inst_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.332     3.279 f  CurrentState[1]_i_3/O
                         net (fo=2, routed)           0.582     3.861    CurrentState[1]_i_3_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.124     3.985 f  ClockCounter[26]_i_4/O
                         net (fo=1, routed)           0.807     4.792    ClockCounter[26]_i_4_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  ClockCounter[26]_i_2/O
                         net (fo=27, routed)          0.855     5.771    ClockCounter[26]_i_2_n_0
    SLICE_X3Y89          FDRE                                         r  ClockCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClockCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ClockCounter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.771ns  (logic 1.188ns (20.585%)  route 4.583ns (79.415%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  ClockCounter_reg[12]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ClockCounter_reg[12]/Q
                         net (fo=5, routed)           1.126     1.582    ClockCounter[12]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.152     1.734 r  Test2_OBUF_inst_i_6/O
                         net (fo=2, routed)           1.213     2.947    Test2_OBUF_inst_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.332     3.279 f  CurrentState[1]_i_3/O
                         net (fo=2, routed)           0.582     3.861    CurrentState[1]_i_3_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.124     3.985 f  ClockCounter[26]_i_4/O
                         net (fo=1, routed)           0.807     4.792    ClockCounter[26]_i_4_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  ClockCounter[26]_i_2/O
                         net (fo=27, routed)          0.855     5.771    ClockCounter[26]_i_2_n_0
    SLICE_X3Y89          FDRE                                         r  ClockCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClockCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ClockCounter_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.771ns  (logic 1.188ns (20.585%)  route 4.583ns (79.415%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  ClockCounter_reg[12]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ClockCounter_reg[12]/Q
                         net (fo=5, routed)           1.126     1.582    ClockCounter[12]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.152     1.734 r  Test2_OBUF_inst_i_6/O
                         net (fo=2, routed)           1.213     2.947    Test2_OBUF_inst_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.332     3.279 f  CurrentState[1]_i_3/O
                         net (fo=2, routed)           0.582     3.861    CurrentState[1]_i_3_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.124     3.985 f  ClockCounter[26]_i_4/O
                         net (fo=1, routed)           0.807     4.792    ClockCounter[26]_i_4_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  ClockCounter[26]_i_2/O
                         net (fo=27, routed)          0.855     5.771    ClockCounter[26]_i_2_n_0
    SLICE_X3Y89          FDRE                                         r  ClockCounter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClockCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ClockCounter_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.760ns  (logic 1.188ns (20.626%)  route 4.572ns (79.374%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  ClockCounter_reg[12]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ClockCounter_reg[12]/Q
                         net (fo=5, routed)           1.126     1.582    ClockCounter[12]
    SLICE_X4Y91          LUT4 (Prop_lut4_I3_O)        0.152     1.734 r  Test2_OBUF_inst_i_6/O
                         net (fo=2, routed)           1.213     2.947    Test2_OBUF_inst_i_6_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.332     3.279 f  CurrentState[1]_i_3/O
                         net (fo=2, routed)           0.582     3.861    CurrentState[1]_i_3_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.124     3.985 f  ClockCounter[26]_i_4/O
                         net (fo=1, routed)           0.807     4.792    ClockCounter[26]_i_4_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  ClockCounter[26]_i_2/O
                         net (fo=27, routed)          0.843     5.760    ClockCounter[26]_i_2_n_0
    SLICE_X1Y91          FDRE                                         r  ClockCounter_reg[12]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DataReady_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.210%)  route 0.134ns (48.790%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  CurrentState_reg[1]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CurrentState_reg[1]/Q
                         net (fo=38, routed)          0.134     0.275    CurrentState_reg_n_0_[1]
    SLICE_X3Y92          FDRE                                         r  DataReady_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SerialDataReg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SerialData_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  SerialDataReg_reg/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SerialDataReg_reg/Q
                         net (fo=1, routed)           0.174     0.315    SerialDataReg
    SLICE_X0Y84          FDRE                                         r  SerialData_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BitCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  BitCounter_reg[0]/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  BitCounter_reg[0]/Q
                         net (fo=4, routed)           0.185     0.326    BitCounter_reg_n_0_[0]
    SLICE_X4Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.371 r  BitCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    BitCounter[0]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  BitCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CurrentState_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.189ns (49.919%)  route 0.190ns (50.081%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  CurrentState_reg[1]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CurrentState_reg[1]/Q
                         net (fo=38, routed)          0.190     0.331    CurrentState_reg_n_0_[1]
    SLICE_X4Y94          LUT4 (Prop_lut4_I2_O)        0.048     0.379 r  CurrentState[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    CurrentState[2]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  CurrentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CurrentState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE                         0.000     0.000 r  CurrentState_reg[0]/C
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CurrentState_reg[0]/Q
                         net (fo=10, routed)          0.208     0.349    CurrentState_reg_n_0_[0]
    SLICE_X4Y93          LUT6 (Prop_lut6_I2_O)        0.045     0.394 r  CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    CurrentState[0]_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ClockCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.187ns (46.052%)  route 0.219ns (53.948%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  ClockCounter_reg[0]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ClockCounter_reg[0]/Q
                         net (fo=4, routed)           0.219     0.360    ClockCounter[0]
    SLICE_X3Y90          LUT5 (Prop_lut5_I4_O)        0.046     0.406 r  ClockCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.406    p_1_in[0]
    SLICE_X3Y90          FDRE                                         r  ClockCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CurrentState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.227ns (55.228%)  route 0.184ns (44.772%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  CurrentState_reg[2]/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  CurrentState_reg[2]/Q
                         net (fo=9, routed)           0.184     0.312    CurrentState_reg_n_0_[2]
    SLICE_X3Y93          LUT6 (Prop_lut6_I4_O)        0.099     0.411 r  CurrentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.411    CurrentState[1]
    SLICE_X3Y93          FDRE                                         r  CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SerialData_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ClockCounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.186ns (44.795%)  route 0.229ns (55.205%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  SerialData_reg/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SerialData_reg/Q
                         net (fo=31, routed)          0.229     0.370    SerialData
    SLICE_X3Y89          LUT5 (Prop_lut5_I0_O)        0.045     0.415 r  ClockCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.415    p_1_in[3]
    SLICE_X3Y89          FDRE                                         r  ClockCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SerialData_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ClockCounter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.474%)  route 0.232ns (55.526%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  SerialData_reg/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SerialData_reg/Q
                         net (fo=31, routed)          0.232     0.373    SerialData
    SLICE_X3Y89          LUT5 (Prop_lut5_I0_O)        0.045     0.418 r  ClockCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.418    p_1_in[4]
    SLICE_X3Y89          FDRE                                         r  ClockCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BitCounter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  BitCounter_reg[2]/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  BitCounter_reg[2]/Q
                         net (fo=2, routed)           0.236     0.377    BitCounter_reg_n_0_[2]
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.045     0.422 r  BitCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.422    BitCounter[2]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  BitCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------





