// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module udpLoopback_rxPath (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        lbRxDataIn_V_data_V_dout,
        lbRxDataIn_V_data_V_empty_n,
        lbRxDataIn_V_data_V_read,
        lbRxDataIn_V_keep_V_dout,
        lbRxDataIn_V_keep_V_empty_n,
        lbRxDataIn_V_keep_V_read,
        lbRxDataIn_V_last_V_dout,
        lbRxDataIn_V_last_V_empty_n,
        lbRxDataIn_V_last_V_read,
        lbRxMetadataIn_V_dout,
        lbRxMetadataIn_V_empty_n,
        lbRxMetadataIn_V_read,
        lbRequestPortOpenOut_V_V_din,
        lbRequestPortOpenOut_V_V_full_n,
        lbRequestPortOpenOut_V_V_write,
        lbPortOpenReplyIn_V_dout,
        lbPortOpenReplyIn_V_empty_n,
        lbPortOpenReplyIn_V_read,
        lb_packetBuffer_V_din,
        lb_packetBuffer_V_full_n,
        lb_packetBuffer_V_write,
        lb_metadataBuffer_V_sourceSock_din,
        lb_metadataBuffer_V_sourceSock_full_n,
        lb_metadataBuffer_V_sourceSock_write,
        lb_metadataBuffer_V_sourceSock_1_din,
        lb_metadataBuffer_V_sourceSock_1_full_n,
        lb_metadataBuffer_V_sourceSock_1_write,
        lb_metadataBuffer_V_destinatio_din,
        lb_metadataBuffer_V_destinatio_full_n,
        lb_metadataBuffer_V_destinatio_write,
        lb_metadataBuffer_V_destinatio_1_din,
        lb_metadataBuffer_V_destinatio_1_full_n,
        lb_metadataBuffer_V_destinatio_1_write,
        lb_lengthBuffer_V_V_din,
        lb_lengthBuffer_V_V_full_n,
        lb_lengthBuffer_V_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv16_280 = 16'b1010000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_5F = 32'b1011111;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] lbRxDataIn_V_data_V_dout;
input   lbRxDataIn_V_data_V_empty_n;
output   lbRxDataIn_V_data_V_read;
input  [7:0] lbRxDataIn_V_keep_V_dout;
input   lbRxDataIn_V_keep_V_empty_n;
output   lbRxDataIn_V_keep_V_read;
input  [0:0] lbRxDataIn_V_last_V_dout;
input   lbRxDataIn_V_last_V_empty_n;
output   lbRxDataIn_V_last_V_read;
input  [95:0] lbRxMetadataIn_V_dout;
input   lbRxMetadataIn_V_empty_n;
output   lbRxMetadataIn_V_read;
output  [15:0] lbRequestPortOpenOut_V_V_din;
input   lbRequestPortOpenOut_V_V_full_n;
output   lbRequestPortOpenOut_V_V_write;
input   lbPortOpenReplyIn_V_dout;
input   lbPortOpenReplyIn_V_empty_n;
output   lbPortOpenReplyIn_V_read;
output  [72:0] lb_packetBuffer_V_din;
input   lb_packetBuffer_V_full_n;
output   lb_packetBuffer_V_write;
output  [15:0] lb_metadataBuffer_V_sourceSock_din;
input   lb_metadataBuffer_V_sourceSock_full_n;
output   lb_metadataBuffer_V_sourceSock_write;
output  [31:0] lb_metadataBuffer_V_sourceSock_1_din;
input   lb_metadataBuffer_V_sourceSock_1_full_n;
output   lb_metadataBuffer_V_sourceSock_1_write;
output  [15:0] lb_metadataBuffer_V_destinatio_din;
input   lb_metadataBuffer_V_destinatio_full_n;
output   lb_metadataBuffer_V_destinatio_write;
output  [31:0] lb_metadataBuffer_V_destinatio_1_din;
input   lb_metadataBuffer_V_destinatio_1_full_n;
output   lb_metadataBuffer_V_destinatio_1_write;
output  [15:0] lb_lengthBuffer_V_V_din;
input   lb_lengthBuffer_V_V_full_n;
output   lb_lengthBuffer_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg lbRxMetadataIn_V_read;
reg lbRequestPortOpenOut_V_V_write;
reg lbPortOpenReplyIn_V_read;
reg[72:0] lb_packetBuffer_V_din;
reg lb_packetBuffer_V_write;
reg[15:0] lb_lengthBuffer_V_V_din;
reg lb_lengthBuffer_V_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_20;
reg   [1:0] sinkState = 2'b00;
reg   [15:0] lbPacketLength = 16'b0000000000000000;
reg   [31:0] openPortWaitTime_V = 32'b1100100;
reg   [0:0] lbPacketLength_flag_4_phi_fu_321_p26;
wire    lbRxDataIn_V_data_V0_status;
wire   [0:0] grp_nbreadreq_fu_200_p5;
wire   [0:0] grp_nbwritereq_fu_212_p3;
wire   [0:0] tmp_8_nbreadreq_fu_244_p3;
wire   [0:0] tmp_10_nbwritereq_fu_252_p6;
wire    lb_metadataBuffer_V_sourceSock1_status;
wire   [0:0] tmp_1_nbreadreq_fu_288_p3;
wire   [0:0] or_cond_fu_819_p2;
reg    ap_sig_bdd_155;
wire   [15:0] tmp_V_1_fu_795_p2;
reg   [15:0] lbPacketLength_new_4_phi_fu_365_p26;
wire   [15:0] tmp_V_fu_618_p2;
reg    lbRxDataIn_V_data_V0_update;
wire   [72:0] tmp_243_fu_487_p4;
wire   [72:0] tmp_136_fu_664_p4;
reg    lb_metadataBuffer_V_sourceSock1_update;
wire   [31:0] tmp_6_fu_825_p2;
wire   [0:0] tmp_9_fu_498_p1;
wire   [0:0] grp_fu_417_p3;
wire   [1:0] counter_V_1_fu_506_p3;
wire   [1:0] p_051_0_cast_fu_502_p1;
wire   [1:0] p_051_0_1_fu_514_p3;
wire   [0:0] grp_fu_425_p3;
wire   [1:0] counter_V_2_fu_522_p2;
wire   [1:0] p_051_0_2_fu_528_p3;
wire   [2:0] p_051_0_2_cast_fu_536_p1;
wire   [0:0] grp_fu_433_p3;
wire   [2:0] counter_V_3_fu_540_p2;
wire   [2:0] p_051_0_3_fu_546_p3;
wire   [0:0] grp_fu_441_p3;
wire   [2:0] counter_V_4_fu_554_p2;
wire   [2:0] p_051_0_4_fu_560_p3;
wire   [0:0] grp_fu_449_p3;
wire   [2:0] counter_V_5_fu_568_p2;
wire   [2:0] p_051_0_5_fu_574_p3;
wire   [0:0] grp_fu_457_p3;
wire   [2:0] counter_V_6_fu_582_p2;
wire   [2:0] p_051_0_6_fu_588_p3;
wire   [3:0] p_051_0_6_cast_fu_596_p1;
wire   [0:0] grp_fu_465_p3;
wire   [3:0] counter_V_7_fu_600_p2;
wire   [3:0] p_051_0_7_fu_606_p3;
wire   [15:0] tmp_s_fu_614_p1;
wire   [0:0] tmp_20_fu_675_p1;
wire   [1:0] counter_V_1_1_fu_683_p3;
wire   [1:0] p_067_0_cast_fu_679_p1;
wire   [1:0] p_067_0_1_fu_691_p3;
wire   [1:0] counter_V_1_2_fu_699_p2;
wire   [1:0] p_067_0_2_fu_705_p3;
wire   [2:0] p_067_0_2_cast_fu_713_p1;
wire   [2:0] counter_V_1_3_fu_717_p2;
wire   [2:0] p_067_0_3_fu_723_p3;
wire   [2:0] counter_V_1_4_fu_731_p2;
wire   [2:0] p_067_0_4_fu_737_p3;
wire   [2:0] counter_V_1_5_fu_745_p2;
wire   [2:0] p_067_0_5_fu_751_p3;
wire   [2:0] counter_V_1_6_fu_759_p2;
wire   [2:0] p_067_0_6_fu_765_p3;
wire   [3:0] p_067_0_6_cast_fu_773_p1;
wire   [3:0] counter_V_1_7_fu_777_p2;
wire   [3:0] p_067_0_7_fu_783_p3;
wire   [15:0] tmp_13_fu_791_p1;
wire   [0:0] or_cond_fu_819_p0;
wire   [0:0] tmp_5_fu_813_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_bdd_551;
reg    ap_sig_bdd_549;
reg    ap_sig_bdd_554;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_155)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv2_0 == sinkState) & ~(ap_const_lv1_0 == or_cond_fu_819_p2) & ~ap_sig_bdd_155)) begin
        sinkState <= ap_const_lv2_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == lbRxDataIn_V_last_V_dout) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6) & ~ap_sig_bdd_155)) begin
        sinkState <= ap_const_lv2_3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (sinkState == ap_const_lv2_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == lbRxDataIn_V_last_V_dout) & ~ap_sig_bdd_155) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (sinkState == ap_const_lv2_1) & ~(ap_const_lv1_0 == tmp_1_nbreadreq_fu_288_p3) & ~ap_sig_bdd_155))) begin
        sinkState <= ap_const_lv2_2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_155 & ~(ap_const_lv1_0 == lbPacketLength_flag_4_phi_fu_321_p26))) begin
        lbPacketLength <= lbPacketLength_new_4_phi_fu_365_p26;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv2_0 == sinkState) & (ap_const_lv1_0 == or_cond_fu_819_p2) & ~ap_sig_bdd_155)) begin
        openPortWaitTime_V <= tmp_6_fu_825_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_155)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_155))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_155)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_155)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// lbPacketLength_flag_4_phi_fu_321_p26 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or lbRxDataIn_V_last_V_dout or sinkState or grp_nbreadreq_fu_200_p5 or grp_nbwritereq_fu_212_p3 or tmp_8_nbreadreq_fu_244_p3 or tmp_10_nbwritereq_fu_252_p6)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == lbRxDataIn_V_last_V_dout) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == lbRxDataIn_V_last_V_dout) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (sinkState == ap_const_lv2_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == lbRxDataIn_V_last_V_dout)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (sinkState == ap_const_lv2_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == lbRxDataIn_V_last_V_dout)))) begin
        lbPacketLength_flag_4_phi_fu_321_p26 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(sinkState == ap_const_lv2_3) & ~(sinkState == ap_const_lv2_2) & ~(sinkState == ap_const_lv2_1) & ~(ap_const_lv2_0 == sinkState)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & (ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (sinkState == ap_const_lv2_2) & (ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & (ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (sinkState == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & (sinkState == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (sinkState == ap_const_lv2_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & (ap_const_lv1_0 == grp_nbwritereq_fu_212_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (sinkState == ap_const_lv2_3) & (ap_const_lv1_0 == grp_nbreadreq_fu_200_p5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (sinkState == ap_const_lv2_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv2_0 == sinkState)))) begin
        lbPacketLength_flag_4_phi_fu_321_p26 = ap_const_lv1_0;
    end else begin
        lbPacketLength_flag_4_phi_fu_321_p26 = 'bx;
    end
end

/// lbPacketLength_new_4_phi_fu_365_p26 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or lbRxDataIn_V_last_V_dout or sinkState or grp_nbreadreq_fu_200_p5 or grp_nbwritereq_fu_212_p3 or tmp_8_nbreadreq_fu_244_p3 or tmp_10_nbwritereq_fu_252_p6 or tmp_V_1_fu_795_p2 or tmp_V_fu_618_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (sinkState == ap_const_lv2_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == lbRxDataIn_V_last_V_dout))) begin
        lbPacketLength_new_4_phi_fu_365_p26 = tmp_V_fu_618_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == lbRxDataIn_V_last_V_dout) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (sinkState == ap_const_lv2_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == lbRxDataIn_V_last_V_dout)))) begin
        lbPacketLength_new_4_phi_fu_365_p26 = ap_const_lv16_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == lbRxDataIn_V_last_V_dout) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6))) begin
        lbPacketLength_new_4_phi_fu_365_p26 = tmp_V_1_fu_795_p2;
    end else begin
        lbPacketLength_new_4_phi_fu_365_p26 = 'bx;
    end
end

/// lbPortOpenReplyIn_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or sinkState or tmp_1_nbreadreq_fu_288_p3 or ap_sig_bdd_155)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (sinkState == ap_const_lv2_1) & ~(ap_const_lv1_0 == tmp_1_nbreadreq_fu_288_p3) & ~ap_sig_bdd_155)) begin
        lbPortOpenReplyIn_V_read = ap_const_logic_1;
    end else begin
        lbPortOpenReplyIn_V_read = ap_const_logic_0;
    end
end

/// lbRequestPortOpenOut_V_V_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or sinkState or or_cond_fu_819_p2 or ap_sig_bdd_155)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv2_0 == sinkState) & ~(ap_const_lv1_0 == or_cond_fu_819_p2) & ~ap_sig_bdd_155)) begin
        lbRequestPortOpenOut_V_V_write = ap_const_logic_1;
    end else begin
        lbRequestPortOpenOut_V_V_write = ap_const_logic_0;
    end
end

/// lbRxDataIn_V_data_V0_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or sinkState or grp_nbreadreq_fu_200_p5 or grp_nbwritereq_fu_212_p3 or tmp_8_nbreadreq_fu_244_p3 or tmp_10_nbwritereq_fu_252_p6 or ap_sig_bdd_155)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (sinkState == ap_const_lv2_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & ~ap_sig_bdd_155) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6) & ~ap_sig_bdd_155))) begin
        lbRxDataIn_V_data_V0_update = ap_const_logic_1;
    end else begin
        lbRxDataIn_V_data_V0_update = ap_const_logic_0;
    end
end

/// lbRxMetadataIn_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or sinkState or grp_nbreadreq_fu_200_p5 or grp_nbwritereq_fu_212_p3 or tmp_8_nbreadreq_fu_244_p3 or tmp_10_nbwritereq_fu_252_p6 or ap_sig_bdd_155)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6) & ~ap_sig_bdd_155)) begin
        lbRxMetadataIn_V_read = ap_const_logic_1;
    end else begin
        lbRxMetadataIn_V_read = ap_const_logic_0;
    end
end

/// lb_lengthBuffer_V_V_din assign process. ///
always @ (sinkState or tmp_V_1_fu_795_p2 or tmp_V_fu_618_p2 or ap_sig_bdd_551 or ap_sig_bdd_549)
begin
    if (ap_sig_bdd_549) begin
        if (ap_sig_bdd_551) begin
            lb_lengthBuffer_V_V_din = tmp_V_1_fu_795_p2;
        end else if ((sinkState == ap_const_lv2_3)) begin
            lb_lengthBuffer_V_V_din = tmp_V_fu_618_p2;
        end else begin
            lb_lengthBuffer_V_V_din = 'bx;
        end
    end else begin
        lb_lengthBuffer_V_V_din = 'bx;
    end
end

/// lb_lengthBuffer_V_V_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or lbRxDataIn_V_last_V_dout or sinkState or grp_nbreadreq_fu_200_p5 or grp_nbwritereq_fu_212_p3 or tmp_8_nbreadreq_fu_244_p3 or tmp_10_nbwritereq_fu_252_p6 or ap_sig_bdd_155)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == lbRxDataIn_V_last_V_dout) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6) & ~ap_sig_bdd_155) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (sinkState == ap_const_lv2_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == lbRxDataIn_V_last_V_dout) & ~ap_sig_bdd_155))) begin
        lb_lengthBuffer_V_V_write = ap_const_logic_1;
    end else begin
        lb_lengthBuffer_V_V_write = ap_const_logic_0;
    end
end

/// lb_metadataBuffer_V_sourceSock1_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or sinkState or grp_nbreadreq_fu_200_p5 or grp_nbwritereq_fu_212_p3 or tmp_8_nbreadreq_fu_244_p3 or tmp_10_nbwritereq_fu_252_p6 or ap_sig_bdd_155)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6) & ~ap_sig_bdd_155)) begin
        lb_metadataBuffer_V_sourceSock1_update = ap_const_logic_1;
    end else begin
        lb_metadataBuffer_V_sourceSock1_update = ap_const_logic_0;
    end
end

/// lb_packetBuffer_V_din assign process. ///
always @ (sinkState or tmp_243_fu_487_p4 or tmp_136_fu_664_p4 or ap_sig_bdd_551 or ap_sig_bdd_554)
begin
    if (ap_sig_bdd_554) begin
        if (ap_sig_bdd_551) begin
            lb_packetBuffer_V_din = tmp_136_fu_664_p4;
        end else if ((sinkState == ap_const_lv2_3)) begin
            lb_packetBuffer_V_din = tmp_243_fu_487_p4;
        end else begin
            lb_packetBuffer_V_din = 'bx;
        end
    end else begin
        lb_packetBuffer_V_din = 'bx;
    end
end

/// lb_packetBuffer_V_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or sinkState or grp_nbreadreq_fu_200_p5 or grp_nbwritereq_fu_212_p3 or tmp_8_nbreadreq_fu_244_p3 or tmp_10_nbwritereq_fu_252_p6 or ap_sig_bdd_155)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (sinkState == ap_const_lv2_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & ~ap_sig_bdd_155) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6) & ~ap_sig_bdd_155))) begin
        lb_packetBuffer_V_write = ap_const_logic_1;
    end else begin
        lb_packetBuffer_V_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_155)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_155 assign process. ///
always @ (ap_start or ap_done_reg or lbRxDataIn_V_last_V_dout or lbRxMetadataIn_V_empty_n or lbRequestPortOpenOut_V_V_full_n or lbPortOpenReplyIn_V_empty_n or sinkState or lb_packetBuffer_V_full_n or lb_lengthBuffer_V_V_full_n or lbRxDataIn_V_data_V0_status or grp_nbreadreq_fu_200_p5 or grp_nbwritereq_fu_212_p3 or tmp_8_nbreadreq_fu_244_p3 or tmp_10_nbwritereq_fu_252_p6 or lb_metadataBuffer_V_sourceSock1_status or tmp_1_nbreadreq_fu_288_p3 or or_cond_fu_819_p2)
begin
    ap_sig_bdd_155 = (((lbRxDataIn_V_data_V0_status == ap_const_logic_0) & (sinkState == ap_const_lv2_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3)) | ((sinkState == ap_const_lv2_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (lb_packetBuffer_V_full_n == ap_const_logic_0)) | ((sinkState == ap_const_lv2_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (lb_lengthBuffer_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == lbRxDataIn_V_last_V_dout)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (lbRxMetadataIn_V_empty_n == ap_const_logic_0) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6) & (lb_metadataBuffer_V_sourceSock1_status == ap_const_logic_0)) | ((lbRxDataIn_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (lb_packetBuffer_V_full_n == ap_const_logic_0) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & (lb_lengthBuffer_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == lbRxDataIn_V_last_V_dout) & (sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6)) | ((lbPortOpenReplyIn_V_empty_n == ap_const_logic_0) & (sinkState == ap_const_lv2_1) & ~(ap_const_lv1_0 == tmp_1_nbreadreq_fu_288_p3)) | ((lbRequestPortOpenOut_V_V_full_n == ap_const_logic_0) & (ap_const_lv2_0 == sinkState) & ~(ap_const_lv1_0 == or_cond_fu_819_p2)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_549 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or lbRxDataIn_V_last_V_dout or grp_nbreadreq_fu_200_p5 or grp_nbwritereq_fu_212_p3 or ap_sig_bdd_155)
begin
    ap_sig_bdd_549 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == lbRxDataIn_V_last_V_dout) & ~ap_sig_bdd_155);
end

/// ap_sig_bdd_551 assign process. ///
always @ (sinkState or tmp_8_nbreadreq_fu_244_p3 or tmp_10_nbwritereq_fu_252_p6)
begin
    ap_sig_bdd_551 = ((sinkState == ap_const_lv2_2) & ~(ap_const_lv1_0 == tmp_8_nbreadreq_fu_244_p3) & ~(ap_const_lv1_0 == tmp_10_nbwritereq_fu_252_p6));
end

/// ap_sig_bdd_554 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or grp_nbreadreq_fu_200_p5 or grp_nbwritereq_fu_212_p3 or ap_sig_bdd_155)
begin
    ap_sig_bdd_554 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_212_p3) & ~ap_sig_bdd_155);
end
assign counter_V_1_1_fu_683_p3 = ((tmp_20_fu_675_p1[0:0]===1'b1)? ap_const_lv2_2: ap_const_lv2_1);
assign counter_V_1_2_fu_699_p2 = (ap_const_lv2_1 + p_067_0_1_fu_691_p3);
assign counter_V_1_3_fu_717_p2 = (ap_const_lv3_1 + p_067_0_2_cast_fu_713_p1);
assign counter_V_1_4_fu_731_p2 = (ap_const_lv3_1 + p_067_0_3_fu_723_p3);
assign counter_V_1_5_fu_745_p2 = (ap_const_lv3_1 + p_067_0_4_fu_737_p3);
assign counter_V_1_6_fu_759_p2 = (ap_const_lv3_1 + p_067_0_5_fu_751_p3);
assign counter_V_1_7_fu_777_p2 = (ap_const_lv4_1 + p_067_0_6_cast_fu_773_p1);
assign counter_V_1_fu_506_p3 = ((tmp_9_fu_498_p1[0:0]===1'b1)? ap_const_lv2_2: ap_const_lv2_1);
assign counter_V_2_fu_522_p2 = (ap_const_lv2_1 + p_051_0_1_fu_514_p3);
assign counter_V_3_fu_540_p2 = (ap_const_lv3_1 + p_051_0_2_cast_fu_536_p1);
assign counter_V_4_fu_554_p2 = (ap_const_lv3_1 + p_051_0_3_fu_546_p3);
assign counter_V_5_fu_568_p2 = (ap_const_lv3_1 + p_051_0_4_fu_560_p3);
assign counter_V_6_fu_582_p2 = (ap_const_lv3_1 + p_051_0_5_fu_574_p3);
assign counter_V_7_fu_600_p2 = (ap_const_lv4_1 + p_051_0_6_cast_fu_596_p1);
assign grp_fu_417_p3 = lbRxDataIn_V_keep_V_dout[ap_const_lv32_1];
assign grp_fu_425_p3 = lbRxDataIn_V_keep_V_dout[ap_const_lv32_2];
assign grp_fu_433_p3 = lbRxDataIn_V_keep_V_dout[ap_const_lv32_3];
assign grp_fu_441_p3 = lbRxDataIn_V_keep_V_dout[ap_const_lv32_4];
assign grp_fu_449_p3 = lbRxDataIn_V_keep_V_dout[ap_const_lv32_5];
assign grp_fu_457_p3 = lbRxDataIn_V_keep_V_dout[ap_const_lv32_6];
assign grp_fu_465_p3 = lbRxDataIn_V_keep_V_dout[ap_const_lv32_7];
assign grp_nbreadreq_fu_200_p5 = (lbRxDataIn_V_data_V_empty_n & lbRxDataIn_V_keep_V_empty_n & lbRxDataIn_V_last_V_empty_n);
assign grp_nbwritereq_fu_212_p3 = lb_packetBuffer_V_full_n;
assign lbRequestPortOpenOut_V_V_din = ap_const_lv16_280;
assign lbRxDataIn_V_data_V0_status = (lbRxDataIn_V_data_V_empty_n & lbRxDataIn_V_keep_V_empty_n & lbRxDataIn_V_last_V_empty_n);
assign lbRxDataIn_V_data_V_read = lbRxDataIn_V_data_V0_update;
assign lbRxDataIn_V_keep_V_read = lbRxDataIn_V_data_V0_update;
assign lbRxDataIn_V_last_V_read = lbRxDataIn_V_data_V0_update;
assign lb_metadataBuffer_V_destinatio_1_din = {{lbRxMetadataIn_V_dout[ap_const_lv32_2F : ap_const_lv32_10]}};
assign lb_metadataBuffer_V_destinatio_1_write = lb_metadataBuffer_V_sourceSock1_update;
assign lb_metadataBuffer_V_destinatio_din = lbRxMetadataIn_V_dout[15:0];
assign lb_metadataBuffer_V_destinatio_write = lb_metadataBuffer_V_sourceSock1_update;
assign lb_metadataBuffer_V_sourceSock1_status = (lb_metadataBuffer_V_sourceSock_full_n & lb_metadataBuffer_V_sourceSock_1_full_n & lb_metadataBuffer_V_destinatio_full_n & lb_metadataBuffer_V_destinatio_1_full_n);
assign lb_metadataBuffer_V_sourceSock_1_din = {{lbRxMetadataIn_V_dout[ap_const_lv32_5F : ap_const_lv32_40]}};
assign lb_metadataBuffer_V_sourceSock_1_write = lb_metadataBuffer_V_sourceSock1_update;
assign lb_metadataBuffer_V_sourceSock_din = {{lbRxMetadataIn_V_dout[ap_const_lv32_3F : ap_const_lv32_30]}};
assign lb_metadataBuffer_V_sourceSock_write = lb_metadataBuffer_V_sourceSock1_update;
assign or_cond_fu_819_p0 = lbRequestPortOpenOut_V_V_full_n;
assign or_cond_fu_819_p2 = (or_cond_fu_819_p0 & tmp_5_fu_813_p2);
assign p_051_0_1_fu_514_p3 = ((grp_fu_417_p3[0:0]===1'b1)? counter_V_1_fu_506_p3: p_051_0_cast_fu_502_p1);
assign p_051_0_2_cast_fu_536_p1 = p_051_0_2_fu_528_p3;
assign p_051_0_2_fu_528_p3 = ((grp_fu_425_p3[0:0]===1'b1)? counter_V_2_fu_522_p2: p_051_0_1_fu_514_p3);
assign p_051_0_3_fu_546_p3 = ((grp_fu_433_p3[0:0]===1'b1)? counter_V_3_fu_540_p2: p_051_0_2_cast_fu_536_p1);
assign p_051_0_4_fu_560_p3 = ((grp_fu_441_p3[0:0]===1'b1)? counter_V_4_fu_554_p2: p_051_0_3_fu_546_p3);
assign p_051_0_5_fu_574_p3 = ((grp_fu_449_p3[0:0]===1'b1)? counter_V_5_fu_568_p2: p_051_0_4_fu_560_p3);
assign p_051_0_6_cast_fu_596_p1 = p_051_0_6_fu_588_p3;
assign p_051_0_6_fu_588_p3 = ((grp_fu_457_p3[0:0]===1'b1)? counter_V_6_fu_582_p2: p_051_0_5_fu_574_p3);
assign p_051_0_7_fu_606_p3 = ((grp_fu_465_p3[0:0]===1'b1)? counter_V_7_fu_600_p2: p_051_0_6_cast_fu_596_p1);
assign p_051_0_cast_fu_502_p1 = tmp_9_fu_498_p1;
assign p_067_0_1_fu_691_p3 = ((grp_fu_417_p3[0:0]===1'b1)? counter_V_1_1_fu_683_p3: p_067_0_cast_fu_679_p1);
assign p_067_0_2_cast_fu_713_p1 = p_067_0_2_fu_705_p3;
assign p_067_0_2_fu_705_p3 = ((grp_fu_425_p3[0:0]===1'b1)? counter_V_1_2_fu_699_p2: p_067_0_1_fu_691_p3);
assign p_067_0_3_fu_723_p3 = ((grp_fu_433_p3[0:0]===1'b1)? counter_V_1_3_fu_717_p2: p_067_0_2_cast_fu_713_p1);
assign p_067_0_4_fu_737_p3 = ((grp_fu_441_p3[0:0]===1'b1)? counter_V_1_4_fu_731_p2: p_067_0_3_fu_723_p3);
assign p_067_0_5_fu_751_p3 = ((grp_fu_449_p3[0:0]===1'b1)? counter_V_1_5_fu_745_p2: p_067_0_4_fu_737_p3);
assign p_067_0_6_cast_fu_773_p1 = p_067_0_6_fu_765_p3;
assign p_067_0_6_fu_765_p3 = ((grp_fu_457_p3[0:0]===1'b1)? counter_V_1_6_fu_759_p2: p_067_0_5_fu_751_p3);
assign p_067_0_7_fu_783_p3 = ((grp_fu_465_p3[0:0]===1'b1)? counter_V_1_7_fu_777_p2: p_067_0_6_cast_fu_773_p1);
assign p_067_0_cast_fu_679_p1 = tmp_20_fu_675_p1;
assign tmp_10_nbwritereq_fu_252_p6 = (lb_metadataBuffer_V_sourceSock_full_n & lb_metadataBuffer_V_sourceSock_1_full_n & lb_metadataBuffer_V_destinatio_full_n & lb_metadataBuffer_V_destinatio_1_full_n);
assign tmp_136_fu_664_p4 = {{{lbRxDataIn_V_last_V_dout}, {lbRxDataIn_V_keep_V_dout}}, {lbRxDataIn_V_data_V_dout}};
assign tmp_13_fu_791_p1 = p_067_0_7_fu_783_p3;
assign tmp_1_nbreadreq_fu_288_p3 = lbPortOpenReplyIn_V_empty_n;
assign tmp_20_fu_675_p1 = lbRxDataIn_V_keep_V_dout[0:0];
assign tmp_243_fu_487_p4 = {{{lbRxDataIn_V_last_V_dout}, {lbRxDataIn_V_keep_V_dout}}, {lbRxDataIn_V_data_V_dout}};
assign tmp_5_fu_813_p2 = (openPortWaitTime_V == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_6_fu_825_p2 = ($signed(openPortWaitTime_V) + $signed(ap_const_lv32_FFFFFFFF));
assign tmp_8_nbreadreq_fu_244_p3 = lbRxMetadataIn_V_empty_n;
assign tmp_9_fu_498_p1 = lbRxDataIn_V_keep_V_dout[0:0];
assign tmp_V_1_fu_795_p2 = (tmp_13_fu_791_p1 + lbPacketLength);
assign tmp_V_fu_618_p2 = (tmp_s_fu_614_p1 + lbPacketLength);
assign tmp_s_fu_614_p1 = p_051_0_7_fu_606_p3;


endmodule //udpLoopback_rxPath

