
---------- Begin Simulation Statistics ----------
final_tick                                 5131830500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141933                       # Simulator instruction rate (inst/s)
host_mem_usage                                 874328                       # Number of bytes of host memory used
host_op_rate                                   160482                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   121.67                       # Real time elapsed on the host
host_tick_rate                               42178407                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17268907                       # Number of instructions simulated
sim_ops                                      19525806                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005132                       # Number of seconds simulated
sim_ticks                                  5131830500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.776001                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2126489                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2131263                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 36                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27638                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3197782                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             174438                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          176198                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1760                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4973472                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        14263                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong          230                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect         4958                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong         4026                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          627                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           78                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        72061                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         4814                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         7572                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          511                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7        21563                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1070                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         5992                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         2381                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          575                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         1253                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         1015                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         4837                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15         5163                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16        21628                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17        18942                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18        18279                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19        32668                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20        11296                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22        35922                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24        40416                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26        41791                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28        14272                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         6444                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         4506                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         2994                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      2687103                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1239                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        22619                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        35540                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         7126                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         4500                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         7643                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         2675                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10        14110                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         1158                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12        12860                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         3662                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          565                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         3994                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         1313                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17        18330                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18        10558                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19        19079                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20        10084                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22        28455                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24        32263                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26        58120                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28        46315                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30        23052                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       338697                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1319                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        15886                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  665014                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          742                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   8649960                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6720474                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25706                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    4782384                       # Number of branches committed
system.cpu.commit.bw_lim_events                661264                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          754093                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             17272408                       # Number of instructions committed
system.cpu.commit.committedOps               19529307                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10026362                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.947796                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.363800                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3792370     37.82%     37.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1978249     19.73%     57.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1516063     15.12%     72.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       501885      5.01%     77.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       664093      6.62%     84.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       505074      5.04%     89.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       310125      3.09%     92.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        97239      0.97%     93.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       661264      6.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10026362                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               655562                       # Number of function calls committed.
system.cpu.commit.int_insts                  16935989                       # Number of committed integer instructions.
system.cpu.commit.loads                       2002676                       # Number of loads committed
system.cpu.commit.membars                        1100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           17      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15822086     81.02%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40140      0.21%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             5      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              49      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              73      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             65      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2002676     10.25%     91.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1664106      8.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19529307                       # Class of committed instruction
system.cpu.commit.refs                        3666782                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       960                       # Number of committed Vector instructions.
system.cpu.committedInsts                    17268907                       # Number of Instructions Simulated
system.cpu.committedOps                      19525806                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.594343                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.594343                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                822988                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1951                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2111980                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               20498781                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4198449                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5012087                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25829                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  8243                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 73246                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     4973472                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   4278955                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5763649                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  9119                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       18203482                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  253                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   55522                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.484571                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4340868                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2965941                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.773585                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10132599                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.035733                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.630453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4940642     48.76%     48.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   585477      5.78%     54.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1456706     14.38%     68.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   835064      8.24%     77.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   538947      5.32%     82.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   213203      2.10%     84.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   351755      3.47%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   395592      3.90%     91.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   815213      8.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10132599                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          131063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26397                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  4854790                       # Number of branches executed
system.cpu.iew.exec_nop                          3737                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.980579                       # Inst execution rate
system.cpu.iew.exec_refs                      4059885                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1725958                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  425681                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2086266                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1303                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               839                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1772981                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20284298                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2333927                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             61589                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20327990                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3522                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2459                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25829                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  7172                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           250                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            11666                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       154937                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        83590                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       108875                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             77                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17442                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8955                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  19091486                       # num instructions consuming a value
system.cpu.iew.wb_count                      20032948                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.506219                       # average fanout of values written-back
system.cpu.iew.wb_producers                   9664465                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.951832                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20041187                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 23002244                       # number of integer regfile reads
system.cpu.int_regfile_writes                14824376                       # number of integer regfile writes
system.cpu.ipc                               1.682529                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.682529                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                24      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16259074     79.74%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40170      0.20%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   71      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  104      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  101      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  85      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2341280     11.48%     91.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1748639      8.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20389579                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20388357                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50957697                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20031784                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21033602                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20279258                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20389579                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1303                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          754754                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             48404                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            194                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       345836                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10132599                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.012275                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.443626                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1858224     18.34%     18.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2426315     23.95%     42.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2076948     20.50%     62.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1275080     12.58%     75.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2496032     24.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10132599                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.986579                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1198                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2464                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1164                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1790                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             37238                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            23613                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2086266                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1772981                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                14063313                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   4389                       # number of misc regfile writes
system.cpu.numCycles                         10263662                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  502835                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21060090                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 146899                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4237555                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3986                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   333                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              31885803                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20434472                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            21898162                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5043194                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  17834                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25829                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                182870                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   838072                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         23133121                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         140316                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               4212                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    312492                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1314                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1597                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     29647822                       # The number of ROB reads
system.cpu.rob.rob_writes                    40673089                       # The number of ROB writes
system.cpu.timesIdled                            1501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1328                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     432                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8635                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        46664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        94353                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6038                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2456                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2456                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6038                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           141                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       543616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  543616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8635                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8635    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8635                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10894500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           44835500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5131830500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             44045                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12101                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1604                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           32959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3479                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2117                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        41929                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          164                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          164                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       136204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                142041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       238080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3680576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3918656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            47689                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000063                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007931                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  47686     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              47689                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           60881500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          68194000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3174998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5131830500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  282                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38748                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39030                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 282                       # number of overall hits
system.l2.overall_hits::.cpu.data               38748                       # number of overall hits
system.l2.overall_hits::total                   39030                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1835                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6660                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8495                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1835                       # number of overall misses
system.l2.overall_misses::.cpu.data              6660                       # number of overall misses
system.l2.overall_misses::total                  8495                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    143253000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    502899000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        646152000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    143253000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    502899000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       646152000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2117                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            45408                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47525                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2117                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           45408                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47525                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.866793                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.146670                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.178748                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.866793                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.146670                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.178748                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78067.029973                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75510.360360                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76062.625074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78067.029973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75510.360360                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76062.625074                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8495                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8495                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    124913000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    436299000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    561212000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    124913000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    436299000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    561212000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.866793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.146670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.178748                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.866793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.146670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.178748                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68072.479564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65510.360360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66063.802237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68072.479564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65510.360360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66063.802237                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12101                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12101                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1604                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1604                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1604                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1604                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1023                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2456                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    188713000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     188713000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.705950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.705950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76837.540717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76837.540717                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    164153000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    164153000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.705950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.705950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66837.540717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66837.540717                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1835                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1835                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    143253000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    143253000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.866793                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.866793                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78067.029973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78067.029973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    124913000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    124913000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.866793                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.866793                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68072.479564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68072.479564                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         37725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    314186000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    314186000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        41929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         41929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.100265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74735.014272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74735.014272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    272146000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    272146000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.100265                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100265                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64735.014272                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64735.014272                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                23                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          141                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             141                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.859756                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.859756                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          141                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          141                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2698000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2698000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.859756                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.859756                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19134.751773                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19134.751773                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5131830500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7646.904873                       # Cycle average of tags in use
system.l2.tags.total_refs                       94208                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8651                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.889839                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     135.754660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1495.372947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6015.777266                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.045635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.183587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.233365                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8628                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8232                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.263306                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    763451                       # Number of tag accesses
system.l2.tags.data_accesses                   763451                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5131830500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         117376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         426240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             543616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       117376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        117376                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8494                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          22872151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          83058082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             105930233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     22872151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22872151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         22872151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         83058082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            105930233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000620000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18228                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8494                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8494                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     52961500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   42470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               212224000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6235.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24985.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7416                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8494                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    505.683426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.390724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.508471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          215     20.02%     20.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          202     18.81%     38.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          105      9.78%     48.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           84      7.82%     56.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           45      4.19%     60.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           43      4.00%     64.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      2.51%     67.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      2.23%     69.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          329     30.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1074                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 543616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  543616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       105.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    105.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5131739000                       # Total gap between requests
system.mem_ctrls.avgGap                     604160.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       117376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       426240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 22872150.590320549905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 83058082.296365782619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     49502500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    162721500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26991.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24432.66                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3577140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1886115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            28281540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     405047760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        307269900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1711869600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2457932055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.958152                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4446373750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    171340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    514116750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4119780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2189715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            32365620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     405047760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        383932620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1647311520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2474967015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.277623                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4277764000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    171340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    682726500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5131830500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      4276031                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4276031                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4276031                       # number of overall hits
system.cpu.icache.overall_hits::total         4276031                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2921                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2921                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2921                       # number of overall misses
system.cpu.icache.overall_misses::total          2921                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    191317497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    191317497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    191317497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    191317497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4278952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4278952                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4278952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4278952                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000683                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000683                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000683                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000683                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65497.260185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65497.260185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65497.260185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65497.260185                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1345                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.047619                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1604                       # number of writebacks
system.cpu.icache.writebacks::total              1604                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          804                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          804                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          804                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          804                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2117                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2117                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2117                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2117                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149480497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149480497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149480497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149480497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000495                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000495                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000495                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000495                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70609.587624                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70609.587624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70609.587624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70609.587624                       # average overall mshr miss latency
system.cpu.icache.replacements                   1604                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4276031                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4276031                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2921                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2921                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    191317497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    191317497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4278952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4278952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65497.260185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65497.260185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          804                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          804                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2117                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2117                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149480497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149480497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70609.587624                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70609.587624                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5131830500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.844600                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4278147                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2021.808601                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.844600                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8560020                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8560020                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5131830500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5131830500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5131830500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5131830500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5131830500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3630887                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3630887                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3630920                       # number of overall hits
system.cpu.dcache.overall_hits::total         3630920                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        79445                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79445                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        79448                       # number of overall misses
system.cpu.dcache.overall_misses::total         79448                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2327133795                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2327133795                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2327133795                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2327133795                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3710332                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3710332                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3710368                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3710368                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021412                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021412                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021412                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021412                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29292.388382                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29292.388382                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29291.282285                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29291.282285                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8867                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               294                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.159864                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12101                       # number of writebacks
system.cpu.dcache.writebacks::total             12101                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        33887                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33887                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        33887                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33887                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        45558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        45558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        45561                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        45561                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    982692374                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    982692374                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    982888874                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    982888874                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012279                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012279                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012279                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012279                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21570.138593                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21570.138593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21573.031189                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21573.031189                       # average overall mshr miss latency
system.cpu.dcache.replacements                  45060                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1978464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1978464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        68844                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         68844                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1794503500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1794503500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2047308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2047308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26066.229446                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26066.229446                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        26928                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26928                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        41916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        41916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    773218500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    773218500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18446.858002                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18446.858002                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1652343                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1652343                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    527775407                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    527775407                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1662781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1662781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50562.886281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50562.886281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6959                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6959                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    204781986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    204781986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58862.312734                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58862.312734                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       196500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       196500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        65500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        65500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           80                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           80                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          163                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          163                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4854888                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4854888                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          243                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          243                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.670782                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.670782                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29784.588957                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29784.588957                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          163                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          163                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4691888                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4691888                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.670782                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.670782                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28784.588957                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28784.588957                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1235                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1235                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       401000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       401000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.009623                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009623                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 33416.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33416.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           11                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       302500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       302500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.008821                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008821                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        27500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        27500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1097                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1097                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1097                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1097                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5131830500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.374536                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3678824                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45572                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             80.725533                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.374536                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7470996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7470996                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5131830500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5131830500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
