Design Information for DUNE SP Timing System Fibre Interface Board (FIB)

Design files Cadence Concept-HDL / Allegro:  pc065a_toplevel_compress.tgz
Manufacturing artwork ("Gerbers" , ODB++) pc065b-manufacturing-artwork-2020-06-04.zip
Circuit schematic: pc065b_toplevel_14may20.pdf
