Loading plugins phase: Elapsed time ==> 0s.120ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\gcristini\OneDrive - Datalogic S.p.a\Data\PhytonWorkspace\SkorpioTemperatureTest\PSOC-Firmware\SerialTemperatureSensor.cydsn\SerialTemperatureSensor.cyprj -d CY8C4145LQI-PS433 -s C:\Users\gcristini\OneDrive - Datalogic S.p.a\Data\PhytonWorkspace\SkorpioTemperatureTest\PSOC-Firmware\SerialTemperatureSensor.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.280ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SerialTemperatureSensor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gcristini\OneDrive - Datalogic S.p.a\Data\PhytonWorkspace\SkorpioTemperatureTest\PSOC-Firmware\SerialTemperatureSensor.cydsn\SerialTemperatureSensor.cyprj -dcpsoc3 SerialTemperatureSensor.v -verilog
======================================================================

======================================================================
Compiling:  SerialTemperatureSensor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gcristini\OneDrive - Datalogic S.p.a\Data\PhytonWorkspace\SkorpioTemperatureTest\PSOC-Firmware\SerialTemperatureSensor.cydsn\SerialTemperatureSensor.cyprj -dcpsoc3 SerialTemperatureSensor.v -verilog
======================================================================

======================================================================
Compiling:  SerialTemperatureSensor.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gcristini\OneDrive - Datalogic S.p.a\Data\PhytonWorkspace\SkorpioTemperatureTest\PSOC-Firmware\SerialTemperatureSensor.cydsn\SerialTemperatureSensor.cyprj -dcpsoc3 -verilog SerialTemperatureSensor.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jul 02 16:52:40 2020


======================================================================
Compiling:  SerialTemperatureSensor.v
Program  :   vpp
Options  :    -yv2 -q10 SerialTemperatureSensor.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jul 02 16:52:40 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SerialTemperatureSensor.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  SerialTemperatureSensor.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gcristini\OneDrive - Datalogic S.p.a\Data\PhytonWorkspace\SkorpioTemperatureTest\PSOC-Firmware\SerialTemperatureSensor.cydsn\SerialTemperatureSensor.cyprj -dcpsoc3 -verilog SerialTemperatureSensor.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jul 02 16:52:40 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\gcristini\OneDrive - Datalogic S.p.a\Data\PhytonWorkspace\SkorpioTemperatureTest\PSOC-Firmware\SerialTemperatureSensor.cydsn\codegentemp\SerialTemperatureSensor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\gcristini\OneDrive - Datalogic S.p.a\Data\PhytonWorkspace\SkorpioTemperatureTest\PSOC-Firmware\SerialTemperatureSensor.cydsn\codegentemp\SerialTemperatureSensor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
SerialTemperatureSensor.v (line 565, col 24):  Warning: (W460) 't_fvalid' unassigned in module 'Scan_ADC_v3_10_2'.

tovif:  No errors.  1 warning.


======================================================================
Compiling:  SerialTemperatureSensor.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gcristini\OneDrive - Datalogic S.p.a\Data\PhytonWorkspace\SkorpioTemperatureTest\PSOC-Firmware\SerialTemperatureSensor.cydsn\SerialTemperatureSensor.cyprj -dcpsoc3 -verilog SerialTemperatureSensor.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jul 02 16:52:40 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\gcristini\OneDrive - Datalogic S.p.a\Data\PhytonWorkspace\SkorpioTemperatureTest\PSOC-Firmware\SerialTemperatureSensor.cydsn\codegentemp\SerialTemperatureSensor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\gcristini\OneDrive - Datalogic S.p.a\Data\PhytonWorkspace\SkorpioTemperatureTest\PSOC-Firmware\SerialTemperatureSensor.cydsn\codegentemp\SerialTemperatureSensor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_PC:Net_1257\
	\UART_PC:uncfg_rx_irq\
	\UART_PC:Net_1099\
	\UART_PC:Net_1258\
	Net_2
	Net_11
	Net_12
	Net_13
	Net_14
	Net_15
	Net_16
	Net_17
	Net_19
	Net_22
	\ADC_Temp:Net_448\
	\ADC_Temp:Net_446\
	\ADC_Temp:Net_1002\
	\ADC_Temp:Net_1009\
	\ADC_Temp:Net_1003\
	\ADC_Temp:Net_1007\
	\ADC_Temp:Net_991\
	\ADC_Temp:Net_987\
	\ADC_Temp:Net_993\
	\ADC_Temp:Net_986\


Deleted 24 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_PC:sclk_s_wire\ to \UART_PC:select_s_wire\
Aliasing \UART_PC:mosi_s_wire\ to \UART_PC:select_s_wire\
Aliasing \UART_PC:miso_m_wire\ to \UART_PC:select_s_wire\
Aliasing zero to \UART_PC:select_s_wire\
Aliasing one to \UART_PC:tmpOE__tx_net_0\
Aliasing \UART_PC:tmpOE__rx_net_0\ to \UART_PC:tmpOE__tx_net_0\
Aliasing \UART_PC:cts_wire\ to \UART_PC:select_s_wire\
Aliasing tmpOE__Thermocouple_Input_P_net_0 to \UART_PC:tmpOE__tx_net_0\
Aliasing \ADC_Temp:Net_410\ to \UART_PC:select_s_wire\
Aliasing \ADC_Temp:st_sel_1\ to \UART_PC:select_s_wire\
Aliasing \ADC_Temp:st_sel_0\ to \UART_PC:select_s_wire\
Aliasing \ADC_Temp:Net_412\ to \UART_PC:select_s_wire\
Aliasing \ADC_Temp:Net_413\ to \UART_PC:select_s_wire\
Aliasing \ADC_Temp:Net_414\ to \UART_PC:select_s_wire\
Aliasing \ADC_Temp:Net_416\ to \UART_PC:select_s_wire\
Aliasing \ADC_Temp:Net_431\ to \UART_PC:select_s_wire\
Aliasing \ADC_Temp:tmpOE__Bypass_net_0\ to \UART_PC:tmpOE__tx_net_0\
Removing Rhs of wire \UART_PC:rx_wire\[3] = \UART_PC:Net_1268\[4]
Removing Lhs of wire \UART_PC:Net_1170\[7] = \UART_PC:Net_847\[1]
Removing Lhs of wire \UART_PC:sclk_s_wire\[8] = \UART_PC:select_s_wire\[2]
Removing Lhs of wire \UART_PC:mosi_s_wire\[9] = \UART_PC:select_s_wire\[2]
Removing Lhs of wire \UART_PC:miso_m_wire\[10] = \UART_PC:select_s_wire\[2]
Removing Rhs of wire zero[17] = \UART_PC:select_s_wire\[2]
Removing Rhs of wire one[18] = \UART_PC:tmpOE__tx_net_0\[12]
Removing Lhs of wire \UART_PC:tmpOE__rx_net_0\[25] = one[18]
Removing Lhs of wire \UART_PC:cts_wire\[29] = zero[17]
Removing Lhs of wire tmpOE__Thermocouple_Input_P_net_0[55] = one[18]
Removing Rhs of wire \ADC_Temp:sarClock\[614] = \ADC_Temp:Net_428\[644]
Removing Lhs of wire \ADC_Temp:Net_410\[636] = zero[17]
Removing Lhs of wire \ADC_Temp:st_sel_1\[637] = zero[17]
Removing Lhs of wire \ADC_Temp:st_sel_0\[638] = zero[17]
Removing Lhs of wire \ADC_Temp:Net_412\[639] = zero[17]
Removing Lhs of wire \ADC_Temp:Net_413\[640] = zero[17]
Removing Lhs of wire \ADC_Temp:Net_414\[641] = zero[17]
Removing Lhs of wire \ADC_Temp:Net_415\[642] = zero[17]
Removing Lhs of wire \ADC_Temp:Net_416\[643] = zero[17]
Removing Lhs of wire \ADC_Temp:Net_431\[645] = zero[17]
Removing Lhs of wire \ADC_Temp:tmpOE__Bypass_net_0\[651] = one[18]

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\gcristini\OneDrive - Datalogic S.p.a\Data\PhytonWorkspace\SkorpioTemperatureTest\PSOC-Firmware\SerialTemperatureSensor.cydsn\SerialTemperatureSensor.cyprj" -dcpsoc3 SerialTemperatureSensor.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.638ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Thursday, 02 July 2020 16:52:41
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gcristini\OneDrive - Datalogic S.p.a\Data\PhytonWorkspace\SkorpioTemperatureTest\PSOC-Firmware\SerialTemperatureSensor.cydsn\SerialTemperatureSensor.cyprj -d CY8C4145LQI-PS433 SerialTemperatureSensor.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Alignment-Only Clock: Automatic-assigning  clock 'ADC_Temp_intUabClock'. Fanout=0
    Fixed Function Clock 12: Automatic-assigning  clock 'ADC_Temp_intSarClock'. Signal=\ADC_Temp:sarClock_ff12\
    Fixed Function Clock 0: Automatic-assigning  clock 'UART_PC_SCBCLK'. Signal=\UART_PC:Net_847_ff0\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \ADC_Temp:Bypass(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \UART_PC:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_PC:tx(0)\__PA ,
            pin_input => \UART_PC:tx_wire\ ,
            pad => \UART_PC:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_PC:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_PC:rx(0)\__PA ,
            fb => \UART_PC:rx_wire\ ,
            pad => \UART_PC:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Thermocouple_Input_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Thermocouple_Input_P(0)__PA ,
            analog_term => Net_240 ,
            pad => Thermocouple_Input_P(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_Temp:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_Temp:Bypass(0)\__PA ,
            analog_term => \ADC_Temp:Net_408\ ,
            pad => \ADC_Temp:Bypass(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_PC:SCB_IRQ\
        PORT MAP (
            interrupt => Net_3 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_Temp:IRQ\
        PORT MAP (
            interrupt => \ADC_Temp:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    2 :   23 :   25 :  8.00 %
IO                            :    6 :   32 :   38 : 15.79 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    2 :    3 : 33.33 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
Decimator                     :    0 :    2 :    2 :  0.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
Comparator/Opamp              :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    1 :    1 :  0.00 %
UAB Channels                  :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Voltage References            :    1 :    3 :    4 : 25.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.016ms
Tech Mapping phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\UART_PC:tx(0)\                     : [IOP=(0)][IoId=(5)]                
\UART_PC:rx(0)\                     : [IOP=(0)][IoId=(4)]                
Thermocouple_Input_P(0)             : [IOP=(3)][IoId=(2)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\UART_PC:SCB\                       : SCB_[FFB(SCB,1)]                   
\ADC_Temp:cy_psoc4_sar_1\           : SARADC_[FFB(SARADC,0)]             
\PGA:cy_psoc4_abuf\                 : OA_CTB0.OA0                        
CyDesignWideVoltageReference        : REF_PRB0.REF0                      
\ADC_Temp:vssa_kelvin_0\            : Vref_[FFB(Vref,0)]                 
\ADC_Temp:Bypass(0)\                : [IOP=(2)][IoId=(7)]                

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1257066s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.310ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0043248 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_240 {
    p3_2
    P3_P42
    amuxbusa_sar
    PASS0_CTB0_A00
    PASS0_CTB0_oa0_vplus
  }
  Net: Net_27 {
    PASS0_ctb0_vout0
    PASS0_AROUTE0_SMP_C0O0
    PASS0_sarmux_vplus
    PASS0_AROUTE0_SMP_SRP
    PASS0_sar_vplus
  }
  Net: \ADC_Temp:Net_1448\ {
  }
  Net: \ADC_Temp:Net_408\ {
    PASS0_ext_vref0
    PASS0_SW_SAR_VREF_EXT
    sar_ext_vref
    swh_1
    p2_7
  }
  Net: \ADC_Temp:muxoutMinus\ {
  }
  Net: \PGA:Net_29\ {
    PASS0_CTB0_oa0_vminus
    PASS0_CTB0_R71
    PASS0_CTB0_rs0_tap
  }
  Net: \PGA:Net_39\ {
  }
}
Map of item to net {
  p3_2                                             -> Net_240
  P3_P42                                           -> Net_240
  amuxbusa_sar                                     -> Net_240
  PASS0_CTB0_A00                                   -> Net_240
  PASS0_CTB0_oa0_vplus                             -> Net_240
  PASS0_ctb0_vout0                                 -> Net_27
  PASS0_AROUTE0_SMP_C0O0                           -> Net_27
  PASS0_sarmux_vplus                               -> Net_27
  PASS0_AROUTE0_SMP_SRP                            -> Net_27
  PASS0_sar_vplus                                  -> Net_27
  PASS0_ext_vref0                                  -> \ADC_Temp:Net_408\
  PASS0_SW_SAR_VREF_EXT                            -> \ADC_Temp:Net_408\
  sar_ext_vref                                     -> \ADC_Temp:Net_408\
  swh_1                                            -> \ADC_Temp:Net_408\
  p2_7                                             -> \ADC_Temp:Net_408\
  PASS0_CTB0_oa0_vminus                            -> \PGA:Net_29\
  PASS0_CTB0_R71                                   -> \PGA:Net_29\
  PASS0_CTB0_rs0_tap                               -> \PGA:Net_29\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\UART_PC:SCB_IRQ\
        PORT MAP (
            interrupt => Net_3 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC_Temp:IRQ\
        PORT MAP (
            interrupt => \ADC_Temp:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \UART_PC:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_PC:rx(0)\__PA ,
        fb => \UART_PC:rx_wire\ ,
        pad => \UART_PC:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART_PC:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_PC:tx(0)\__PA ,
        pin_input => \UART_PC:tx_wire\ ,
        pad => \UART_PC:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=7]: 
Pin : Name = \ADC_Temp:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_Temp:Bypass(0)\__PA ,
        analog_term => \ADC_Temp:Net_408\ ,
        pad => \ADC_Temp:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = Thermocouple_Input_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Thermocouple_Input_P(0)__PA ,
        analog_term => Net_240 ,
        pad => Thermocouple_Input_P(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            ff_div_12 => \ADC_Temp:sarClock_ff12\ ,
            ff_div_0 => \UART_PC:Net_847_ff0\ );
        Properties:
        {
        }
Decimator group 0: empty
LCD group 0: empty
PICU group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =\ADC_Temp:vssa_kelvin_0\
        PORT MAP (
            vout => \ADC_Temp:Net_1405\ );
        Properties:
        {
            autoenable = 1
            guid = "27E55207-D708-4E0A-9CA9-208BEFB90B23"
            ignoresleep = 0
            name = "CY_INTERNAL_VSSA_KELVIN"
        }
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART_PC:SCB\
        PORT MAP (
            clock => \UART_PC:Net_847_ff0\ ,
            interrupt => Net_3 ,
            uart_rx => \UART_PC:rx_wire\ ,
            uart_tx => \UART_PC:tx_wire\ ,
            uart_rts => \UART_PC:rts_wire\ ,
            mosi_m => \UART_PC:mosi_m_wire\ ,
            select_m_3 => \UART_PC:select_m_wire_3\ ,
            select_m_2 => \UART_PC:select_m_wire_2\ ,
            select_m_1 => \UART_PC:select_m_wire_1\ ,
            select_m_0 => \UART_PC:select_m_wire_0\ ,
            sclk_m => \UART_PC:sclk_m_wire\ ,
            miso_s => \UART_PC:miso_s_wire\ ,
            tr_tx_req => Net_6 ,
            tr_rx_req => Net_5 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: 
    Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\PGA:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_240 ,
            vminus => \PGA:Net_29\ ,
            vout1 => Net_27 ,
            vout10 => \PGA:Net_19\ ,
            ctb_dsi_comp => \PGA:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 1
            needs_dsab = 0
        }
RSB group 0: 
    p4rsbcell @ F(RSB,0): 
    p4rsbcell: Name =ctb0_resistor_string
        PORT MAP (
            r0_tap => \PGA:Net_29\ ,
            r0_top => Net_27 ,
            r0_bot => \PGA:Net_39\ );
        Properties:
        {
        }
HALFUAB group 0: empty
TEMP group 0: empty
REF group 0: 
    Voltage References @ F(REF,0): 
    p4prefcell: Name =CyDesignWideVoltageReference
        PORT MAP (
            vout => \ADC_Temp:Net_1379\ );
        Properties:
        {
        }
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_Temp:cy_psoc4_sar_1\
        PORT MAP (
            vplus => Net_27 ,
            vminus => \ADC_Temp:muxoutMinus\ ,
            vref => \ADC_Temp:Net_1448\ ,
            ext_vref => \ADC_Temp:Net_408\ ,
            clock => \ADC_Temp:sarClock_ff12\ ,
            sample_done => Net_222 ,
            chan_id_valid => Net_224 ,
            chan_id_3 => Net_225_3 ,
            chan_id_2 => Net_225_2 ,
            chan_id_1 => Net_225_1 ,
            chan_id_0 => Net_225_0 ,
            data_valid => Net_226 ,
            data_11 => Net_227_11 ,
            data_10 => Net_227_10 ,
            data_9 => Net_227_9 ,
            data_8 => Net_227_8 ,
            data_7 => Net_227_7 ,
            data_6 => Net_227_6 ,
            data_5 => Net_227_5 ,
            data_4 => Net_227_4 ,
            data_3 => Net_227_3 ,
            data_2 => Net_227_2 ,
            data_1 => Net_227_1 ,
            data_0 => Net_227_0 ,
            tr_sar_out => Net_223 ,
            irq => \ADC_Temp:Net_423\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
LNFE group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+---------------------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL |         \UART_PC:rx(0)\ | FB(\UART_PC:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT |         \UART_PC:tx(0)\ | In(\UART_PC:tx_wire\)
-----+-----+-------+-----------+------------------+-------------------------+---------------------------
   2 |   7 |       |      NONE |      HI_Z_ANALOG |    \ADC_Temp:Bypass(0)\ | Analog(\ADC_Temp:Net_408\)
-----+-----+-------+-----------+------------------+-------------------------+---------------------------
   3 |   2 |     * |      NONE |      HI_Z_ANALOG | Thermocouple_Input_P(0) | Analog(Net_240)
--------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.013ms
Digital Placement phase: Elapsed time ==> 0s.133ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc4/8/route_arch-rrg.cydata" --vh2-path "SerialTemperatureSensor_r.vh2" --pcf-path "SerialTemperatureSensor.pco" --des-name "SerialTemperatureSensor" --dsf-path "SerialTemperatureSensor.dsf"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.194ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.107ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4145LQI-PS433
Static timing analysis phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.136ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 0s.959ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 0s.959ms
API generation phase: Elapsed time ==> 1s.632ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
