Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\hk\Z8_NEW\Z8_boardout_init\src\uart\temperature.ip --block-symbol-file --output-directory=F:\hk\Z8_NEW\Z8_boardout_init\src\uart\temperature --family="Arria 10" --part=10AX027H4F34E3SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\hk\Z8_NEW\Z8_boardout_init\src\uart\temperature.ip --synthesis=VERILOG --output-directory=F:\hk\Z8_NEW\Z8_boardout_init\src\uart\temperature --family="Arria 10" --part=10AX027H4F34E3SG
Info: temperature: "Transforming system: temperature"
Info: temperature: "Naming system components in system: temperature"
Info: temperature: "Processing generation queue"
Info: temperature: "Generating: temperature"
Info: temperature: "Generating: altera_temp_sense"
Info: temp_sense_0: Generating top-level entity altera_temp_sense.
Info: temperature: Done "temperature" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in temperature. No files generated.
Info: Finished: Generate IP Core Documentation
