read -sv run_verilog_mid/adder_32b_7_84_81e9e9f6ddde920dddbc03d256836746.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_84_81e9e9f6ddde920dddbc03d256836746_yosys.v
