{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720134533440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720134533447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 20:08:53 2024 " "Processing started: Thu Jul 04 20:08:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720134533447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134533447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_Processor -c Single_Cycle_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_Processor -c Single_Cycle_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134533447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720134534014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720134534014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typedefs.sv 1 0 " "Found 1 design units, including 0 entities, in source file typedefs.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 typedefs (SystemVerilog) " "Found design unit 1: typedefs (SystemVerilog)" {  } { { "typedefs.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/typedefs.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134545526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_singlecycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_singlecycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_clock_generator " "Found entity 1: tb_clock_generator" {  } { { "tb_SingleCycle.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/tb_SingleCycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134545534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycle_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file singlecycle_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycle_Top_tb " "Found entity 1: SingleCycle_Top_tb" {  } { { "SingleCycle_Top_tb.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134545537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycle_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file singlecycle_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycle_Top " "Found entity 1: SingleCycle_Top" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134545542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134545545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134545548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Mux2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134545552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Found entity 1: Mem" {  } { { "Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134545557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134545562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134545566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134545570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycle_Top " "Elaborating entity \"SingleCycle_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720134545627 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "op 0 SingleCycle_Top.sv(33) " "Net \"op\" at SingleCycle_Top.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1720134545633 "|SingleCycle_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:control_block " "Elaborating entity \"Controller\" for hierarchy \"Controller:control_block\"" {  } { { "SingleCycle_Top.sv" "control_block" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134545635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:pc_mux " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:pc_mux\"" {  } { { "SingleCycle_Top.sv" "pc_mux" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134545639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:pc " "Elaborating entity \"Reg\" for hierarchy \"Reg:pc\"" {  } { { "SingleCycle_Top.sv" "pc" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134545643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem Mem:inst_mem " "Elaborating entity \"Mem\" for hierarchy \"Mem:inst_mem\"" {  } { { "SingleCycle_Top.sv" "inst_mem" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134545647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 Mem.sv(27) " "Verilog HDL assignment warning at Mem.sv(27): truncated value with size 16 to match size of target (1)" {  } { { "Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Mem.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720134545649 "|SingleCycle_Top|Mem:inst_mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 9 Mem.sv(40) " "Verilog HDL warning at Mem.sv(40): number of words (7) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Mem.sv" 40 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720134545649 "|SingleCycle_Top|Mem:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_out Mem.sv(26) " "Inferred latch for \"aux_out\" at Mem.sv(26)" {  } { { "Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Mem.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545649 "|SingleCycle_Top|Mem:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:reg_file " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:reg_file\"" {  } { { "SingleCycle_Top.sv" "reg_file" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134545652 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] RegFile.sv(29) " "Inferred latch for \"out2\[0\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] RegFile.sv(29) " "Inferred latch for \"out2\[1\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] RegFile.sv(29) " "Inferred latch for \"out2\[2\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] RegFile.sv(29) " "Inferred latch for \"out2\[3\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] RegFile.sv(29) " "Inferred latch for \"out2\[4\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] RegFile.sv(29) " "Inferred latch for \"out2\[5\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] RegFile.sv(29) " "Inferred latch for \"out2\[6\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[7\] RegFile.sv(29) " "Inferred latch for \"out2\[7\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[8\] RegFile.sv(29) " "Inferred latch for \"out2\[8\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[9\] RegFile.sv(29) " "Inferred latch for \"out2\[9\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[10\] RegFile.sv(29) " "Inferred latch for \"out2\[10\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[11\] RegFile.sv(29) " "Inferred latch for \"out2\[11\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[12\] RegFile.sv(29) " "Inferred latch for \"out2\[12\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[13\] RegFile.sv(29) " "Inferred latch for \"out2\[13\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[14\] RegFile.sv(29) " "Inferred latch for \"out2\[14\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[15\] RegFile.sv(29) " "Inferred latch for \"out2\[15\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] RegFile.sv(29) " "Inferred latch for \"out1\[0\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] RegFile.sv(29) " "Inferred latch for \"out1\[1\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] RegFile.sv(29) " "Inferred latch for \"out1\[2\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] RegFile.sv(29) " "Inferred latch for \"out1\[3\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] RegFile.sv(29) " "Inferred latch for \"out1\[4\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] RegFile.sv(29) " "Inferred latch for \"out1\[5\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] RegFile.sv(29) " "Inferred latch for \"out1\[6\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] RegFile.sv(29) " "Inferred latch for \"out1\[7\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545655 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[8\] RegFile.sv(29) " "Inferred latch for \"out1\[8\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545656 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[9\] RegFile.sv(29) " "Inferred latch for \"out1\[9\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545656 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[10\] RegFile.sv(29) " "Inferred latch for \"out1\[10\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545656 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[11\] RegFile.sv(29) " "Inferred latch for \"out1\[11\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545656 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[12\] RegFile.sv(29) " "Inferred latch for \"out1\[12\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545656 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[13\] RegFile.sv(29) " "Inferred latch for \"out1\[13\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545656 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[14\] RegFile.sv(29) " "Inferred latch for \"out1\[14\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545656 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[15\] RegFile.sv(29) " "Inferred latch for \"out1\[15\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545656 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:my_alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:my_alu\"" {  } { { "SingleCycle_Top.sv" "my_alu" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134545658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Mem Data_Mem:data_mem " "Elaborating entity \"Data_Mem\" for hierarchy \"Data_Mem:data_mem\"" {  } { { "SingleCycle_Top.sv" "data_mem" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134545664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 Data_Mem.sv(50) " "Verilog HDL assignment warning at Data_Mem.sv(50): truncated value with size 16 to match size of target (1)" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720134545666 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 Data_Mem.sv(53) " "Verilog HDL assignment warning at Data_Mem.sv(53): truncated value with size 16 to match size of target (1)" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720134545666 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 Data_Mem.sv(54) " "Verilog HDL assignment warning at Data_Mem.sv(54): truncated value with size 16 to match size of target (1)" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720134545666 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 Data_Mem.sv(55) " "Verilog HDL assignment warning at Data_Mem.sv(55): truncated value with size 16 to match size of target (1)" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720134545666 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 Data_Mem.sv(56) " "Verilog HDL assignment warning at Data_Mem.sv(56): truncated value with size 16 to match size of target (1)" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720134545666 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 Data_Mem.sv(57) " "Verilog HDL assignment warning at Data_Mem.sv(57): truncated value with size 16 to match size of target (1)" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720134545666 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 Data_Mem.sv(58) " "Verilog HDL assignment warning at Data_Mem.sv(58): truncated value with size 16 to match size of target (1)" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720134545666 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 Data_Mem.sv(59) " "Verilog HDL assignment warning at Data_Mem.sv(59): truncated value with size 16 to match size of target (1)" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720134545666 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 9 Data_Mem.sv(76) " "Verilog HDL warning at Data_Mem.sv(76): number of words (7) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 76 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720134545670 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "file Data_Mem.sv(75) " "Verilog HDL warning at Data_Mem.sv(75): initial value for variable file should be constant" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 75 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1720134545670 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_out Data_Mem.sv(49) " "Inferred latch for \"aux_out\" at Data_Mem.sv(49)" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134545672 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545712 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134545712 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545713 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134545713 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545714 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134545714 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545715 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134545715 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545717 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134545717 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[15\] " "Net \"alu_imm_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[14\] " "Net \"alu_imm_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[13\] " "Net \"alu_imm_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[12\] " "Net \"alu_imm_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[11\] " "Net \"alu_imm_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[10\] " "Net \"alu_imm_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[9\] " "Net \"alu_imm_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[8\] " "Net \"alu_imm_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[7\] " "Net \"alu_imm_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[6\] " "Net \"alu_imm_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[5\] " "Net \"alu_imm_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[4\] " "Net \"alu_imm_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[3\] " "Net \"alu_imm_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[2\] " "Net \"alu_imm_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[1\] " "Net \"alu_imm_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545718 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134545718 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[15\] " "Net \"alu_imm_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[14\] " "Net \"alu_imm_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[13\] " "Net \"alu_imm_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[12\] " "Net \"alu_imm_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[11\] " "Net \"alu_imm_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[10\] " "Net \"alu_imm_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[9\] " "Net \"alu_imm_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[8\] " "Net \"alu_imm_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[7\] " "Net \"alu_imm_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[6\] " "Net \"alu_imm_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[5\] " "Net \"alu_imm_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[4\] " "Net \"alu_imm_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[3\] " "Net \"alu_imm_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[2\] " "Net \"alu_imm_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[1\] " "Net \"alu_imm_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[15\] " "Net \"store_pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[14\] " "Net \"store_pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[13\] " "Net \"store_pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[12\] " "Net \"store_pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[11\] " "Net \"store_pc_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[10\] " "Net \"store_pc_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[9\] " "Net \"store_pc_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[8\] " "Net \"store_pc_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[7\] " "Net \"store_pc_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[6\] " "Net \"store_pc_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[5\] " "Net \"store_pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[4\] " "Net \"store_pc_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[3\] " "Net \"store_pc_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[2\] " "Net \"store_pc_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[1\] " "Net \"store_pc_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545720 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134545720 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[15\] " "Net \"alu_imm_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[14\] " "Net \"alu_imm_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[13\] " "Net \"alu_imm_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[12\] " "Net \"alu_imm_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[11\] " "Net \"alu_imm_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[10\] " "Net \"alu_imm_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[9\] " "Net \"alu_imm_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[8\] " "Net \"alu_imm_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[7\] " "Net \"alu_imm_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[6\] " "Net \"alu_imm_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[5\] " "Net \"alu_imm_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[4\] " "Net \"alu_imm_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[3\] " "Net \"alu_imm_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[2\] " "Net \"alu_imm_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[1\] " "Net \"alu_imm_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[15\] " "Net \"store_pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[14\] " "Net \"store_pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[13\] " "Net \"store_pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[12\] " "Net \"store_pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[11\] " "Net \"store_pc_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[10\] " "Net \"store_pc_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[9\] " "Net \"store_pc_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[8\] " "Net \"store_pc_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[7\] " "Net \"store_pc_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[6\] " "Net \"store_pc_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[5\] " "Net \"store_pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[4\] " "Net \"store_pc_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[3\] " "Net \"store_pc_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[2\] " "Net \"store_pc_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[1\] " "Net \"store_pc_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545722 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134545722 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[15\] " "Net \"alu_imm_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[14\] " "Net \"alu_imm_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[13\] " "Net \"alu_imm_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[12\] " "Net \"alu_imm_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[11\] " "Net \"alu_imm_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[10\] " "Net \"alu_imm_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[9\] " "Net \"alu_imm_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[8\] " "Net \"alu_imm_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[7\] " "Net \"alu_imm_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[6\] " "Net \"alu_imm_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[5\] " "Net \"alu_imm_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[4\] " "Net \"alu_imm_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[3\] " "Net \"alu_imm_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[2\] " "Net \"alu_imm_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[1\] " "Net \"alu_imm_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[15\] " "Net \"store_pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[14\] " "Net \"store_pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[13\] " "Net \"store_pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[12\] " "Net \"store_pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[11\] " "Net \"store_pc_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[10\] " "Net \"store_pc_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[9\] " "Net \"store_pc_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[8\] " "Net \"store_pc_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[7\] " "Net \"store_pc_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[6\] " "Net \"store_pc_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[5\] " "Net \"store_pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[4\] " "Net \"store_pc_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[3\] " "Net \"store_pc_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[2\] " "Net \"store_pc_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[1\] " "Net \"store_pc_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545725 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134545725 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[15\] " "Net \"sel_pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[14\] " "Net \"sel_pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[13\] " "Net \"sel_pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[12\] " "Net \"sel_pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[11\] " "Net \"sel_pc_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[10\] " "Net \"sel_pc_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[9\] " "Net \"sel_pc_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[8\] " "Net \"sel_pc_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[7\] " "Net \"sel_pc_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[6\] " "Net \"sel_pc_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[5\] " "Net \"sel_pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[4\] " "Net \"sel_pc_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[3\] " "Net \"sel_pc_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[2\] " "Net \"sel_pc_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[1\] " "Net \"sel_pc_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[15\] " "Net \"alu_imm_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[14\] " "Net \"alu_imm_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[13\] " "Net \"alu_imm_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[12\] " "Net \"alu_imm_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[11\] " "Net \"alu_imm_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[10\] " "Net \"alu_imm_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[9\] " "Net \"alu_imm_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[8\] " "Net \"alu_imm_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[7\] " "Net \"alu_imm_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[6\] " "Net \"alu_imm_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[5\] " "Net \"alu_imm_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[4\] " "Net \"alu_imm_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[3\] " "Net \"alu_imm_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[2\] " "Net \"alu_imm_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[1\] " "Net \"alu_imm_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[15\] " "Net \"store_pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[14\] " "Net \"store_pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[13\] " "Net \"store_pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[12\] " "Net \"store_pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[11\] " "Net \"store_pc_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[10\] " "Net \"store_pc_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[9\] " "Net \"store_pc_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[8\] " "Net \"store_pc_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[7\] " "Net \"store_pc_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[6\] " "Net \"store_pc_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[5\] " "Net \"store_pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[4\] " "Net \"store_pc_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[3\] " "Net \"store_pc_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[2\] " "Net \"store_pc_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[1\] " "Net \"store_pc_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545728 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134545728 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[15\] " "Net \"sel_pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[14\] " "Net \"sel_pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[13\] " "Net \"sel_pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[12\] " "Net \"sel_pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[11\] " "Net \"sel_pc_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[10\] " "Net \"sel_pc_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[9\] " "Net \"sel_pc_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[8\] " "Net \"sel_pc_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[7\] " "Net \"sel_pc_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[6\] " "Net \"sel_pc_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[5\] " "Net \"sel_pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[4\] " "Net \"sel_pc_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[3\] " "Net \"sel_pc_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[2\] " "Net \"sel_pc_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[1\] " "Net \"sel_pc_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[15\] " "Net \"alu_imm_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[14\] " "Net \"alu_imm_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[13\] " "Net \"alu_imm_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[12\] " "Net \"alu_imm_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[11\] " "Net \"alu_imm_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[10\] " "Net \"alu_imm_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[9\] " "Net \"alu_imm_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[8\] " "Net \"alu_imm_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[7\] " "Net \"alu_imm_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[6\] " "Net \"alu_imm_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[5\] " "Net \"alu_imm_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[4\] " "Net \"alu_imm_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[3\] " "Net \"alu_imm_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[2\] " "Net \"alu_imm_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[1\] " "Net \"alu_imm_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[15\] " "Net \"store_pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[14\] " "Net \"store_pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[13\] " "Net \"store_pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[12\] " "Net \"store_pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[11\] " "Net \"store_pc_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[10\] " "Net \"store_pc_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[9\] " "Net \"store_pc_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[8\] " "Net \"store_pc_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[7\] " "Net \"store_pc_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[6\] " "Net \"store_pc_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[5\] " "Net \"store_pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[4\] " "Net \"store_pc_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[3\] " "Net \"store_pc_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[2\] " "Net \"store_pc_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[1\] " "Net \"store_pc_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134545733 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134545733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mem:inst_mem\|aux_out " "LATCH primitive \"Mem:inst_mem\|aux_out\" is permanently enabled" {  } { { "Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Mem.sv" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Data_Mem:data_mem\|aux_out " "LATCH primitive \"Data_Mem:data_mem\|aux_out\" is permanently enabled" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 49 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545791 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[0\] " "LATCH primitive \"RegFile:reg_file\|out1\[0\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[1\] " "LATCH primitive \"RegFile:reg_file\|out1\[1\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[2\] " "LATCH primitive \"RegFile:reg_file\|out1\[2\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[3\] " "LATCH primitive \"RegFile:reg_file\|out1\[3\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[4\] " "LATCH primitive \"RegFile:reg_file\|out1\[4\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[5\] " "LATCH primitive \"RegFile:reg_file\|out1\[5\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[6\] " "LATCH primitive \"RegFile:reg_file\|out1\[6\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[7\] " "LATCH primitive \"RegFile:reg_file\|out1\[7\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[8\] " "LATCH primitive \"RegFile:reg_file\|out1\[8\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[9\] " "LATCH primitive \"RegFile:reg_file\|out1\[9\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[10\] " "LATCH primitive \"RegFile:reg_file\|out1\[10\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[11\] " "LATCH primitive \"RegFile:reg_file\|out1\[11\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[12\] " "LATCH primitive \"RegFile:reg_file\|out1\[12\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[13\] " "LATCH primitive \"RegFile:reg_file\|out1\[13\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[14\] " "LATCH primitive \"RegFile:reg_file\|out1\[14\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[15\] " "LATCH primitive \"RegFile:reg_file\|out1\[15\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out2\[0\] " "LATCH primitive \"RegFile:reg_file\|out2\[0\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134545792 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720134546039 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[0\] GND " "Pin \"LEDS\[0\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|LEDS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[1\] GND " "Pin \"LEDS\[1\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|LEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[2\] GND " "Pin \"LEDS\[2\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|LEDS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[3\] GND " "Pin \"LEDS\[3\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|LEDS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[4\] GND " "Pin \"LEDS\[4\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|LEDS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[5\] GND " "Pin \"LEDS\[5\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|LEDS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[6\] GND " "Pin \"LEDS\[6\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|LEDS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[7\] GND " "Pin \"LEDS\[7\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|LEDS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[8\] GND " "Pin \"LEDS\[8\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|LEDS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[9\] GND " "Pin \"LEDS\[9\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|LEDS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134546067 "|SingleCycle_Top|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720134546067 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720134546082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720134546456 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134546456 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134546529 "|SingleCycle_Top|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134546529 "|SingleCycle_Top|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134546529 "|SingleCycle_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134546529 "|SingleCycle_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134546529 "|SingleCycle_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134546529 "|SingleCycle_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134546529 "|SingleCycle_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134546529 "|SingleCycle_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134546529 "|SingleCycle_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134546529 "|SingleCycle_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134546529 "|SingleCycle_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134546529 "|SingleCycle_Top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720134546529 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720134546529 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720134546529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720134546529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 597 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 597 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720134546568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 20:09:06 2024 " "Processing ended: Thu Jul 04 20:09:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720134546568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720134546568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720134546568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134546568 ""}
