// Seed: 4067945948
module module_0 (
    output uwire id_0,
    input wire id_1,
    input wand id_2,
    input wand id_3,
    output tri0 id_4,
    output wor id_5,
    input uwire id_6
    , id_19,
    input wire id_7,
    input wand id_8,
    output tri1 id_9,
    output supply1 id_10,
    input uwire id_11,
    input wire id_12,
    input wire id_13,
    output wor id_14,
    input tri1 id_15,
    output supply0 id_16,
    input uwire id_17
);
  logic id_20 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    input supply1 id_2,
    input wor id_3,
    output tri id_4,
    input wire id_5,
    output wire id_6,
    input supply0 id_7,
    input supply0 id_8,
    output uwire id_9,
    input wor id_10,
    input wor id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_1,
      id_9,
      id_7,
      id_10,
      id_10,
      id_9,
      id_1,
      id_10,
      id_2,
      id_8,
      id_4,
      id_7,
      id_1,
      id_8
  );
endmodule
