{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616128803565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616128803566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 01:40:03 2021 " "Processing started: Fri Mar 19 01:40:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616128803566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616128803566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off programCounter -c programCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off programCounter -c programCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616128803566 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1616128804764 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc.v(11) " "Verilog HDL information at pc.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "pc.v" "" { Text "C:/marinaSD/PROCESSADOR/PC/pc.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1616128804869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "pc.v" "" { Text "C:/marinaSD/PROCESSADOR/PC/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616128804871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616128804871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file test_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_pc " "Found entity 1: test_pc" {  } { { "test_pc.v" "" { Text "C:/marinaSD/PROCESSADOR/PC/test_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616128804880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616128804880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "programCounter " "Elaborating entity \"programCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616128804944 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Program Counter pc.v(8) " "Verilog HDL Display System Task info at pc.v(8): Program Counter" {  } { { "pc.v" "" { Text "C:/marinaSD/PROCESSADOR/PC/pc.v" 8 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1616128804946 "|programCounter"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "pc.v(9) " "Verilog HDL warning at pc.v(9): ignoring unsupported system task" {  } { { "pc.v" "" { Text "C:/marinaSD/PROCESSADOR/PC/pc.v" 9 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1616128804946 "|programCounter"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "pc_out pc.v(4) " "Verilog HDL error at pc.v(4): variable \"pc_out\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "pc.v" "" { Text "C:/marinaSD/PROCESSADOR/PC/pc.v" 4 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Quartus II" 0 -1 1616128804947 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1616128804948 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/marinaSD/PROCESSADOR/PC/output_files/programCounter.map.smsg " "Generated suppressed messages file C:/marinaSD/PROCESSADOR/PC/output_files/programCounter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1616128805004 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616128805110 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 19 01:40:05 2021 " "Processing ended: Fri Mar 19 01:40:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616128805110 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616128805110 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616128805110 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616128805110 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616128805761 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616128803565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616128803566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 01:40:03 2021 " "Processing started: Fri Mar 19 01:40:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616128803566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616128803566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off programCounter -c programCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off programCounter -c programCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616128803566 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1616128804764 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc.v(11) " "Verilog HDL information at pc.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "pc.v" "" { Text "C:/marinaSD/PROCESSADOR/PC/pc.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1616128804869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "pc.v" "" { Text "C:/marinaSD/PROCESSADOR/PC/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616128804871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616128804871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file test_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_pc " "Found entity 1: test_pc" {  } { { "test_pc.v" "" { Text "C:/marinaSD/PROCESSADOR/PC/test_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616128804880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616128804880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "programCounter " "Elaborating entity \"programCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616128804944 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Program Counter pc.v(8) " "Verilog HDL Display System Task info at pc.v(8): Program Counter" {  } { { "pc.v" "" { Text "C:/marinaSD/PROCESSADOR/PC/pc.v" 8 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1616128804946 "|programCounter"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "pc.v(9) " "Verilog HDL warning at pc.v(9): ignoring unsupported system task" {  } { { "pc.v" "" { Text "C:/marinaSD/PROCESSADOR/PC/pc.v" 9 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1616128804946 "|programCounter"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "pc_out pc.v(4) " "Verilog HDL error at pc.v(4): variable \"pc_out\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "pc.v" "" { Text "C:/marinaSD/PROCESSADOR/PC/pc.v" 4 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Quartus II" 0 -1 1616128804947 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1616128804948 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/marinaSD/PROCESSADOR/PC/output_files/programCounter.map.smsg " "Generated suppressed messages file C:/marinaSD/PROCESSADOR/PC/output_files/programCounter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1616128805004 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616128805110 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 19 01:40:05 2021 " "Processing ended: Fri Mar 19 01:40:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616128805110 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616128805110 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616128805110 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616128805110 ""}
