Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct  6 23:51:14 2018
| Host         : LAPTOP-8RH9CDEQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8378 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.285        0.000                      0                18632        0.038        0.000                      0                18632        3.000        0.000                       0                  8384  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.285        0.000                      0                18469        0.122        0.000                      0                18469        8.750        0.000                       0                  8380  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.287        0.000                      0                18469        0.122        0.000                      0                18469        8.750        0.000                       0                  8380  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.285        0.000                      0                18469        0.038        0.000                      0                18469  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.285        0.000                      0                18469        0.038        0.000                      0                18469  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         14.028        0.000                      0                  163        0.895        0.000                      0                  163  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         14.028        0.000                      0                  163        0.811        0.000                      0                  163  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       14.028        0.000                      0                  163        0.811        0.000                      0                  163  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       14.030        0.000                      0                  163        0.895        0.000                      0                  163  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.069ns  (logic 4.734ns (24.826%)  route 14.335ns (75.174%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.170    17.175    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.299 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           1.011    18.309    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.084    19.126    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.594    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -18.309    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.833ns  (logic 4.734ns (25.136%)  route 14.099ns (74.864%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.170    17.175    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.299 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.775    18.074    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.084    19.126    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.594    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -18.074    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.708ns  (logic 4.734ns (25.305%)  route 13.974ns (74.695%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.881    16.886    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.010 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.938    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.084    19.126    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.594    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.677ns  (logic 4.734ns (25.347%)  route 13.943ns (74.653%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.881    16.886    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.010 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.907    17.917    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.084    19.126    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.594    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -17.917    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.554ns  (logic 4.734ns (25.514%)  route 13.820ns (74.486%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.041    17.046    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y14          LUT3 (Prop_lut3_I2_O)        0.124    17.170 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.625    17.795    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.795    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 4.734ns (25.503%)  route 13.829ns (74.497%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.893    16.897    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.124    17.021 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.782    17.803    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.209    
                         clock uncertainty           -0.084    19.125    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.593    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -17.803    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.552ns  (logic 4.734ns (25.518%)  route 13.818ns (74.482%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.995    17.000    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y14         LUT3 (Prop_lut3_I2_O)        0.124    17.124 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.668    17.792    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.792    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.538ns  (logic 4.734ns (25.536%)  route 13.804ns (74.464%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.995    17.000    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y14         LUT3 (Prop_lut3_I2_O)        0.124    17.124 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.655    17.779    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.526ns  (logic 4.734ns (25.554%)  route 13.792ns (74.446%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.896    16.900    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.124    17.024 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.741    17.766    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.209    
                         clock uncertainty           -0.084    19.125    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.593    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -17.766    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.476ns  (logic 4.734ns (25.622%)  route 13.742ns (74.378%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.893    16.897    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.124    17.021 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.695    17.716    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.209    
                         clock uncertainty           -0.084    19.125    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.593    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -17.716    
  -------------------------------------------------------------------
                         slack                                  0.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.537%)  route 0.216ns (60.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.216    -0.175    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A4
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.497    
    SLICE_X46Y11         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.297    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.537%)  route 0.216ns (60.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.216    -0.175    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A4
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.497    
    SLICE_X46Y11         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.297    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.631    -0.533    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X31Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X31Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X31Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.238    -0.533    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.075    -0.458    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_unavail_3_0_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.254ns (52.242%)  route 0.232ns (47.758%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.627    -0.537    mfp_sys/top/cpu/core/icc/_unavail_3_0_/clk_out1
    SLICE_X50Y15         FDRE                                         r  mfp_sys/top/cpu/core/icc/_unavail_3_0_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  mfp_sys/top/cpu/core/icc/_unavail_3_0_/q_reg[3]/Q
                         net (fo=4, routed)           0.122    -0.251    mfp_sys/top/cpu/core/icc/_unavail_3_0_/Q[3]
    SLICE_X53Y15         LUT6 (Prop_lut6_I1_O)        0.045    -0.206 r  mfp_sys/top/cpu/core/icc/_unavail_3_0_/q[1]_i_3__8/O
                         net (fo=1, routed)           0.111    -0.095    mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q_reg[2]_4
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.050 r  mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q[1]_i_1__38/O
                         net (fo=2, routed)           0.000    -0.050    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/D[0]
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.899    -0.774    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/clk_out1
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]/C
                         clock pessimism              0.501    -0.274    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.091    -0.183    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/clk_out1
    SLICE_X16Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_7[1]
    SLICE_X17Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[9]_i_1__70/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[9]
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X17Y13         FDRE (Hold_fdre_C_D)         0.092    -0.423    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/clk_out1
    SLICE_X16Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_7[4]
    SLICE_X17Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[12]_i_1__65/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[12]
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X17Y13         FDRE (Hold_fdre_C_D)         0.091    -0.424    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.794%)  route 0.230ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.230    -0.173    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.906    -0.767    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.496    
    SLICE_X46Y9          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.186    -0.310    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.794%)  route 0.230ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.230    -0.173    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.906    -0.767    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.496    
    SLICE_X46Y9          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.186    -0.310    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.629%)  route 0.234ns (62.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.653    -0.511    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X72Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/Q
                         net (fo=17, routed)          0.234    -0.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[1]
    RAMB36_X2Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.967    -0.706    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.250    -0.456    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.273    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X21Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[3]
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[19]_i_1__56/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[19]
    SLICE_X20Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.906    -0.767    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X20Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism              0.249    -0.519    
    SLICE_X20Y19         FDRE (Hold_fdre_C_D)         0.092    -0.427    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y2      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y3      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y0      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y1      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y20     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y21     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.069ns  (logic 4.734ns (24.826%)  route 14.335ns (75.174%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.170    17.175    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.299 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           1.011    18.309    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.082    19.128    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.596    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.596    
                         arrival time                         -18.309    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.833ns  (logic 4.734ns (25.136%)  route 14.099ns (74.864%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.170    17.175    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.299 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.775    18.074    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.082    19.128    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.596    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.596    
                         arrival time                         -18.074    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.708ns  (logic 4.734ns (25.305%)  route 13.974ns (74.695%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.881    16.886    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.010 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.938    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.082    19.128    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.596    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.596    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.677ns  (logic 4.734ns (25.347%)  route 13.943ns (74.653%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.881    16.886    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.010 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.907    17.917    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.082    19.128    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.596    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.596    
                         arrival time                         -17.917    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.554ns  (logic 4.734ns (25.514%)  route 13.820ns (74.486%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.041    17.046    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y14          LUT3 (Prop_lut3_I2_O)        0.124    17.170 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.625    17.795    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.082    19.118    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.586    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                         -17.795    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 4.734ns (25.503%)  route 13.829ns (74.497%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.893    16.897    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.124    17.021 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.782    17.803    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.209    
                         clock uncertainty           -0.082    19.127    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.595    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.595    
                         arrival time                         -17.803    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.552ns  (logic 4.734ns (25.518%)  route 13.818ns (74.482%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.995    17.000    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y14         LUT3 (Prop_lut3_I2_O)        0.124    17.124 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.668    17.792    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.082    19.118    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.586    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                         -17.792    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.538ns  (logic 4.734ns (25.536%)  route 13.804ns (74.464%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.995    17.000    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y14         LUT3 (Prop_lut3_I2_O)        0.124    17.124 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.655    17.779    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.082    19.118    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.586    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.526ns  (logic 4.734ns (25.554%)  route 13.792ns (74.446%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.896    16.900    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.124    17.024 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.741    17.766    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.209    
                         clock uncertainty           -0.082    19.127    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.595    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.595    
                         arrival time                         -17.766    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.476ns  (logic 4.734ns (25.622%)  route 13.742ns (74.378%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.893    16.897    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.124    17.021 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.695    17.716    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.209    
                         clock uncertainty           -0.082    19.127    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.595    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.595    
                         arrival time                         -17.716    
  -------------------------------------------------------------------
                         slack                                  0.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.537%)  route 0.216ns (60.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.216    -0.175    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A4
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.497    
    SLICE_X46Y11         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.297    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.537%)  route 0.216ns (60.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.216    -0.175    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A4
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.497    
    SLICE_X46Y11         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.297    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.631    -0.533    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X31Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X31Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X31Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.238    -0.533    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.075    -0.458    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_unavail_3_0_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.254ns (52.242%)  route 0.232ns (47.758%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.627    -0.537    mfp_sys/top/cpu/core/icc/_unavail_3_0_/clk_out1
    SLICE_X50Y15         FDRE                                         r  mfp_sys/top/cpu/core/icc/_unavail_3_0_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  mfp_sys/top/cpu/core/icc/_unavail_3_0_/q_reg[3]/Q
                         net (fo=4, routed)           0.122    -0.251    mfp_sys/top/cpu/core/icc/_unavail_3_0_/Q[3]
    SLICE_X53Y15         LUT6 (Prop_lut6_I1_O)        0.045    -0.206 r  mfp_sys/top/cpu/core/icc/_unavail_3_0_/q[1]_i_3__8/O
                         net (fo=1, routed)           0.111    -0.095    mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q_reg[2]_4
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.050 r  mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q[1]_i_1__38/O
                         net (fo=2, routed)           0.000    -0.050    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/D[0]
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.899    -0.774    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/clk_out1
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]/C
                         clock pessimism              0.501    -0.274    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.091    -0.183    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/clk_out1
    SLICE_X16Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_7[1]
    SLICE_X17Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[9]_i_1__70/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[9]
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X17Y13         FDRE (Hold_fdre_C_D)         0.092    -0.423    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/clk_out1
    SLICE_X16Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_7[4]
    SLICE_X17Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[12]_i_1__65/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[12]
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.248    -0.515    
    SLICE_X17Y13         FDRE (Hold_fdre_C_D)         0.091    -0.424    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.794%)  route 0.230ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.230    -0.173    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.906    -0.767    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.496    
    SLICE_X46Y9          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.186    -0.310    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.794%)  route 0.230ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.230    -0.173    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.906    -0.767    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.496    
    SLICE_X46Y9          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.186    -0.310    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.629%)  route 0.234ns (62.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.653    -0.511    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X72Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/Q
                         net (fo=17, routed)          0.234    -0.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[1]
    RAMB36_X2Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.967    -0.706    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.250    -0.456    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.273    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X21Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[3]
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[19]_i_1__56/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[19]
    SLICE_X20Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.906    -0.767    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X20Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism              0.249    -0.519    
    SLICE_X20Y19         FDRE (Hold_fdre_C_D)         0.092    -0.427    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y2      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y3      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y0      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y1      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y20     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y21     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y10     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y9      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.069ns  (logic 4.734ns (24.826%)  route 14.335ns (75.174%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.170    17.175    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.299 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           1.011    18.309    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.084    19.126    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.594    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -18.309    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.833ns  (logic 4.734ns (25.136%)  route 14.099ns (74.864%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.170    17.175    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.299 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.775    18.074    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.084    19.126    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.594    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -18.074    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.708ns  (logic 4.734ns (25.305%)  route 13.974ns (74.695%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.881    16.886    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.010 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.938    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.084    19.126    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.594    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.677ns  (logic 4.734ns (25.347%)  route 13.943ns (74.653%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.881    16.886    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.010 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.907    17.917    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.084    19.126    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.594    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -17.917    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.554ns  (logic 4.734ns (25.514%)  route 13.820ns (74.486%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.041    17.046    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y14          LUT3 (Prop_lut3_I2_O)        0.124    17.170 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.625    17.795    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.795    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 4.734ns (25.503%)  route 13.829ns (74.497%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.893    16.897    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.124    17.021 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.782    17.803    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.209    
                         clock uncertainty           -0.084    19.125    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.593    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -17.803    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.552ns  (logic 4.734ns (25.518%)  route 13.818ns (74.482%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.995    17.000    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y14         LUT3 (Prop_lut3_I2_O)        0.124    17.124 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.668    17.792    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.792    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.538ns  (logic 4.734ns (25.536%)  route 13.804ns (74.464%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.995    17.000    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y14         LUT3 (Prop_lut3_I2_O)        0.124    17.124 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.655    17.779    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.526ns  (logic 4.734ns (25.554%)  route 13.792ns (74.446%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.896    16.900    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.124    17.024 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.741    17.766    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.209    
                         clock uncertainty           -0.084    19.125    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.593    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -17.766    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.476ns  (logic 4.734ns (25.622%)  route 13.742ns (74.378%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.893    16.897    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.124    17.021 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.695    17.716    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.209    
                         clock uncertainty           -0.084    19.125    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.593    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -17.716    
  -------------------------------------------------------------------
                         slack                                  0.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.537%)  route 0.216ns (60.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.216    -0.175    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A4
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.084    -0.413    
    SLICE_X46Y11         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.213    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.537%)  route 0.216ns (60.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.216    -0.175    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A4
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.084    -0.413    
    SLICE_X46Y11         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.213    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.631    -0.533    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X31Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X31Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X31Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.238    -0.533    
                         clock uncertainty            0.084    -0.449    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.075    -0.374    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_unavail_3_0_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.254ns (52.242%)  route 0.232ns (47.758%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.627    -0.537    mfp_sys/top/cpu/core/icc/_unavail_3_0_/clk_out1
    SLICE_X50Y15         FDRE                                         r  mfp_sys/top/cpu/core/icc/_unavail_3_0_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  mfp_sys/top/cpu/core/icc/_unavail_3_0_/q_reg[3]/Q
                         net (fo=4, routed)           0.122    -0.251    mfp_sys/top/cpu/core/icc/_unavail_3_0_/Q[3]
    SLICE_X53Y15         LUT6 (Prop_lut6_I1_O)        0.045    -0.206 r  mfp_sys/top/cpu/core/icc/_unavail_3_0_/q[1]_i_3__8/O
                         net (fo=1, routed)           0.111    -0.095    mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q_reg[2]_4
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.050 r  mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q[1]_i_1__38/O
                         net (fo=2, routed)           0.000    -0.050    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/D[0]
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.899    -0.774    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/clk_out1
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]/C
                         clock pessimism              0.501    -0.274    
                         clock uncertainty            0.084    -0.190    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.091    -0.099    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/clk_out1
    SLICE_X16Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_7[1]
    SLICE_X17Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[9]_i_1__70/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[9]
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X17Y13         FDRE (Hold_fdre_C_D)         0.092    -0.339    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/clk_out1
    SLICE_X16Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_7[4]
    SLICE_X17Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[12]_i_1__65/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[12]
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X17Y13         FDRE (Hold_fdre_C_D)         0.091    -0.340    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.794%)  route 0.230ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.230    -0.173    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.906    -0.767    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.084    -0.412    
    SLICE_X46Y9          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.186    -0.226    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.794%)  route 0.230ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.230    -0.173    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.906    -0.767    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.084    -0.412    
    SLICE_X46Y9          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.186    -0.226    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.629%)  route 0.234ns (62.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.653    -0.511    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X72Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/Q
                         net (fo=17, routed)          0.234    -0.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[1]
    RAMB36_X2Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.967    -0.706    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.250    -0.456    
                         clock uncertainty            0.084    -0.373    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.190    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X21Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[3]
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[19]_i_1__56/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[19]
    SLICE_X20Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.906    -0.767    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X20Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism              0.249    -0.519    
                         clock uncertainty            0.084    -0.435    
    SLICE_X20Y19         FDRE (Hold_fdre_C_D)         0.092    -0.343    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.069ns  (logic 4.734ns (24.826%)  route 14.335ns (75.174%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.170    17.175    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.299 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           1.011    18.309    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.084    19.126    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.594    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -18.309    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.833ns  (logic 4.734ns (25.136%)  route 14.099ns (74.864%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.170    17.175    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.299 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.775    18.074    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X0Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.084    19.126    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.594    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -18.074    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.708ns  (logic 4.734ns (25.305%)  route 13.974ns (74.695%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.881    16.886    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.010 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.938    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.084    19.126    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.594    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.677ns  (logic 4.734ns (25.347%)  route 13.943ns (74.653%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.881    16.886    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.010 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.907    17.917    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.734    18.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.210    
                         clock uncertainty           -0.084    19.126    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.594    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -17.917    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.554ns  (logic 4.734ns (25.514%)  route 13.820ns (74.486%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.041    17.046    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y14          LUT3 (Prop_lut3_I2_O)        0.124    17.170 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.625    17.795    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.795    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.563ns  (logic 4.734ns (25.503%)  route 13.829ns (74.497%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.893    16.897    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.124    17.021 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.782    17.803    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.209    
                         clock uncertainty           -0.084    19.125    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.593    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -17.803    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.552ns  (logic 4.734ns (25.518%)  route 13.818ns (74.482%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.995    17.000    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y14         LUT3 (Prop_lut3_I2_O)        0.124    17.124 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.668    17.792    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.792    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.538ns  (logic 4.734ns (25.536%)  route 13.804ns (74.464%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.995    17.000    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X10Y14         LUT3 (Prop_lut3_I2_O)        0.124    17.124 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.655    17.779    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.084    19.116    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.584    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.526ns  (logic 4.734ns (25.554%)  route 13.792ns (74.446%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.896    16.900    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.124    17.024 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.741    17.766    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.209    
                         clock uncertainty           -0.084    19.125    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.593    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -17.766    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.476ns  (logic 4.734ns (25.622%)  route 13.742ns (74.378%))
  Logic Levels:           23  (CARRY4=2 LUT3=5 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.780    -0.760    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X52Y23         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.341 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[30]/Q
                         net (fo=23, routed)          1.292     0.951    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[28]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.247 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7/O
                         net (fo=1, routed)           0.433     1.681    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_6__7_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.124     1.805 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8/O
                         net (fo=2, routed)           0.653     2.457    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_4__8_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     2.581 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=28, routed)          0.722     3.303    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_3
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.427 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          0.922     4.349    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.559     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X53Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__13/O
                         net (fo=12, routed)          0.801     5.957    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.594    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.751 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.426     7.176    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.332     7.508 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.317     7.825    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.149     8.098    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.302     8.524    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.648 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.443     9.090    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.447     9.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.785 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.665    10.450    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X44Y15         LUT3 (Prop_lut3_I2_O)        0.124    10.574 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__173/O
                         net (fo=9, routed)           0.712    11.286    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X44Y15         LUT3 (Prop_lut3_I1_O)        0.152    11.438 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.816    12.254    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.352    12.606 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.451    13.057    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X40Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.383 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.442    13.824    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.948 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.832    14.780    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.119    14.899 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.773    15.673    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.332    16.005 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.893    16.897    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.124    17.021 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.695    17.716    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.209    
                         clock uncertainty           -0.084    19.125    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.593    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -17.716    
  -------------------------------------------------------------------
                         slack                                  0.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.537%)  route 0.216ns (60.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.216    -0.175    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A4
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.084    -0.413    
    SLICE_X46Y11         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.213    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.537%)  route 0.216ns (60.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.216    -0.175    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A4
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.905    -0.768    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.084    -0.413    
    SLICE_X46Y11         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.213    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.631    -0.533    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X31Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X31Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.903    -0.770    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X31Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.238    -0.533    
                         clock uncertainty            0.084    -0.449    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.075    -0.374    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_unavail_3_0_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.254ns (52.242%)  route 0.232ns (47.758%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.627    -0.537    mfp_sys/top/cpu/core/icc/_unavail_3_0_/clk_out1
    SLICE_X50Y15         FDRE                                         r  mfp_sys/top/cpu/core/icc/_unavail_3_0_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  mfp_sys/top/cpu/core/icc/_unavail_3_0_/q_reg[3]/Q
                         net (fo=4, routed)           0.122    -0.251    mfp_sys/top/cpu/core/icc/_unavail_3_0_/Q[3]
    SLICE_X53Y15         LUT6 (Prop_lut6_I1_O)        0.045    -0.206 r  mfp_sys/top/cpu/core/icc/_unavail_3_0_/q[1]_i_3__8/O
                         net (fo=1, routed)           0.111    -0.095    mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q_reg[2]_4
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.050 r  mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q[1]_i_1__38/O
                         net (fo=2, routed)           0.000    -0.050    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/D[0]
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.899    -0.774    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/clk_out1
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]/C
                         clock pessimism              0.501    -0.274    
                         clock uncertainty            0.084    -0.190    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.091    -0.099    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/clk_out1
    SLICE_X16Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_7[1]
    SLICE_X17Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[9]_i_1__70/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[9]
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X17Y13         FDRE (Hold_fdre_C_D)         0.092    -0.339    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/clk_out1
    SLICE_X16Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_15_8_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_7[4]
    SLICE_X17Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[12]_i_1__65/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[12]
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.248    -0.515    
                         clock uncertainty            0.084    -0.431    
    SLICE_X17Y13         FDRE (Hold_fdre_C_D)         0.091    -0.340    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.794%)  route 0.230ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.230    -0.173    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.906    -0.767    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.084    -0.412    
    SLICE_X46Y9          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.186    -0.226    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.794%)  route 0.230ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.633    -0.531    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X43Y9          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.230    -0.173    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.906    -0.767    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X46Y9          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.084    -0.412    
    SLICE_X46Y9          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.186    -0.226    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.629%)  route 0.234ns (62.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.653    -0.511    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X72Y9          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/Q
                         net (fo=17, routed)          0.234    -0.136    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[1]
    RAMB36_X2Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.967    -0.706    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.250    -0.456    
                         clock uncertainty            0.084    -0.373    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.190    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.632    -0.532    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X21Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.333    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[3]
    SLICE_X20Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[19]_i_1__56/O
                         net (fo=1, routed)           0.000    -0.288    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[19]
    SLICE_X20Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.906    -0.767    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X20Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]/C
                         clock pessimism              0.249    -0.519    
                         clock uncertainty            0.084    -0.435    
    SLICE_X20Y19         FDRE (Hold_fdre_C_D)         0.092    -0.343    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.895ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.458ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.565    18.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.458    

Slack (MET) :             14.458ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.565    18.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.458    

Slack (MET) :             14.500ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.500    

Slack (MET) :             14.500ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.500    

Slack (MET) :             14.500ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.500    

Slack (MET) :             14.500ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.230ns (25.144%)  route 0.685ns (74.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.495     0.406    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y7          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/C
                         clock pessimism              0.272    -0.493    
    SLICE_X70Y7          FDCE (Remov_fdce_C_CLR)     -0.133    -0.626    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.230ns (25.144%)  route 0.685ns (74.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.495     0.406    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y7          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/C
                         clock pessimism              0.272    -0.493    
    SLICE_X70Y7          FDCE (Remov_fdce_C_CLR)     -0.133    -0.626    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  1.032    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.458ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.565    18.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.458    

Slack (MET) :             14.458ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.565    18.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.458    

Slack (MET) :             14.500ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.500    

Slack (MET) :             14.500ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.500    

Slack (MET) :             14.500ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.500    

Slack (MET) :             14.500ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.230ns (25.144%)  route 0.685ns (74.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.495     0.406    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y7          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/C
                         clock pessimism              0.272    -0.493    
                         clock uncertainty            0.084    -0.409    
    SLICE_X70Y7          FDCE (Remov_fdce_C_CLR)     -0.133    -0.542    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.230ns (25.144%)  route 0.685ns (74.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.495     0.406    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y7          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/C
                         clock pessimism              0.272    -0.493    
                         clock uncertainty            0.084    -0.409    
    SLICE_X70Y7          FDCE (Remov_fdce_C_CLR)     -0.133    -0.542    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.948    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.084    19.124    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.515    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.458ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.565    18.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.458    

Slack (MET) :             14.458ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.565    18.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.458    

Slack (MET) :             14.500ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.500    

Slack (MET) :             14.500ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.500    

Slack (MET) :             14.500ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.500    

Slack (MET) :             14.500ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.084    19.127    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.084    -0.408    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.541    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.230ns (25.144%)  route 0.685ns (74.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.495     0.406    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y7          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/C
                         clock pessimism              0.272    -0.493    
                         clock uncertainty            0.084    -0.409    
    SLICE_X70Y7          FDCE (Remov_fdce_C_CLR)     -0.133    -0.542    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.230ns (25.144%)  route 0.685ns (74.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.495     0.406    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y7          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/C
                         clock pessimism              0.272    -0.493    
                         clock uncertainty            0.084    -0.409    
    SLICE_X70Y7          FDCE (Remov_fdce_C_CLR)     -0.133    -0.542    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.948    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.895ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.030ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.082    19.126    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.517    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.030    

Slack (MET) :             14.030ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.082    19.126    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.517    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.030    

Slack (MET) :             14.030ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.082    19.126    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.517    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.030    

Slack (MET) :             14.030ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.710ns (13.730%)  route 4.461ns (86.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.893     4.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X61Y22         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.660    18.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y22         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.568    19.207    
                         clock uncertainty           -0.082    19.126    
    SLICE_X61Y22         FDCE (Recov_fdce_C_CLR)     -0.609    18.517    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 14.030    

Slack (MET) :             14.460ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.082    19.129    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.565    18.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[8]
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.460    

Slack (MET) :             14.460ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.082    19.129    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.565    18.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.460    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.082    19.129    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.606    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.082    19.129    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.606    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.082    19.129    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.606    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.710ns (14.828%)  route 4.078ns (85.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 18.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.855    -0.685    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.568     0.302    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.291     0.593 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         3.510     4.103    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X54Y15         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.663    18.642    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X54Y15         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.568    19.210    
                         clock uncertainty           -0.082    19.129    
    SLICE_X54Y15         FDCE (Recov_fdce_C_CLR)     -0.523    18.606    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 14.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.230ns (29.528%)  route 0.549ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.359     0.270    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y6          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y6          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.230ns (27.275%)  route 0.613ns (72.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.423     0.335    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y5          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.910    -0.763    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X70Y5          FDCE (Remov_fdce_C_CLR)     -0.133    -0.625    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.230ns (25.144%)  route 0.685ns (74.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.495     0.406    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y7          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]/C
                         clock pessimism              0.272    -0.493    
    SLICE_X70Y7          FDCE (Remov_fdce_C_CLR)     -0.133    -0.626    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.230ns (25.144%)  route 0.685ns (74.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.655    -0.509    debounce/clk_out1
    SLICE_X79Y6          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.381 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.190    -0.191    debounce/pbtn_db[5]
    SLICE_X78Y6          LUT1 (Prop_lut1_I0_O)        0.102    -0.089 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.495     0.406    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X70Y7          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X70Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]/C
                         clock pessimism              0.272    -0.493    
    SLICE_X70Y7          FDCE (Remov_fdce_C_CLR)     -0.133    -0.626    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  1.032    





