[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32F107RCT6 production of ST MICROELECTRONICS from the text:This is information on a product in full production. March 2017 DocID15274 Rev 10 1/108STM32F105xx\nSTM32F107xx\nConnectivity line, ARM®-based 32-bit MCU with 64/256 KB Flash, USB\nOTG, Ethernet, 10 timers, 2 CANs, 2 ADCs, 14 communication interfaces \nDatasheet - production data\nFeatures\n•Core: ARM® 32-bit Cortex®-M3 CPU\n– 72 MHz maximum frequency, 1.25 \nDMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access\n– Single-cycle multiplication and hardware division\n•Memories\n– 64 to 256 Kbytes of Flash memory\n– 64 Kbytes of general-purpose SRAM\n•Clock, reset and supply management\n– 2.0 to 3.6 V application supply and I/Os – POR, PDR, and programmable voltage \ndetector (PVD)\n– 3-to-25 MHz cr ystal oscillator\n– Internal 8 MHz factory-trimmed RC– Internal 40 kHz RC with calibration\n– 32 kHz oscillator for RTC with calibration\n•Low power\n– Sleep, Stop and Standby modes\n– VBAT supply for RTC and backup registers\n•2 × 12-bit, 1 µs A/D converters (16 channels)\n– Conversion range: 0 to 3.6 V– Sample and hold capability\n– Temperature sensor\n– up to 2 MSPS in interleaved mode\n•2 × 12-bit D/A converters\n•DMA: 12-channel  DMA controller\n– Supported peripherals: timers, ADCs, DAC, \nI2Ss, SPIs, I2Cs and USARTs\n•Debug mode\n– Serial wire debug (SWD) & JTAG interfaces\n–C o r t e x®-M3 Embedded Trace Macrocell™\n•Up to 80 fast I/O ports\n– 51/80 I/Os, all mappable on 16 external \ninterrupt vectors and almost all 5 V-tolerant\n•CRC calculation unit, 96-bit unique ID•Up to 10 timers with pinout remap capability\n– Up to four 16-bit timers, each with up to 4 \nIC/OC/PWM or pulse counter and quadrature (incremental) encoder input\n– 1 × 16-bit motor control PWM timer with \ndead-time generation and emergency stop\n– 2 × watchdog timers (Independent and \nWindow)\n– SysTick timer: a 24-bit downcounter\n– 2 × 16-bit basic timers to drive the DAC\n•Up to 14 communication interfaces with pinout \nremap capability\n– Up to 2 × I2C interfaces (SMBus/PMBus)\n– Up to 5 USARTs (ISO 7816 interface, LIN, \nIrDA capability, modem control)\n– Up to 3 SPIs (18 Mbit/s), 2 with a \nmultiplexed I2S interface that offers audio class accuracy via advanced PLL schemes\n– 2 × CAN interfaces (2.0B Active) with 512 \nbytes of dedicated SRAM\n– USB 2.0 full-speed device/host/OTG controller \nwith on-chip PHY that supports HNP/SRP/ID with 1.25 Kbytes of dedicated SRAM\n–10/100 Ethernet MAC with dedicated DMA \nand SRAM (4 Kbytes):  IEEE1588 hardware \nsupport, MII/RMII available on all packages\n         Table 1. Device summary\nReference Part number\nSTM32F105xxSTM32F105R8, STM32F105V8 \nSTM32F105RB, STM32F105VB \nSTM32F105RC, STM32F105VC\nSTM32F107xxSTM32F107RB, STM32F107VB \nSTM32F107RC, STM32F107VCLQFP100 14 × 14 mm\nLQFP64 10 × 10 mmFBGA\nLFBGA100 10 × 10 mm\nwww.st.com\nContents STM32F105xx, STM32F107xx\n2/108 DocID15274 Rev 10Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n2.1 Device overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n2.2 Full compatibility throughout the family  . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n2.3 Overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n2.3.1 ARM Cortex-M3 core with embedded Flash and SRAM . . . . . . . . . . . . 14\n2.3.2 Embedded Flash memory  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n2.3.3 CRC (cyclic redundancy check) calculation unit  . . . . . . . . . . . . . . . . . . 14\n2.3.4 Embedded SRAM  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142.3.5 Nested vectored interrupt controller (NVIC)  . . . . . . . . . . . . . . . . . . . . . . 14\n2.3.6 External interrupt/event controller (EXTI)  . . . . . . . . . . . . . . . . . . . . . . . 15\n2.3.7 Clocks and startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152.3.8 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n2.3.9 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n2.3.10 Power supply supervisor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162.3.11 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n2.3.12 Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n2.3.13 DMA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172.3.14 RTC (real-time clock) and backup register s . . . . . . . . . . . . . . . . . . . . . . 17\n2.3.15 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n2.3.16 I²C bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192.3.17 Universal synchronous/asynchronous  receiver transmitters (USARTs) . 19\n2.3.18 Serial peripheral interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n2.3.19 Inter-integrated sound (I\n2S) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n2.3.20 Ethernet MAC interf ace with dedicated DMA an d IEEE 1588 support  . 20\n2.3.21 Controller area network (CAN)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n2.3.22 Universal serial bus on-the-go full-speed (USB OTG FS) . . . . . . . . . . . 212.3.23 GPIOs (general-purpose inputs/outputs) . . . . . . . . . . . . . . . . . . . . . . . . 21\n2.3.24 Remap capability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n2.3.25 ADCs (analog-to-digital converters) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n2.3.26 DAC (digital-to-analog converter)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n2.3.27 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 232.3.28 Serial wire JTAG debug port (SWJ-DP) . . . . . . . . . . . . . . . . . . . . . . . . . 23\nDocID15274 Rev 10 3/108STM32F105xx, STM32F107xx Contents\n42.3.29 Embedded Trace Macrocell™ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3 Pinouts and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n4 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n5 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n5.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n5.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n5.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n5.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n5.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 345.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n5.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\n5.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\n5.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\n5.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n5.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n5.3.2 Operating conditions at power-up / powe r-down . . . . . . . . . . . . . . . . . . 38\n5.3.3 Embedded reset and power control bloc k characteristics . . . . . . . . . . . 38\n5.3.4 Embedded reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n5.3.5 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 395.3.6 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\n5.3.7 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\n5.3.8 PLL, PLL2 and PLL3 characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\n5.3.9 Memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\n5.3.10 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\n5.3.11 Absolute maximum ratings (electrical sensitivity)  . . . . . . . . . . . . . . . . . 56\n5.3.12 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\n5.3.13 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\n5.3.14 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 625.3.15 TIM timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\n5.3.16 Communications interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64\n5.3.17 12-bit ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\n5.3.18 DAC electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\n5.3.19 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\nContents STM32F105xx, STM32F107xx\n4/108 DocID15274 Rev 106 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\n6.1 LFBGA100 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\n6.2 LQFP100 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 856.3 LQFP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\n6.4 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\n6.4.1 Reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\n6.4.2 Selecting the product temperature range  . . . . . . . . . . . . . . . . . . . . . . . 92\n7 Part numbering  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94\nAppendix A Application block diagrams  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\nA.1 USB OTG FS interface solutions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\nA.2 Ethernet interface solutions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97A.3 Complete audio player solutions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99\nA.4 USB OTG FS interface + Ethernet/I\n2S interface solutions  . . . . . . . . . . . 100\n8 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103\nDocID15274 Rev 10 5/108STM32F105xx, STM32F107xx List of tables\n6List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. STM32F105xx and STM32F107xx features and peri pheral counts . . . . . . . . . . . . . . . . . . 10\nTable 3. STM32F105xx and STM32F107xx family versus STM32F103xx family  . . . . . . . . . . . . . . 12\nTable 4. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 18\nTable 5. Pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nTable 6. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 36\nTable 7. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 36\nTable 8. Thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\nTable 9. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\nTable 10. Operating condition at power-up / power down  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\nTable 11. Embedded reset and power control block characterist ics. . . . . . . . . . . . . . . . . . . . . . . . . . 38\nTable 12. Embedded internal reference voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 9\nTable 13. Maximum current consumption in Run mode, code with data processing\nrunning from Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nTable 14. Maximum current consumption in Run mode, code with data processing\nrunning from RAM. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40\nTable 15. Maximum current consumption in Sleep mode, code running from Flash or RAM. . . . . . . 41Table 16. Typical and maximum current consumptions in  Stop and Standby modes  . . . . . . . . . . . . 41\nTable 17. Typical current consumption in  Run mode, code with data processing\nrunning from Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\nTable 18. Typical current consumption in Sleep mode, code running from Flash or\nRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 45\nTable 19. Peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 46\nTable 20. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nTable 21. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\nTable 22. HSE 3-25 MHz oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 9\nTable 23. LSE oscillator characteristics (f\nLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\nTable 24. HSI oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\nTable 25. LSI oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\nTable 26. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53Table 27. PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 53\nTable 28. PLL2 and PLL3 characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 53\nTable 29. Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nTable 30. Flash memory endurance and data  retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nTable 31. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nTable 32. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 56\nTable 33. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nTable 34. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 56\nTable 35. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\nTable 36. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 57\nTable 37. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 60\nTable 38. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\nTable 39. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 62\nTable 40. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 63\nTable 41. I\n2C characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64\nTable 42. SCL frequency (fPCLK1 = 36 MHz.,VDD = 3.3 V)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\nTable 43. SPI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\nTable 44. I2S characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nList of tables STM32F105xx, STM32F107xx\n6/108 DocID15274 Rev 10Table 45. USB OTG FS startup time  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nTable 46. USB OTG FS DC electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71Table 47. USB OTG FS electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2\nTable 48. Ethernet DC electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nTable 49. Dynamic characteristics: Ethernet MAC signals for SMI. . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nTable 50. Dynamic characteristics: Ethernet MAC signals for RMII . . . . . . . . . . . . . . . . . . . . . . . . . . 73\nTable 51. Dynamic characteristics: Ethernet MAC signals for MII . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\nTable 52. ADC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\nTable 53. R\nAIN max for fADC = 14 MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\nTable 54. ADC accuracy - limited test  conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\nTable 55. ADC accuracy  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\nTable 56. DAC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\nTable 57. TS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\nTable 58. LFBGA100 recommended PCB design rules (0.8 mm pitch BGA). . . . . . . . . . . . . . . . . . . 83\nTable 59. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package \nmechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 85\nTable 60. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data. . . . . . . . . . 88Table 61. Package thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 91\nTable 62. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 94\nTable 63. PLL configurations  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 101\nTable 64. Applicative current consumpt ion in Run mode, code with data\nprocessing running from Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102\nTable 65. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103\nDocID15274 Rev 10 7/108STM32F105xx, STM32F107xx List of figures\n8List of figures\nFigure 1. STM32F105xx and STM32F107xx connectivity li ne block diagram  . . . . . . . . . . . . . . . . . 13\nFigure 2. STM32F105xx and STM32F107xx connectivity line BGA100 ballout top view  . . . . . . . . . 24Figure 3. STM32F105xx and STM32F107xx connectivity line LQFP100 pinout . . . . . . . . . . . . . . . . 25Figure 4. STM32F105xx and STM32F107xx connectivity li ne LQFP64 pinout . . . . . . . . . . . . . . . . . 26\nFigure 5. Memory map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nFigure 6. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\nFigure 7. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 34\nFigure 8. Power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 35\nFigure 9. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\nFigure 10. Typical current consumption on V\nBAT with RTC on vs. temperature at\ndifferent VBAT values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\nFigure 11. Typical current consumption in Stop mode with regulator in Run mode\nversus temperature at different VDD values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\nFigure 12. Typical current consumption in Stop mode with regulator in Low-power\nmode versus temperature at different VDD values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nFigure 13. Typical current consumption in Standby mode versus temperature at\ndifferent VDD values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nFigure 14. High-speed external clock source AC timing diagra m  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\nFigure 15. Low-speed external clock source AC timing diagram.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49\nFigure 16. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\nFigure 17. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51\nFigure 18. Standard I/O input characterist ics - CMOS port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\nFigure 19. Standard I/O input characteristics - TTL port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 9\nFigure 20. 5 V tolerant I/O inpu t characteristics - CMOS port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nFigure 21. 5 V tolerant I/O input characteristics - TTL port  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nFigure 22. I/O AC characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 62\nFigure 23. Recommended NRST pin protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\nFigure 24. I2C bus AC waveforms and measurement ci rcuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\nFigure 25. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67Figure 26. SPI timing diagram - slave mode and CPHA = 1\n(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\nFigure 27. SPI timing diagram - master mode(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68\nFigure 28. I2S slave timing diagram (Philips protocol)(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\nFigure 29. I2S master timing diag ram (Philips protocol)(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\nFigure 30. USB OTG FS timings: definition of data signal rise and fall time . . . . . . . . . . . . . . . . . . . . 71Figure 31. Ethernet SMI timing diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 72\nFigure 32. Ethernet RMII timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 73\nFigure 33. Ethernet MII timing di agram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 73\nFigure 34. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 77\nFigure 35. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77Figure 36. Power supply and reference decoupling (V\nREF+ not connected to VDDA). . . . . . . . . . . . . . 78\nFigure 37. Power supply and reference decoupling (VREF+ connected to VDDA). . . . . . . . . . . . . . . . . 78\nFigure 38. 12-bit buffered /non-buffered DAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 80\nFigure 39. LFBGA100 - 10 x 10 mm low profile fine pitch ball grid array package\noutline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nFigure 40. LFBGA100 – 100-ball low profile fine pitch ball grid array, 10 x 10 mm,\n0.8 mm pitch, package mechanical data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nFigure 41. LFBGA100 – 100-ball low profile fine pitch ball grid array, 10 x 10 mm,\n0.8 mm pitch, package recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nList of figures STM32F105xx, STM32F107xx\n8/108 DocID15274 Rev 10Figure 42. LFBGA100 marking example (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nFigure 43. LQFP100 – 14 x 14 mm 100 pin low-profile qua d flat package outline  . . . . . . . . . . . . . . . 85\nFigure 44. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nFigure 45. LQFP100 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87\nFigure 46. LQFP64 – 10 x 10 mm 64 pin low-profile quad fl at package outline  . . . . . . . . . . . . . . . . . 88\nFigure 47. LQFP64 - 64-pin, 10 x 10 mm low-profile quad  flat recommended footprint  . . . . . . . . . . . 89\nFigure 48. LQFP64 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\nFigure 49. LQFP100 PD max vs. TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\nFigure 50. USB OTG FS device mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 95\nFigure 51. Host connection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 95\nFigure 52. OTG connection (any protocol). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96\nFigure 53. MII mode using a 25 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97\nFigure 54. RMII with a 50 MHz oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97\nFigure 55. RMII with a 25 MHz crystal and PHY with PLL. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98Figure 56. RMII with a 25 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 98\nFigure 57. Complete audio player solution 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 99\nFigure 58. Complete audio player solution 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 99\nFigure 59. USB O44TG FS + Ethernet solution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100\nFigure 60. USB OTG FS + I\n2S (Audio) solution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100\nDocID15274 Rev 10 9/108STM32F105xx, STM32F107xx Introduction\n1071 Introduction\nThis datasheet provides the descriptio n of the STM32F105xx and STM32F107xx \nconnectivity line microcontrollers. For mo re details on the whole STMicroelectronics \nSTM32F10xxx family, refer to Section 2.2: Full compatib ility throughout the family .\nThe STM32F105xx and STM32F107xx datasheet should be read in conjunction with the \nSTM32F10xxx reference manual.For information on programming, erasing and pr otection of the internal Flash memory refer \nto the STM32F10xxx Flash programming manual.The reference and Flash programming manuals are both available from the STMicroelectronics website www.st.com .\nFor information on the Cortex\n®-M3 core refer to the Cortex®-M3 Technical Reference \nManual, available from the www.arm.com website.\n \nDescription STM32F105xx, STM32F107xx\n10/108 DocID15274 Rev 102 Description\nThe STM32F105xx and STM32F107xx connectivi ty line family incorporates the high-\nperformance ARM® Cortex®-M3 32-bit RISC core operating at a 72 MHz frequency, high-\nspeed embedded memories (Flash memory up to 256 Kbytes and SRAM 64 Kbytes), and an extensive range of  enhanced I/Os and peripherals connected to two APB buses. All \ndevices offer two 12-bit ADCs, four general-purp ose 16-bit timers plus a PWM timer, as well \nas standard and advanced communication interfaces: up to two I\n2Cs, three SPIs, two I2Ss, \nfive USARTs, an USB OTG FS and two CANs. Ethernet is available on the STM32F107xx \nonly.\nThe STM32F105xx and STM32F107xx connectivity line family operates in the –40 to \n+105 °C temperature range, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.\nThe STM32F105xx and STM32F107xx connectivi ty line family offers devices in three \ndifferent package types: from 64 pins to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.\nThese features make the STM32F105xx and STM32F107xx connectivity line \nmicrocontroller family suitable for a wide rang e of applications such as motor drives and \napplication control, medical and handheld e quipment, industrial applications, PLCs, \ninverters, printers, and scanners, alarm systems, video intercom, HVAC and home audio equipment.\n2.1 Device overview\nFigure 1  shows the general block diagram of the device family.\n         Table 2. STM32F105xx and STM32F107xx features and peripheral counts\nPeripherals(1)STM32F105Rx STM32F107Rx STM32F105Vx STM32F107Vx\nFlash memory in Kbytes 64 128 256 128 256 64 128 256 128 256\nSRAM in Kbytes 64\nPackage LQFP64LQFP \n100LQFP\n100, \nBGA \n100LQFP\n100LQFP \n100LQFP \n100, \nBGA \n100\nEthernet No Yes No Yes\nTimersGeneral-\npurpose4\nAdvanced-\ncontrol1\nBasic 2\nDocID15274 Rev 10 11/108STM32F105xx, STM32F107xx Description\n107Communicat\nion interfacesSPI(I\n2S)(2)3(2) 3(2) 3(2) 3(2)\nI2C2 1 2 1\nUSART 5USB OTG FS Yes\nCAN 2\nGPIOs 51 8012-bit ADC\nNumber of channels2\n16\n12-bit DAC\nNumber of channels2\n2\nCPU frequency 72 MHz\nOperating voltage 2.0 to 3.6 V\nOperating temperaturesAmbient temperatures: –40 to +85 °C /–40 to +105 °C\nJunction temperature: –40 to + 125 °C\n1. Refer to Table 5: Pin definitions  for peripheral availability w hen the I/O pins are shared by the peripherals required by the \napplication.\n2. The SPI2 and SPI3 interfaces give the flexibility to work in either the SPI mode or the I2S audio mode.Table 2. STM32F105xx and STM32F107xx features and peripheral counts (continued)\nPeripherals(1)STM32F105Rx STM32F107Rx STM32F105Vx STM32F107Vx\nDescription STM32F105xx, STM32F107xx\n12/108 DocID15274 Rev 102.2 Full compatibility throughout the family\nThe STM32F105xx and STM32F107xx constitu te the connectivity line family whose \nmembers are fully pin-to-pin, software and feature compatible.\nThe STM32F105xx and STM32F107xx are a drop-in replacement for the low-density \n(STM32F103x4/6), medium-density (STM32F103x8/B) and high-density (STM32F103xC/D/E) performance line devices, a llowing the user to try different memory \ndensities and peripherals providing a greate r degree of freedom during the development \ncycle.\n         Table 3. STM32F105xx and STM32F107xx family versus STM32F103xx family(1)\nSTM32 \ndeviceLow-density \nSTM32F103xx devicesMedium-density \nSTM32F103xx devicesHigh-density \nSTM32F103xx devicesSTM32F105xx STM32F107xx\nFlash \nsize (KB)16 32 32 64 128 256 384 512 64 128 256 128 256\nRAM \nsize (KB)6 1 0 1 0 2 0 2 04 86 46 4 6 4 6 4 6 4 6 46 4\n144 pins\n5 × USARTs\n4 × 16-bit timers,2 × basic timers, 3 × SPIs,\n2 × I\n2Ss, 2 × I2Cs, USB, \nCAN, 2 × PWM timers3 × ADCs, 2 × DACs,\n1 × SDIO, FSMC (100- \nand 144-pin packages\n(2))100 pins\n3 × USARTs\n3 × 16-bit \ntimers\n2 × SPIs,2 × I\n2Cs, USB, \nCAN,\n1 × PWM timer2 × ADCs5 × USARTs,\n4 × 16-bit timers,\n2 × basic timers,3 × SPIs,\n2 × I\n2Ss,\n2 × I2Cs,USB OTG FS,\n2 × CANs,\n1 × PWM timer,2 × ADCs,\n2 × DACs5 × USARTs,\n4 × 16-bit timers,2 × basic timers,\n3 × SPIs,\n2 × I\n2S,\n1 × I2C,\nUSB OTG FS,\n2 × CANs,1 × PWM timer,\n2 × ADCs,\n2 × DACs,Ethernet64 pins2 × USARTs\n2 × 16-bit timers1 × SPI, 1 × I\n2C, USB, \nCAN,\n1 × PWM timer2 × ADCs2 × USARTs\n2 × 16-bit timers\n1 × SPI,\n1 × I\n2C, \nUSB, CAN,\n1 × PWM \ntimer2 × ADCs\n48 pins\n36 pins\n1. Refer to Table 5: Pin definitions  for peripheral availability when the I/O pins are shared by the peripherals required by the \napplication.\n2. Ports F and G are not available in  devices delivered in 100-pin packages. \nDocID15274 Rev 10 13/108STM32F105xx, STM32F107xx Description\n1072.3 Overview\nFigure 1. STM32F105xx and STM32F107xx connectivity line block diagram  \n1. TA = –40 °C to +85 °C (suffix 6, see Table 62 ) or –40 °C to +105 °C (suffix 7, see Table 62 ), junction temperature up to \n105 °C or 125 °C, respectively.\n2. AF = alternate function on I/O port pin.PA[15:0]EXT.IT\nWWDG\n12bit ADC1 16 ADC12_INs\ncommon toADC1 & ADC2JTDI\nJTCK/ SWCLK\nJTM S/SWDIONJTR ST\nJTDO\nNR STVDD = 2 to 3.6 V\n80 AF\nPB[15:0]\nPC[15:0]AHB to\nAPB2\nCAN1_RX as AF2x( 8x16b it)WKUP\nGPIO port AP\nGPIO port BPFmax:  72 MHzVSS\nSCL, SDA, SMBA I2C2GP DMA1\nTIM2\nTIM 3XTAL osc\n3-25 MHz\nXTAL 32kHzOSC_IN\nOSC_OUTC_O\nOSC32_OUTOSC32_INAPB1 : F max= 36 MHzHCLK\nas AFFlash 256 KB Voltage reg.\n3.3 V to 1. 8 VVDD1 8Power\nBackup interfaceas AF\nTIM4Bus Matri x64 bitInterface\nRTCRC H SCortex-M 3 CPUIbus\nDbus\nobl Flashl\nSRAM 512BUSART1USART2\nSPI2 / I2 S2(1)\nbxCAN17 channels\nBackup\nregister\n4 Channels\nTIM14 compl.  Channels\nSCL, SDA, SMBA I2C1\nas AFRX,TX, CT S, RT S,USART 3\nTemp sensorPD[15:0]\nPE[15:0]\nBKIN, ETR input as AF4 Channels, ETR\n4 Channels, ETR\n4 Channels, ETRFCLKRC L S\nStandbyIWDG  @VDD\n@VBATPOR / PDRSupply\nsupervision\n@VDDAVDDA\nVSSA\n@VDDAVBAT=1. 8 V to 3.6 V \nCK as AF\nRX,TX, CT S, RT S,\nCK as AFRX,TX, CT S, RT S,\nCK as AFAPB2 : Fmax= 72 MHzNVIC\nSPI1MO SI,MI SO,\nSCK,N SS as AF\n12bit ADC2IF\nIF interfacePVDReset\nInt\n@VDD\nAHB to\nAPB1AWUPOR\nTAMPER-RTC/\nALARM/ SECOND OUTSystem\n2x( 8x16b it)SPI3 / I2 S3UART4\nRX,TX as AFUART5RX,TX as AFTIM5 4 Channel s, ETRReset &\nclockcontrol \n12bit  DAC1IFIF\nIF\n12bit DAC 2\n@VDDAUSB OTG F SSOF\nVBU S\nID\nDM\nDPSRAM \n64 KB\nGP DMA2\n5 channels\nTIM6\nTIM7CAN1_TX as AFSW/JTAGTPIU ETM\nTrace/TrigTRACECLK\nTRACED[0: 3]\nas AF\nas AFas AF\nas AF\nas AFEthernet  MAC\n10/100\nSRAM 1.25 KBDPRAM 2 KB DPRAM 2 KBMII_TXD[ 3:0]/RMII_TXD[1:0]\nMII_TX_CLK/RMII_TX_CLK\nMII_TX_EN/RMII_TX_EN\nMII_RXD[ 3:0]/RMII_RXD[1:0]\nMII_RX_ER/RMII_RX_ER\nMII_RX_CLK/RMII_REF_CLK\nMII_RX_DV/RMII_CR S_DV\nMII_CR S\nMII_COL/RMII_COL\nMDC\nMDIO\nPP S_OUT\nbxCAN2\nCAN2_RX as AFCAN2_TX a s AF\nai15411DAC_OUT1 as AF\nDAC_OUT2 as AF@VDDA\nPLL\nGPIO port C\nGPIO port D\nGPIO port E\nVREF+VREF–MO SI/SD, MI SO, MCK,\nSCK/CK, N SS/W S as AF\nMO SI/SD, MI SO, MCK,\nSCK/CK, N SS/W S as AFPCLK1\nPCLK2PLL2PLL 3\nPLL 3\nDMA Ethernet\nAHB\nDescription STM32F105xx, STM32F107xx\n14/108 DocID15274 Rev 102.3.1 ARM Cortex-M3 core wi th embedded Flash and SRAM\nThe ARM Cortex-M3 processor is the latest generation of ARM processors for embedded \nsystems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.\nThe ARM Cortex-M3 32-bit RISC processor features exceptional  code-efficiency, delivering \nthe high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.With its embedded ARM core, STM32F105xx and STM32F107xx connectivity line family is compatible with all ARM tools and software.Figure 1  shows the general block diagram of the device family.\n2.3.2 Embedded Flash memory\n64 to 256 Kbytes of embedded Flash is available for storing programs and data. \n2.3.3 CRC (cyclic redundan cy check) calculation unit\nThe CRC (cyclic redundancy check) calculation unit  is used to get a CRC code from a 32-bit \ndata word and a fixed generator polynomial.\nAmong other applications, CRC-based techniques are used to verify data transmission or \nstorage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared  with a reference signature generated at link-\ntime and stored at a given memory location.\n2.3.4 Embedded SRAM\n64 Kbytes of embedded SRAM accessed (read/wr ite) at CPU clock speed with 0 wait states.\n2.3.5 Nested vectored interrupt controller (NVIC)\nThe STM32F105xx and STM32F107xx connectivity line embeds a nested vectored interrupt \ncontroller able to handle up to 67 maskable interrupt channels (not including the 16 interrupt lines of Cortex-M3) and 16 priority levels. \n• Closely coupled NVIC gives lo w latency interrupt processing\n• Interrupt entry vector table address passed directly to the core\n• Closely coupled NVIC core interface\n• Allows early processing of interrupts\n• Processing of late arriving  higher priority interrupts\n• Support for tail-chaining\n• Processor state automatically saved\n• Interrupt entry restored on interrupt exit with no instruction overhead\nThis hardware block provides flexible interrupt management features with minimal interrupt \nlatency.\nDocID15274 Rev 10 15/108STM32F105xx, STM32F107xx Description\n1072.3.6 External interrupt /event controller (EXTI)\nThe external interrupt/event controller consists  of 20 edge detector lines used to generate \ninterrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register \nmaintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the In ternal APB2 clock period. Up to  80 GPIOs can be connected \nto the 16 external interrupt lines.\n2.3.7 Clocks and startup\nSystem clock selection is perfor med on startup, however, the in ternal RC 8 MHz oscillator is \nselected as default CPU clock on reset. An external 3-25 MHz clock can be selected, in \nwhich case it is monitored for fa ilure. If failure is detected, th e system automatically switches \nback to the internal RC oscillator.  A software interrupt is genera ted if enabled. Similarly, full \ninterrupt management of the PLL clock entry is  available when necessary (for example with \nfailure of an indirectly used external oscillator).\nA single 25 MHz crystal can clock the entire system including the ethernet and USB OTG \nFS peripherals. Several prescalers and PLLs allow the configuration of the AHB frequency, \nthe high speed APB (APB2) and the low speed APB (APB1) doma ins. The maximum \nfrequency of the AHB and the high speed APB domains is 72  MHz. The maximum allowed \nfrequency of the low speed APB do main is 36 MHz. Refer to Figure 59: USB O44TG FS + \nEthernet solution on page 100 .\nThe advanced clock controller clocks the core and all peripherals using a single crystal or \noscillator. In order to achieve audio class perfor mance, an audio crystal can be used. In this \ncase, the I2S master clock can generate all standard sampling frequencies from 8 kHz to \n96 kHz with less than 0.5% accuracy error.  Refer to Figure 60: USB OTG FS + I2S (Audio) \nsolution on page 100 .\nTo configure the PLLs, refer to Table 63 on page 101 , which provides PLL configurations \naccording to the application type.\n2.3.8 Boot modes\nAt startup, boot pins are used to  select one of three boot options:\n• Boot from User Flash\n• Boot from System Memory\n• Boot from embedded SRAM\nThe boot loader is located in System Memory. It is used to reprogram the Flash memory by \nusing USART1, USART2 (remapped), CAN2 (remapped) or USB OTG FS in device mode (DFU: device firmware upgrade). For remapped signals refer to Table 5: Pin definitions .\nThe USART peripheral op erates with the internal 8 MHz oscillator (HSI), however the CAN \nand USB OTG FS can only function if an ex ternal 8 MHz, 14.7456 MHz or 25 MHz clock \n(HSE) is present.\nFor full details about the boot loader, refer to AN2606.\nDescription STM32F105xx, STM32F107xx\n16/108 DocID15274 Rev 102.3.9 Power supply schemes\n• VDD = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. \nProvided externally through VDD pins.\n• VSSA, VDDA = 2.0 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs \nand PLL (minimum voltage to be applied to VDDA is 2.4 V when the ADC is used). VDDA \nand VSSA must be connected to VDD and VSS, respectively.\n• VBAT = 1.8 to 3.6 V: power supply  for RTC, external clock 32 kHz oscillator and backup \nregisters (through power switch) when VDD is not present.\n2.3.10 Power supply supervisor\nThe device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains in reset mode when V\nDD is below a specified threshold, VPOR/PDR , without the need for an \nexternal reset circuit.\nThe device features an embedded programmable voltage detector (PVD) that monitors the \nVDD/VDDA power supply and compares it to the VPVD threshold. An interrupt can be \ngenerated when VDD/VDDA drops below the VPVD threshold and/or when VDD/VDDA is \nhigher than the VPVD threshold. The interrupt service routine can then generate a warning \nmessage and/or put the MCU into a safe state. The PVD is enabled by software.\n2.3.11 Voltage regulator\nThe regulator has three operation modes: main (MR), low power (LPR) and power down.\n• MR is used in the nominal regulation mode (Run) \n• LPR is used in the Stop modes.\n• Power down is used in Standby mode: the re gulator output is in high impedance: the \nkernel circuitry is powered do wn, inducing zero consumption (but the contents of the \nregisters and SRAM are lost)\nThis regulator is always enabled after reset. It is disabled in Standby mode.\n2.3.12 Low-power modes\nThe STM32F105xx and STM32F107xx connectivit y line supports three low-power modes to \nachieve the best compromise between low po wer consumption, short startup time and \navailable wakeup sources:\n• Sleep  mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs.\n• Stop  mode\nStop mode achieves the lowest power consumption while retaining the content of \nSRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC \nand the HSE crystal oscillators are disabled . The voltage regulator can also be put \neither in normal or in low-power mode. The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm or the USB \nOTG FS wakeup.\nDocID15274 Rev 10 17/108STM32F105xx, STM32F107xx Description\n107• Standby  mode\nThe Standby mode is used to achieve the lowest power consumption. The internal \nvoltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillato rs are also switched off. After entering \nStandby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry. \nThe device exits Standby mode when an external reset (NRST pin), an IWDG reset, a \nrising edge on the WKUP pin, or an RTC alarm occurs.\nNote: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop \nor Standby mode.\n2.3.13 DMA\nThe flexible 12-channel general-purpose DMAs (7 channels for DMA1 and 5 channels for DMA2) are able to manage memory-to-memory , peripheral-to-memory and memory-to-\nperipheral transfers. The two DMA controllers support circular buffer management, removing the need for user code interventio n when the controller reaches the end of the \nbuffer.Each channel is connected to dedicated hardw are DMA requests, with support for software \ntrigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.\nThe DMA can be used with the main peripherals: SPI, I\n2C, USART, general-purpose, basic \nand advanced control timers TIMx, DAC, I2S and ADC.\nIn the STM32F107xx, there is a DMA controlle r dedicated for use with the Ethernet (see \nSection 2.3.20: Ethernet MAC interface with dedicated DMA and IEEE 1588 support  for \nmore information).\n2.3.14 RTC (real-time cl ock) and backup registers\nThe RTC and the backup registers are supplied through a switch that takes power either on \nVDD supply when present or through the VBAT pin. The backup registers are forty-two 16-bit \nregisters used to store 84 bytes of user application data when VDD power is not present. \nThey are not reset by a system or power re set, and they are not reset when the device \nwakes up from the Standby mode.\nThe real-time clock provides a set of continuously running counters which can be used with \nsuitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It  is clocked by a 32.768 kHz external crystal, resonator or oscillator, the \ninternal low power RC oscillator or the high -speed external clock divided by 128. The \ninternal low-speed RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation. The RTC features \na 32-bit programmable counter for long term measurement using the Compare register to \ngenerate an alarm. A 20-bit prescaler is us ed for the time base clock and is by default \nconfigured to generate a time base of 1 second from a clock at 32.768 kHz.\nFor more information, refer to AN2604: “ STM32F101xx and STM32F103xx RTC \ncalibration ”, available from www.st.com .\nDescription STM32F105xx, STM32F107xx\n18/108 DocID15274 Rev 102.3.15 Timers and watchdogs\nThe STM32F105xx and STM32F107xx devices include an advanced-control timer, four \ngeneral-purpose timers, two basic timers, two watchdog timers and a SysTick timer.\nTable 4  compares the features of the general-purpose and basic timers.\n         \nAdvanced-control timer (TIM1)\nThe advanced control timer (TIM1) can be seen as a three-phase PWM multiplexed on 6 \nchannels. It has complementary PWM outputs with programmable inserted dead-times. It can also be seen as a complete general-purpose timer. The 4 independent channels can be used for:\n• Input capture\n• Output compare\n• PWM generation (edge or center-aligned modes)\n• One-pulse mode output\nIf configured as a standard 16-bit timer, it has the same features as the TIMx timer. If \nconfigured as the 16-bit PW M generator, it has full modu lation capability (0-100%). \nThe counter can be frozen in debug mode.Many features are shared with those of the standard TIM timers which have the same \narchitecture. The advanced control timer can th erefore work together with the TIM timers via \nthe Timer Link feature for synchronization or event chaining. \nGeneral-purpose timers (TIMx)\nThere are up to 4 synchronizable standard timers (TIM2, TIM3, TIM4 and TIM5) embedded in the STM32F105xx and STM32F107xx connectiv ity line devices. These timers are based \non a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent \nchannels each for input capture/output comp are, PWM or one pulse mode output. This \ngives up to 16 input captures / output compares / PWMs on the largest packages. They can work together with the Advanced Control timer vi a the Timer Link feature for synchronization \nor event chaining. \nThe counter can be frozen in debug mode.Table 4. Timer feature comparison\nTimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA request \ngenerationCapture/compare \nchannelsComplementary\noutputs\nTIM1 16-bitUp, \ndown, \nup/downAny integer \nbetween 1 \nand 65536Yes 4 Yes\nTIMx \n(TIM2, \nTIM3, \nTIM4, \nTIM5)16-bitUp, \ndown, \nup/downAny integer \nbetween 1 \nand 65536Yes 4 No\nTIM6, \nTIM716-bit UpAny integer \nbetween 1 \nand 65536Yes 0 No\nDocID15274 Rev 10 19/108STM32F105xx, STM32F107xx Description\n107Any of the standard timers can be used to ge nerate PWM outputs. Each of the timers has \nindependent DMA request generations.\nBasic timers TIM6 and TIM7\nThese timers are mainly used for DAC trigge r generation. They can also be used as a \ngeneric 16-bit time base.\nIndependent watchdog\nThe independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC  and as it operates independently from the \nmain clock, it can operate in Stop and Stan dby modes. It can be used either as a watchdog \nto reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.\nWindow watchdog\nThe window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It  has an early warning interrupt capab ility and the counter can be frozen in \ndebug mode.\nSysTick timer\nThis timer is dedicated to real-time operating systems, but could also be used as a standard \ndown counter. It features:\n• A 24-bit down counter\n• Autoreload capability\n• Maskable system interrupt generation when the counter reaches 0.\n• Programmable clock source \n2.3.16 I²C bus\nUp to two I²C bus interfaces can operate in multimaster and slave mo des. They can support \nstandard and fast modes. \nThey support 7/10-bit addressing mode and 7-bit dual addressing mode (as slave). A \nhardware CRC generation/verification is embedded.\nThey can be served by DMA and they support SMBus 2.0/PMBus.\n2.3.17 Universal synchr onous/asynchronous receiver transmitters (USARTs)\nThe STM32F105xx and STM32F107xx connectivity line embeds three universal \nsynchronous/asynchronous receiver transmitters (USART1, USART2 and USART3) and two universal asynchronous receiver transmitters (UART4 and UART5).\nThese five interfaces provide asynchronou s communication, IrDA SIR ENDEC support, \nmultiprocessor communication  mode, single-wire half-duplex communication mode and \nhave LIN Master/S lave capability.\nThe USART1 interface is able to communicate at speeds of up to 4.5 Mbit/s. The other \navailable interfaces communicate at up to 2.25 Mbit/s.\nDescription STM32F105xx, STM32F107xx\n20/108 DocID15274 Rev 10USART1, USART2 and USART3 also provide hardware management of the CTS and RTS \nsignals, Smart Card mode (I SO 7816 compliant) and SPI-like communication capability. All \ninterfaces can be served by the DMA controller except for UART5.\n2.3.18 Serial peripheral interface (SPI)\nUp to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in \nfull-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification suppo rts basic SD Card/MMC/SDHC\n(a) modes.\nAll SPIs can be served by the DMA controller.\n2.3.19 Inter-integrated sound (I2S)\nTwo standard I2S interfaces (multiplexed with SPI2 an d SPI3) are available, that can be \noperated in master or slave mode. These interf aces can be configured to operate with 16/32 \nbit resolution, as input or output channels. Audio sampling frequencies from 8 kHz up to 96 kHz are supported. When either or both of the I\n2S interfaces is/are configured in master \nmode, the master clock can be output to the external DAC/CODEC at 256 times the \nsampling frequency with less than 0.5% accuracy error owing to the advanced clock controller (see Section 2.3.7: Clocks and startup ).\nRefer to the “Audio frequency precision” tables provided in the “Serial peripheral interface \n(SPI)” section of the STM32F10xxx reference manual.\n2.3.20 Ethernet MAC in terface with dedicated DMA and IEEE 1588 support\nPeripheral not available on STM32F105xx devices.\nThe STM32F107xx devices prov ide an IEEE-802.3-20 02-compliant media access controller \n(MAC) for ethernet LAN communications through an industry-standard media-independent interface (MII) or a reduced media-indepe ndent interface (RMII). The STM32F107xx \nrequires an external physical interface devic e (PHY) to connect to the physical LAN bus \n(twisted-pair, fiber, etc.). the PHY is connect ed to the STM32F107xx MII port using as many \nas 17 signals (MII) or 9 signals (RMII) and ca n be clocked using the 25 MHz (MII) or 50 MHz \n(RMII) output from  the STM32F107xx.\nThe STM32F107xx includes the following features:\n• Supports 10 and 100 Mbit/s rates\n• Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM \nand the descriptors (see the STM32F105xx/STM32F107xx reference manual for details)\n• Tagged MAC frame support (VLAN support)\n• Half-duplex (CSMA/CD) and full-duplex operation\n• MAC control sublayer (control frames) support\na. SDHC = Secure digital high capacity.\nDocID15274 Rev 10 21/108STM32F105xx, STM32F107xx Description\n107• 32-bit CRC generation and removal\n• Several address filtering modes for physic al and multicast address (multicast and \ngroup addresses)\n• 32-bit status code for each transmitted or received frame\n• Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the \nreceive FIFO are both 2 Kbytes , that is 4 Kbytes in total\n• Supports hardware PTP (precision time protocol) in accordance with IEEE 1588 with \nthe timestamp comparator connected to the TIM2 trigger input\n• Triggers interrupt when system time becomes greater than target time\n2.3.21 Controller area network (CAN)\nThe two CANs are compliant with the 2.0A and B (a ctive) specifications with a bitrate up to \n1 Mbit/s. They can receive and transmit standar d frames with 11-bit id entifiers as well as \nextended frames with 29-bit identifiers. Each  CAN has three transmit mailboxes, two receive \nFIFOS with 3 stages and 28 shared scalable filter  banks (all of them c an be used even if one \nCAN is used). The 256 bytes of SRAM which are allocated for each CAN (512 bytes in total) \nare not shared with any other peripheral.\n2.3.22 Universal seri al bus on-the-go full-speed (USB OTG FS)\nThe STM32F105xx and STM32F107xx connectivity line devices embed a USB OTG full-\nspeed (12 Mb/s) device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the U SB 2.0 specification and with the OTG 1.0 \nspecification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE osc illator. The major features are:\n• 1.25 KB of SRAM used exclusively by the endpoints (not shared with any other \nperipheral)\n• 4 bidirectional endpoints\n• HNP/SNP/IP inside (no need for any external resistor)\n• for OTG/Host modes, a power switch is needed in case bus-powered devices are \nconnected\n• the SOF output can be used to synchron ize the external audio DAC clock in \nisochronous mode\n• in accordance with the USB 2.0 Specification, the supported transfer speeds are:\n– in Host mode: full speed and low speed– in Device mode: full speed\n2.3.23 GPIOs (general- purpose inputs/outputs)\nEach of the GPIO pins can be configured by so ftware as output (push-pull or open-drain), as \ninput (with or without pull-up or pull-down) or as peripheral alternate function. Most of the \nGPIO pins are shared with digital or analog alternate functions. All GPIOs are high current-\ncapable.\nThe I/Os alternate function configuration c an be locked if needed following a specific \nsequence in order to avoid spurious writing to the I/Os registers.\nI/Os on APB2 with up to  18 MHz toggling speed\nDescription STM32F105xx, STM32F107xx\n22/108 DocID15274 Rev 102.3.24 Remap capability\nThis feature allows the use of a maximum number of peripherals in a given application. \nIndeed, alternate functions are available not on ly on the default pins but also on other \nspecific pins onto which they are remappabl e. This has the advantage of making board \ndesign and port usage much more flexible.\nFor details refer to Table 5: Pin definitions ; it shows the list of remappable alternate \nfunctions and the pins onto which they can be remapped. See the STM32F10xxx reference manual for software considerations.\n2.3.25 ADCs (analog-to-digital converters)\nTwo 12-bit analog-to-digital converters are embedded into STM32F105xx and STM32F107xx connectivity line devices and each ADC shares up to 16 external channels, \nperforming conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.\nAdditional logic functions embedded in the ADC interface allow:\n• Simultaneous sample and hold\n• Interleaved sample and hold\n• Single shunt\nThe ADC can be served by the DMA controller.An analog watchdog feature allows very precis e monitoring of the converted voltage of one, \nsome or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.\nThe events generated by the standard timers (TIMx) and the advanced-control timer (TIM1) \ncan be internally connected to the ADC start tr igger and injection trigger, respectively, to \nallow the application to synchronize A/D conversion and timers.\n2.3.26 DAC (digital-to-analog converter)\nThe two 12-bit buffered DAC channels can be used to convert two digital signals into two \nanalog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.\nThis dual digital Interface supports the following features:\n• two DAC converters: one for each output channel\n• 8-bit or 12-bit monotonic output\n• left or right data alignment in 12-bit mode\n• synchronized update capability\n• noise-wave generation\n• triangular-wave generation\n• dual DAC channel independent or simultaneous conversions\n• DMA capability for each channel\n• external triggers for conversion\n• input voltage reference V\nREF+\nDocID15274 Rev 10 23/108STM32F105xx, STM32F107xx Description\n107Eight DAC trigger inputs are used in the ST M32F105xx and STM32F107xx connectivity line \nfamily. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.\n2.3.27 Temperature sensor\nThe temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2 V < V\nDDA < 3.6 V. The temperature sensor is internally \nconnected to the ADC1_IN16 input channel whic h is used to convert the sensor output \nvoltage into a digital value.\n2.3.28 Serial wire JTAG debug port (SWJ-DP)\nThe ARM SWJ-DP Interface is embedded, and is  a combined JTAG and serial wire debug \nport that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared re spectively with SWDIO and SWCLK and a \nspecific sequence on the TMS pin is us ed to switch between JTAG-DP and SW-DP.\n2.3.29 Embedded Trace Macrocell™\nThe ARM® Embedded Trace Macrocell provides a gr eater visibility of the instruction and \ndata flow inside the CPU core by streaming compressed data at a very high rate from the STM32F10xxx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to  a host computer using USB, Ethernet, or \nany other high-speed channel. Real-time instru ction and data flow activity can be recorded \nand then formatted for display on the host computer running debugger software. TPA hardware is commercially available from co mmon development tool vendors. It operates \nwith third party debugger software tools.\nPinouts and pin description STM32F105xx, STM32F107xx\n24/108 DocID15274 Rev 103 Pinouts and pin description\nFigure 2. STM32F105xx and STM32F107xx connectivity line BGA100 ballout top view\nAI14601cPE10PC14-\nOSC32_IN\nPC5 PA5PC3PB4\nPE15PB2 PC4 PA4\nHPE14\nPE11 PE7D PD4PD3PB8 PE3\nC\nPD0PC12\nPE5PB5\nPC0PE2\nB PC11 PD2PC15-\nOSC32_OUTPB7\nPB6A8 7 6 5 4 3 2 1\nVSS_5 OSC_IN\nOSC_OUT VDD_5\nGFE\nPC1\nVREF–PC13-\nTAMPER-\nRTCPB9 PA15 PB3\nPE4 PE1\nPE0\nVSS_1PD1 PE6 NRST PC2 VSS_3VSS_4\nNC VDD_3VDD_4\nPB15VBAT PD5\nPD6\nBOOT0 PD7\n\x01VSS_2\nVSSA\nPA1VDD_2VDD_1\nPB14PA0-WKUP10 9\nKJPD10PD11PA8PA9\nPA10PA11PA12 PC10PA13 PA14\nPC9 PC7\nPC6\nPD15PC8\nPD14\nPE12\nPB1 PA7 PB11PE8 PB0 PA6 PB10\nPE13 PE9 VDDAPB13 VREF+\nPA3 PB12PA2\nPD8PD9 PD13\nPD12\nDocID15274 Rev 10 25/108STM32F105xx, STM32F107xx Pinouts and pin description\n107Figure 3. STM32F105xx and STM32F107 xx connectivity line LQFP100 pinout\nAI\x11\x14\x13\x19\x11\x11\x10\x10\n\x19\x19\n\x19\x18\n\x19\x17\x19\x16\n\x19\x15\n\x19\x14\x19\x13\n\x19\x12\n\x19\x11\n\x19\x10\n\x18\x19\n\x18\x18\n\x18\x17\n\x18\x16\n\x18\x15\n\x18\x14\n\x18\x13\n\x18\x12\n\x18\x11\n\x18\x10\n\x17\x19\n\x17\x18\n\x17\x17\n\x17\x16\x11\n\x12\n\x13\x14\n\x15\n\x16\n\x17\n\x18\n\x19\n\x11\x10\n\x11\x11\n\x11\x12\x11\x13\n\x11\x14\n\x11\x15\n\x11\x16\n\x11\x17\n\x11\x18\x11\x19\n\x12\x10\n\x12\x11\x12\x12\n\x12\x13\n\x12\x14\n\x12\x15\x17\x15\n\x17\x14\n\x17\x13\x17\x12\n\x17\x11\n\x17\x10\n\x16\x19\n\x16\x18\n\x16\x17\n\x16\x16\n\x16\x15\n\x16\x14\x16\x13\n\x16\x12\n\x16\x11\n\x16\x10\n\x15\x19\n\x15\x18\x15\x17\n\x15\x16\n\x15\x15\x15\x14\n\x15\x13\n\x15\x12\n\x15\x116$$?\x12\x00\n633?\x12\x00\x00\n.#\x00\x00\n0!\x00\x11\x13\x00\x00\n0!\x00\x11\x12\x00\x000!\x00\x11\x11\x00\x00\n0!\x00\x11\x10\x00\x00\n0!\x00\x19\x00\x000!\x00\x18\x00\x00\n0#\x19\x00\x00\n0#\x18\x00\x00\n0#\x17\x00\x00\n0#\x16\x00\x00\n0$\x11\x15\x00\x000$\x11\x14\x00\x00\n0$\x11\x13\x00\x00\n0$\x11\x12\x00\x00\n0$\x11\x11\x00\x00\n0$\x11\x10\x00\x00\n0$\x19\x00\x000$\x18\x00\x00\n0"\x11\x15\x00\x00\n0"\x11\x14\x00\x00\n0"\x11\x13\x00\x00\n0"\x11\x12\x00\x000!\x13\n633?\x14\n6$$?\x14\n0!\x140!\x15\n0!\x16\n0!\x17\n0#\x14\n0#\x15\n0"\x100"\x11\n0"\x12\n0%\x17\n0%\x18\n0%\x19\n0%\x11\x100%\x11\x11\n0%\x11\x12\n0%\x11\x13\n0%\x11\x14\n0%\x11\x15\n0"\x11\x10\n0"\x11\x11\n633?\x11\n6$$?\x116$$?\x13\x00\x00\n633?\x13\x00\x00\n0%\x11\x00\x00\n0%\x10\x00\x00\n0"\x19\x00\x00\n0"\x18\x00\x00\n"//4\x10\x00\x000"\x17\x00\x00\n0"\x16\x00\x00\n0"\x15\x00\x00\n0"\x14\x00\x00\n0"\x13\x00\x00\n0$\x17\x00\x00\n0$\x16\x00\x00\n0$\x15\x00\x00\n0$\x14\x00\x00\n0$\x13\x00\x00\n0$\x12\x00\x00\n0$\x11\x00\x000$\x10\x00\x00\n0#\x11\x12\x00\x00\n0#\x11\x11\x00\x00\n0#\x11\x10\x00\x00\n0!\x11\x15\x00\x00\n0!\x11\x14\x00\x12\x16\n\x12\x17\n\x12\x18\n\x12\x19\n\x13\x10\n\x13\x11\n\x13\x12\n\x13\x13\n\x13\x14\n\x13\x15\n\x13\x16\x13\x17\n\x13\x18\n\x13\x19\x14\x10\n\x14\x11\n\x14\x12\n\x14\x13\n\x14\x14\n\x14\x15\n\x14\x16\n\x14\x17\n\x14\x18\n\x14\x19\n\x15\x100%\x12\n0%\x13\n0%\x140%\x15\n0%\x16\n6"!4\n0#\x11\x13\r4!-0%2\r24#\n0#\x11\x14\r/3#\x13\x12?).\n0#\x11\x15\r/3#\x13\x12?/54\n633?\x15\n6$$?\x15\n/3#?).\n/3#?/54\n.234\n0#\x10\n0#\x11\n0#\x12\n0#\x13\n633!\n62%&\r\n62%&\x0b\n6$$!\n0!\x10\r7+50\n0!\x11\n0!\x12,1&0\x11\x10\x10\nPinouts and pin description STM32F105xx, STM32F107xx\n26/108 DocID15274 Rev 10Figure 4. STM32F105xx and STM32F107xx connectivity line LQFP64 pinout\nϲϰ ϲϯ ϲϮ ϲϭ ϲϬ ϱϵ ϱϴ ϱϳ ϱϲ ϱϱ ϱϰ ϱϯ ϱϮ ϱϭ ϱϬ ϰϵ\nϰϴ\nϰϳ\nϰϲ\nϰϱ\nϰϰ\nϰϯ\nϰϮ\nϰϭ\nϰϬ\nϯϵϯϴ\nϯϳ\nϯϲϯϱ\nϯϰ\nϯϯ\nϭϳ ϭϴ ϭϵ ϮϬ Ϯϭ ϮϮ Ϯϯ Ϯϰ Ϯϵ ϯϬ ϯϭ ϯϮ Ϯϱ Ϯϲ Ϯϳ Ϯϴϭ\nϮ\nϯ\nϰ\nϱ\nϲ\x03\x03\nϳ\x03\x03\nϴ\x03\x03ϵ\x03\x03\nϭϬ\nϭϭϭϮ\nϭϯ\nϭϰ\nϭϱ\nϭϲs\x11\x04d\nW\x12ϭϯͲd\x04DW\x1cZͲZd\x12\nW\x12 ϭϰͲK^\x12 ϯϮͺ/E\nW\x12 ϭϱͲK^\x12 ϯϮͺKh d\nW\x18ϬͲK^ \x12ͺ/E\nW\x18ϭͲK^ \x12ͺKhd\nEZ^d\nW\x12Ϭ\nW\x12ϭ\nW\x12Ϯ\nW\x12ϯ\ns^^\x04\ns\x18\x18\x04\nW\x04 ϬͲt< h W\nW\x04 ϭ\nW\x04 Ϯ\ns\x18\x18ͺϯ\ns^^ͺϯ\nW\x11 ϵ\x03\x03\x03\x03\nW\x11 ϴ\x03\x03\x03\x03\n\x11KK dϬ\x03\x03\x03\x03\nW\x11 ϳ\x03\x03\x03\x03\nW\x11 ϲ\x03\x03\x03\x03\nW\x11 ϱ\x03\x03\x03\x03\nW\x11 ϰ\x03\x03\x03\x03\nW\x11 ϯ\x03\x03\x03\x03\nW\x18Ϯ\x03\x03\x03\x03\nW\x12ϭϮ\nW\x12ϭϭ\nW\x12ϭϬ\nW\x04 ϭϱ\nW\x04 ϭϰ\ns\x18\x18ͺϮ\ns^^ͺϮ\nW\x04 ϭϯ\nW\x04 ϭϮ\nW\x04 ϭϭ\nW\x04 ϭϬ\nW\x04 ϵ\nW\x04 ϴ\nW\x12ϵW\x12ϴ\nW\x12ϳ\nW\x12ϲ\nW\x11 ϭϱ\nW\x11 ϭϰ\nW\x11 ϭϯ\nW\x11 ϭϮW\x04 ϯ\ns^^ͺϰ\ns\x18\x18ͺϰ\nW\x04 ϰ\nW\x04 ϱ\nW\x04 ϲ\nW\x04 ϳ\nW\x12ϰ\nW\x12ϱ\nW\x11 Ϭ\nW\x11 ϭ\nW\x11 Ϯ\nW\x11ϭ Ϭ\nW\x11ϭ ϭ\ns^^ͺϭ\ns\x18\x18ͺϭ>Y&Wϲϰ\nDL\x14\x17\x16\x1c\x15\nDocID15274 Rev 10 27/108STM32F105xx, STM32F107xx Pinouts and pin description\n107         Table 5. Pin definitions \nPins\nPin name\nType(1)\nI / O Level(2)\nMain \nfunction(3) \n(after reset)Alternate functions(4)BGA100\nLQFP64\nLQFP100Default Remap\nA3 - 1 PE2 I/O FT PE2 TRACECK  - \nB3 - 2 PE3 I/O FT PE3 TRACED0  - \nC3 - 3 PE4 I/O FT PE4 TRACED1  - \nD3 - 4 PE5 I/O FT PE5 TRACED2  - \nE3 - 5 PE6 I/O FT PE6 TRACED3  - \nB2 1 6 VBAT S -  VBAT - -  \nA2 2 7PC13-TAMPER-\nRTC(5) I/O  - PC13(6)TAMPER-RTC  - \nA1 3 8PC14-\nOSC32_IN(5) I/O  - PC14(6)OSC32_IN  - \nB1 4 9PC15-\nOSC32_OUT(5)I/O  - PC15(6)OSC32_OUT  - \nC2 - 10 VSS_5 S -  VSS_5  -  - \nD2 - 11 VDD_5 S -  VDD_5  -  - \nC1 5 12 OSC_IN I  - OSC_IN  -  - D1 6 13 OSC_OUT O  - OSC_OUT  -  - \nE1 7 14 NRST I/O  - NRST  -  - \nF1 8 15 PC0 I/O  - PC0 ADC12_IN10  - \nF2 9 16 PC1 I/O  - PC1ADC12_IN11/ ETH_MII_MDC/\nETH_RMII_MDC - \nE2 10 17 PC2 I/O  - PC2 ADC12_IN12/ ETH_MII_TXD2  - \nF3 11 18 PC3 I/O  - PC3ADC12_IN13/ \nETH_MII_TX_CLK - \nG1 12 19 V\nSSA S -  VSSA  -  - \nH1 - 20 VREF- S -  VREF-  -  - \nJ1 - 21 VREF+ S -  VREF+  -  - \nK1 13 22 VDDA S -  VDDA  -  - \nG2 14 23 PA0-WKUP I/O  - PA0WKUP/USART2_CTS(7)\nADC12_IN0/TIM2_CH1_ETR\nTIM5_CH1/\nETH_MII_CRS_WKUP - \nPinouts and pin description STM32F105xx, STM32F107xx\n28/108 DocID15274 Rev 10H2 15 24 PA1 I/O  - PA1USART2_RTS(7)/ ADC12_IN1/ \nTIM5_CH2 /TIM2_CH2(7)/\nETH_MII_RX_CLK/\nETH_RMII_REF_CLK - \nJ2 16 25 PA2 I/O  - PA2USART2_TX(7)/\nTIM5_CH3/ADC12_IN2/ \nTIM2_CH3 (7)/ ETH_MII_MDIO/\nETH_RMII_MDIO - \nK2 17 26 PA3 I/O  - PA3USART2_RX(7)/\nTIM5_CH4/ADC12_IN3 /\nTIM2_CH4(7)/ ETH_MII_COL - \nE4 18 27 VSS_4 S -  VSS_4  -  - \nF4 19 28 VDD_4 S -  VDD_4  -  - \nG3 20 29 PA4 I/O  - PA4SPI1_NSS(7)/DAC_OUT1 / \nUSART2_CK(7) / ADC12_IN4SPI3_NSS/I2S3_WS\nH3 21 30 PA5 I/O  - PA5SPI1_SCK(7) / \nDAC_OUT2 / ADC12_IN5  - \nJ3 22 31 PA6 I/O  - PA6SPI1_MISO(7)/ADC12_IN6 / \nTIM3_CH1(7) TIM1_BKIN\nK3 23 32 PA7 I/O  - PA7SPI1_MOSI(7)/ADC12_IN7 /\nTIM3_CH2(7)/\nETH_MII_RX_DV(8)/\nETH_RMII_CRS_DVTIM1_CH1N\nG4 24 33 PC4 I/O  - PC4ADC12_IN14/\nETH_MII_RXD0(8)/\nETH_RMII_RXD0 - \nH4 25 34 PC5 I/O  - PC5ADC12_IN15/\nETH_MII_RXD1(8)/\nETH_RMII_RXD1 - \nJ4 26 35 PB0 I/O  - PB0ADC12_IN8/TIM3_CH3/\nETH_MII_RXD2(8) TIM1_CH2N\nK4 27 36 PB1 I/O  - PB1ADC12_IN9/TIM3_CH4(7)/\nETH_MII_RXD3(8) TIM1_CH3N\nG5 28 37 PB2 I/O FT PB2/BOOT1  -  - \nH5 - 38 PE7 I/O FT PE7  - TIM1_ETR\nJ5 - 39 PE8 I/O FT PE8  - TIM1_CH1NTable 5. Pin definitions  (continued)\nPins\nPin name\nType(1)\nI / O Level(2)\nMain \nfunction(3) \n(after reset)Alternate functions(4)BGA100\nLQFP64\nLQFP100Default Remap\nDocID15274 Rev 10 29/108STM32F105xx, STM32F107xx Pinouts and pin description\n107K5 - 40 PE9 I/O FT PE9  - TIM1_CH1\n--- VSS_7 S -  -  -  - \n--- VDD_7 S -  -  -  - \nG6 - 41 PE10 I/O FT PE10  - TIM1_CH2N\nH6 - 42 PE11 I/O FT PE11  - TIM1_CH2\nJ6 - 43 PE12 I/O FT PE12  - TIM1_CH3N\nK6 - 44 PE13 I/O FT PE13  - TIM1_CH3\nG7 - 45 PE14 I/O FT PE14  - TIM1_CH4\nH7 - 46 PE15 I/O FT PE15  - TIM1_BKIN\nJ7 29 47 PB10 I/O FT PB10I2C2_SCL(8)/USART3_TX(7)/\nETH_MII_RX_ERTIM2_CH3\nK7 30 48 PB11 I/O FT PB11I2C2_SDA(8)/USART3_RX(7)/\nETH_MII_TX_EN/\nETH_RMII_TX_ENTIM2_CH4\nE7 31 49 VSS_1 S -  VSS_1  -  - \nF7 32 50 VDD_1 S -  VDD_1  -  - \nK8 33 51 PB12 I/O FT PB12SPI2_NSS(8)/I2S2_WS(8)/\nI2C2_ SMBA(8) / \nUSART3_CK(7)/ TIM1_BKIN(7) / \nCAN2_RX/ ETH_MII_TXD0/\nETH_RMII_TXD0 - \nJ8 34 52 PB13 I/O FT PB13SPI2_SCK(8) / I2S2_CK(8) /\nUSART3_CTS(7)/\nTIM1_CH1N/CAN2_TX/\nETH_MII_TXD1/\nETH_RMII_TXD1 - \nH8 35 53 PB14 I/O FT PB14SPI2_MISO(8) / TIM1_CH2N /\nUSART3_RTS(7)  - \nG8 36 54 PB15 I/O FT PB15SPI2_MOSI(8) / I2S2_SD(8) /\nTIM1_CH3N(7)  - \nK9 - 55 PD8 I/O FT PD8  - USART3_TX/\nETH_MII_RX_DV/\nETH_RMII_CRS_DVTable 5. Pin definitions  (continued)\nPins\nPin name\nType(1)\nI / O Level(2)\nMain \nfunction(3) \n(after reset)Alternate functions(4)BGA100\nLQFP64\nLQFP100Default Remap\nPinouts and pin description STM32F105xx, STM32F107xx\n30/108 DocID15274 Rev 10J9 - 56 PD9 I/O FT PD9  - USART3_RX/\nETH_MII_RXD0/\nETH_RMII_RXD0\nH9 - 57 PD10 I/O FT PD10  - USART3_CK/\nETH_MII_RXD1/\nETH_RMII_RXD1\nG9 - 58 PD11 I/O FT PD11  - USART3_CTS/\nETH_MII_RXD2\nK10 - 59 PD12 I/O FT PD12  - TIM4_CH1 / \nUSART3_RTS/\nETH_MII_RXD3\nJ10 - 60 PD13 I/O FT PD13  - TIM4_CH2\nH10 - 61 PD14 I/O FT PD14  - TIM4_CH3\nG10 - 62 PD15 I/O FT PD15  - TIM4_CH4\nF10 37 63 PC6 I/O FT PC6 I2S2_MCK/ TIM3_CH1\nE10 38 64 PC7 I/O FT PC7 I2S3_MCK TIM3_CH2\nF9 39 65 PC8 I/O FT PC8  - TIM3_CH3\nE9 40 66 PC9 I/O FT PC9  - TIM3_CH4\nD9 41 67 PA8 I/O FT PA8USART1_CK/OTG_FS_SOF /\nTIM1_CH1(8)/MCO  - \nC9 42 68 PA9 I/O FT PA9USART1_TX(7)/ TIM1_CH2(7)/\nOTG_FS_VBUS - \nD10 43 69 PA10 I/O FT PA10USART1_RX(7)/\nTIM1_CH3(7)/OTG_FS_ID - \nC10 44 70 PA11 I/O FT PA11USART1_CTS / CAN1_RX /\nTIM1_CH4(7)/OTG_FS_DM - \nB10 45 71 PA12 I/O FT PA12USART1_RTS / OTG_FS_DP /\nCAN1_TX(7) / TIM1_ETR(7)  - \nA10 46 72 PA13 I/O FT JTMS-SWDIO  - PA13\nF8 - 73 Not connected  - \nE6 47 74 VSS_2 S - VSS_2  -  - \nF6 48 75 VDD_2 S - VDD_2  -  - \nA9 49 76 PA14 I/O FT JTCK-SWCLK  - PA14Table 5. Pin definitions  (continued)\nPins\nPin name\nType(1)\nI / O Level(2)\nMain \nfunction(3) \n(after reset)Alternate functions(4)BGA100\nLQFP64\nLQFP100Default Remap\nDocID15274 Rev 10 31/108STM32F105xx, STM32F107xx Pinouts and pin description\n107A8 50 77 PA15 I/O FT JTDI SPI3_NSS / I2S3_WSTIM2_CH1_ETR / PA15\nSPI1_NSS\nB9 51 78 PC10 I/O FT PC10 UART4_TXUSART3_TX/ \nSPI3_SCK/I2S3_CK\nB8 52 79 PC11 I/O FT PC11 UART4_RXUSART3_RX/ \nSPI3_MISO\nC8 53 80 PC12 I/O FT PC12 UART5_TXUSART3_CK/ \nSPI3_MOSI/I2S3_SD\nD8 - 81 PD0 I/O FT PD0  - OSC_IN(9)/CAN1_RX\nE8 - 82 PD1 I/O FT PD1  - OSC_OUT(9)/CAN1_TX\nB7 54 83 PD2 I/O FT PD2 TIM3_ETR / UART5_RX\nC7 - 84 PD3 I/O FT PD3  - USART2_CTS\nD7 - 85 PD4 I/O FT PD4  - USART2_RTS\nB6 - 86 PD5 I/O FT PD5  - USART2_TX\nC6 - 87 PD6 I/O FT PD6  - USART2_RX\nD6 - 88 PD7 I/O FT PD7  - USART2_CK\nA7 55 89 PB3 I/O FT JTDO SPI3_SCK / I2S3_CKPB3 / TRACESWO/ \nTIM2_CH2 / SPI1_SCK\nA6 56 90 PB4 I/O FT NJTRST SPI3_MISOPB4 / TIM3_CH1/ \nSPI1_MISO\nC5 57 91 PB5 I/O  - PB5I2C1_ SMBA / SPI3_MOSI /\nETH_MII_PPS_OUT / I2S3_SD\nETH_RMII_PPS_OUTTIM3_CH2/SPI1_MOSI/\nCAN2_RX\nB5 58 92 PB6 I/O FT PB6 I2C1_SCL(7)/TIM4_CH1(7)USART1_TX/CAN2_TX\nA5 59 93 PB7 I/O FT PB7 I2C1_SDA(7)/TIM4_CH2(7)USART1_RX\nD5 60 94 BOOT0 I  - BOOT0  -  - \nB4 61 95 PB8 I/O FT PB8 TIM4_CH3(7)/ ETH_MII_TXD3 I2C1_SCL/CAN1_RX\nA4 62 96 PB9 I/O FT PB9 TIM4_CH4(7)I2C1_SDA / CAN1_TX\nD4 - 97 PE0 I/O FT PE0 TIM4_ETR  - \nC4 - 98 PE1 I/O FT PE1  -  - \nE5 63 99 VSS_3 S -  VSS_3  -  - \nF5 64 100 VDD_3 S -  VDD_3  -  - Table 5. Pin definitions  (continued)\nPins\nPin name\nType(1)\nI / O Level(2)\nMain \nfunction(3) \n(after reset)Alternate functions(4)BGA100\nLQFP64\nLQFP100Default Remap\nPinouts and pin description STM32F105xx, STM32F107xx\n32/108 DocID15274 Rev 101. I = input, O = output, S = supply, HiZ = high impedance.\n2. FT = 5 V tolerant. All I/Os are VDD capable.\n3. Function availability depends on the chosen device.\n4. If several peripherals share the same I/O pin, to avoid conf lict between these alternate func tions only one peripheral should  \nbe enabled at a time through the peripheral clock enable bit (in the corresponding RCC peripheral clock enable register). \n5. PC13, PC14 and PC15 are supplied through the power switch, and so  their use in output mode is limited: they can be used \nonly in output 2 MHz mode with a maximum load of 30 pF  and only one pin can be put in output mode at a time.\n6. Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even \nafter reset (because these registers are not reset by the main  reset). For details on how to manage these IOs, refer to the \nBattery backup domain and BKP register description sections in  the STM32F10xxx reference manual, available from the \nSTMicroelectronics website: www.st.com .\n7. This alternate function can be remapped by software to some other port pins (if available on the used package). For more \ndetails, refer to the Alternate function I/O and debug configuration section in t he STM32F10xxx refere nce manual, available \nfrom the STMicroelectronics website: www.st.com .\n8. SPI2/I2S2 and I2C2 are not available when the Ethernet is being used.9. For the LQFP64 package, the pins number 5 and 6 are c onfigured as OSC_IN/OSC_OUT after reset, however the \nfunctionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100 and BGA100 packages, PD0 \nand PD1 are available by default, so there is no need for remappi ng. For more details, refer to Alternate function I/O and \ndebug configuration section in the STM32F10xxx reference manual.\nDocID15274 Rev 10 33/108STM32F105xx, STM32F107xx Memory mapping\n1074 Memory mapping\nThe memory map is shown in Figure 5 .\nFigure 5. Memory map\n512-Mbyte\n block 7\nCortex-M 3\'s\ninternal\nperipherals\n512-Mbyte\n block 6\nNot used\n512-Mbyte\n block 5\nNot used\n512-Mbyte\n block 4\nNot used\n512-Mbyte\n block 3\nNot used\n512-Mbyte\n block 2\nPeripherals\n512-Mbyte\n block 1\nSRAM\n0x0000 00000x1FFF FFFF0x2000 00000x3FFF FFFF0x4000 00000x5FFF FFFF0x6000 00000x7FFF FFFF0x8000 00000xAFFF FFFF0xB000 00000xBFFF FFFF0xC000 00000xDFFF FFFF0xE000 00000xFFFF FFFF\n512-Mbyte\n block 0\nCode\nFlash0x0 804 00000x1FFF AFFF0x1FFF B000 - 0x1FFF F7FF\n0x0 800 00000x0 803 FFFF\n0x0004 00000x07FF FFFF\n0x0000 00000x000 3 FFFFSystem memory\nReserved\nReserved\nAliased to Flash or system\nmemory depending on\nBOOT pinsSRAM (aliased\nby bit-banding)Reserved\n0x2000 00000x2000 FFFF0x2001 00000x3FFF FFFFRTCWWDG\n0x4000 2 800 - 0x4000 2BFFIWDGReservedSPI2/I2 S2SPI3/I2S3Reserved\n0x4000 2C00 - 0x4000 2FFF0x4000 3000 - 0x4000 33FF0x4000 3400 - 0x4000 37FF0x4000 3800 - 0x4000 3BFF0x4000 3C00 - 0x4000 3FFF0x4000 4000 - 0x4000 4 3FFUSART2 0x4000 4400 - 0x4000 47FFUSART 3 0x4000 4 800 - 0x4000 4BFFUART4 0x4000 4C00 - 0x4000 4FFFUART5 0x4000 5000 - 0x4000 5 3FFI2C1 0x4000 5400 - 0x4000 57FFI2C2 0x4000 5 800 - 0x4000 5BFFReserved 0x4000 5C00 - 0x4000 6 3FF0x4000 6400 - 0x4000 67FF bxCAN1bxCAN2 0x4000 6 800 - 0x4000 6BFFBKP 0x4000 6C00 - 0x4000 6FFFPWR 0x4000 7000 - 0x4000 7 3FFDAC 0x4000 7400 - 0x4000 77FFAFIO 0x4001 0000 - 0x4001 3FFFEXTI 0x4001 0400 - 0x4001 07FFPort A 0x4001 0 800 - 0x4001 0BFFPort B 0x4001 0C00 - 0x4001 0FFFPort C 0x4001 1000 - 0x4001 1 3FFPort D 0x4001 1400 - 0x4001 17FFPort E 0x4001 1 800 - 0x4001 1BFFReserved 0x4001 1C00 - 0x4001 2 3FFADC1 0x4001 2400 - 0x4001 27FFADC2 0x4001 2 800 - 0x4001 2BFFTIM1 0x4001 2C00 - 0x4001 2FFFSPI1 0x4001 3000 - 0x4001 33FFReserved 0x4001 3400 - 0x4001 37FFUSART1 0x4001 3800 - 0x4001 3BFFReserved 0x4001 3C00 - 0x4001 FFFFDMA2 0x4002 0400 - 0x4002 07FFReserved 0x4002 1400 - 0x4002 1FFFFlash interface 0x4002 2000 - 0x4002 2 3FFReserved 0x4002 2400 - 0x4002 2FFFCRC 0x4002 3000 - 0x4002 33FFReserved 0x4002 3400 - 0x4002 7FFFEthernet 0x4002 8000 - 0x4002 9FFFReserved 0x400 3 0000 - 0x4FFF FFFFUSB OTG F S 0x5000 0000 - 0x500 3 FFFFReserved 0x5000 0400 - 0x5FFF FFFF\nai15412b0x4002 0 800 - 0x4002 0FFF0x4002 1000 - 0x4002 1 3FF\nReservedRCC\nDMA1 0x4002 0000 - 0x4002 0 3FF\nReserved 0x4000 7 800 - 0x4000 FFFFAPB2AHB\n0x4000 1 800 - 0x4000 27FF\n0x4000 0 800 - 0x4000 0BFF0x4000 0C00 - 0x4000 0FFF0x4000 1000 - 0x4000 1 3FF0x4000 1400 - 0x4000 17FF\n0x4000 0000 - 0x4000 0 3FF0x4000 0400 - 0x4000 07FFReserved\nTIM7\nTIM6\nTIM5TIM4TIM 3\nTIM2APB1\nOption bytes 0x1FFF F 800 - 0x1FFF FFFF\nElectrical characteristics STM32F105xx, STM32F107xx\n34/108 DocID15274 Rev 105 Electrical characteristics\n5.1 Parameter conditions\nUnless otherwise specified, all voltages are referenced to VSS.\n5.1.1 Minimum and maximum values\nUnless otherwise specified the minimum and ma ximum values are guaranteed in the worst \nconditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T\nA = 25 °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, design  simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 Σ).\n5.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = 3.3 V (for the \n2V≤VDD≤3.6 V voltage range). They are given only as design guidelines and are not \ntested.\nTypical ADC accuracy values are determined by characterization of a batch of samples from \na standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated\n (mean±2 Σ).\n5.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n5.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure 6 .\n5.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure 7 .\n         \nFigure 6. Pin loading conditions Figure 7. Pin input voltage\n06Y\x17\x15\x19\x1c\x1c9\x14670\x16\x15)\x14\x13[[[\x03SLQ\n&\x03 \x03\x18\x13\x03S)\n06Y\x17\x18\x1b\x13\x139\x14670\x16\x15)\x14\x13[[[\x03SLQ\n9,1\nDocID15274 Rev 10 35/108STM32F105xx, STM32F107xx Electrical characteristics\n1075.1.6 Power supply scheme\nFigure 8. Power supply scheme\nCaution: In Figure 8 , the 4.7 µF capacitor must be connected to VDD3.\n5.1.7 Current consumption measurement\nFigure 9. Current consumption measurement scheme \nDL\x14\x17\x14\x15\x18G9\'\'\n\x14\x12\x15\x12\x16\x12\x17\x12\x18\n$QDORJ\x1d\x03\n5&V\x0f\x03\n3//\x0f\x11\x11\x113RZHU\x03VZLWFK\n*3\x03,\x122V287\n,1\n.HUQHO\x03ORJLF\x03\n\x0b&38\x0f\x03\'LJLWDO\x03\t\x03\n0HPRULHV\x0c\x03\x03%DFNXS\x03FLUFXLWU\\\x03\x0b26&\x16\x15.\x0f\x03\n57&\x0f\x03%DFNXS\x03UHJLVWHUV\x0f\x03\x03\n:DNH\x10XS\x03ORJLF\x0c\n\x18\x03î\x03\x14\x13\x13\x03Q)\x03\x0e\x03\x14\x03î\x03\x17\x11\x1a\x03\x97)\x14\x11\x1b\x03\x10\x03\x16\x11\x199\n5HJXODWRU\n9\'\'$\n95()\x0e\n$\'&\x12\n\'$&\n/HYHO\x03VKLIWHU,2\x03\n/RJLF\n9\'\'\n\x14\x13\x03Q)\x03\x0e\x03\n\x14\x03\x97)95()\n\x14\x13\x03Q)\x03\x0e\x03\n\x14\x03\x97)\n95()\x10\n966$966\n\x14\x12\x15\x12\x16\x12\x17\x12\x18\n9\'\'9%$7\nDL\x14\x17\x14\x15\x199%$7\n9\'\'\n9\'\'$,\'\'B9%$7\n,\'\'\nElectrical characteristics STM32F105xx, STM32F107xx\n36/108 DocID15274 Rev 105.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table 6: Voltage characteristics , \nTable 7: Current characteristics , and Table 8: Thermal characteristics  may cause permanent \ndamage to the device. These are stress ratings only and functional ope ration of the device \nat these conditions is not im plied. Exposure to maximum rating conditions for extended \nperiods may affect device reliability.\n          \n          Table 6. Voltage characteristics\nSymbol Ratings Min Max Unit\nVDD–VSSExternal main supply voltage (including VDDA \nand VDD)(1)\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.–0.3 4.0\nV\nVIN(2)\n2. VIN maximum must always be respected. Refer to Table 7: Current characteristics  for the maximum \nallowed injected current values. Input voltage on five volt tolerant pin VSS − 0.3 VDD + 4.0\nInput voltage on any other pin VSS − 0.3 4.0\n|ΔVDDx| Variations between different VDD power pins  - 50\nmV\n|VSSX − VSS| Variations between all the different ground pins  - 50\nVESD(HBM)Electrostatic discharge voltage (human body \nmodel)see Section 5.3.11: \nAbsolute maximum ratings \n(electrical sensitivity) - \nTable 7. Current characteristics\nSymbol Ratings  Max. Unit\nIVDD Total current into VDD/VDDA power lines (source)(1)\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.150\nmAIVSS Total current out of VSS ground lines (sink)(1)150\nIIOOutput current sunk by any I/O and control pin 25\nOutput current source by any I/Os and control pin − 25\nIINJ(PIN)(2)\n2. Negative injection disturbs the analog performance of the device. See Note: on page 76 .Injected current on five volt tolerant pins(3)\n3. Positive injection is not possible on thes e I/Os. A negative injection is induced by VIN<VSS. IINJ(PIN)  must \nnever be exceeded. Refer to Table 6: Voltage characteristics  for the maximum allowed input voltage \nvalues.-5/+0\nInjected current on any other pin(4)\n4.  A positive inject ion is induced by VIN>VDD while a negative injection is induced by VIN<VSS. IINJ(PIN)  must \nnever be exceeded. Refer to Table 6: Voltage characteristics  for the maximum allowed input voltage \nvalues.± 5\nΣIINJ(PIN) Total injected current (sum of all I/O and control pins)(5)\n5. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the \npositive and negative injected currents (instantaneous values). ± 25\nDocID15274 Rev 10 37/108STM32F105xx, STM32F107xx Electrical characteristics\n107         \n5.3 Operating conditions\n5.3.1 General operating conditions\n         Table 8. Thermal characteristics\nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150 °C\nTJ Maximum junction temperature 150 °C\nTable 9. General operating conditions\nSymbol Parameter  Conditions Min Max Unit\nfHCLK Internal AHB clock frequency  - 0 72\nMHz fPCLK1 Internal APB1 clock frequency  - 0 36\nfPCLK2 Internal APB2 clock frequency  - 0 72\nVDD Standard operating voltage  - 2 3.6 V\nVDDA(1)\n1. When the ADC is used, refer to Table 52: ADC characteristics .Analog operating voltage\n(ADC not used)Must be the same potential \nas VDD(2)\n2. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV \nbetween VDD and VDDA can be tolerated during power-up and operation.23 . 6\nV\nAnalog operating voltage\n(ADC used)2.4 3.6\nVBAT Backup operating voltage  - 1.8 3.6 V\nPDPower dissipation at TA = \n85 °C for suffix 6 or TA = \n105 °C for suffix 7(3)\n3. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax.LFBGA100  - 500\nmW LQFP100  - 434\nLQFP64  - 444\nPDPower dissipation at TA = \n85 °C for suffix 6 or TA = \n105 °C for suffix 7(4)\n4. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax.LQFP100  - 434\nmW\nLQFP64  - 444\nTA Ambient temperature for 6 \nsuffix versionMaximum power dissipation –40 85\n°C\nLow power dissipation(5)\n5. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax.–40 105\nAmbient temperature for 7 \nsuffix versionMaximum power dissipation –40 105\n°C\nLow power dissipation(5)–40 125\nTJ Junction temperature range6 suffix version –40 105\n°C\n7 suffix version –40 125\nElectrical characteristics STM32F105xx, STM32F107xx\n38/108 DocID15274 Rev 105.3.2 Operating conditions at power-up / power-down\nSubject to general operating conditions for TA.\n         \n5.3.3 Embedded reset and power control block characteristics\nThe parameters given in Table 11  are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 9 .\n          Table 10. Operating condition at power-up / power down\nSymbol Parameter Condition Min Max Unit\ntVDD VDD rise time rate\n-0-\nµs/V\nTJ VDD fall time rate 20 -\nTable 11. Embedded reset and power control block characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nVPVDProgrammable voltage \ndetector level selectionPLS[2:0]=000 (rising edge) 2.1 2.18 2.26 V\nPLS[2:0]=000 (falling edge) 2 2.08 2.16 V\nPLS[2:0]=001 (rising edge) 2.19 2.28 2.37 V\nPLS[2:0]=001 (falling edge) 2.09 2.18 2.27 VPLS[2:0]=010 (rising edge) 2.28 2.38 2.48 V\nPLS[2:0]=010 (falling edge) 2.18 2.28 2.38 V\nPLS[2:0]=011 (rising edge) 2.38 2.48 2.58 VPLS[2:0]=011 (falling edge) 2.28 2.38 2.48 V\nPLS[2:0]=100 (rising edge) 2.47 2.58 2.69 V\nPLS[2:0]=100 (falling edge) 2.37 2.48 2.59 VPLS[2:0]=101 (rising edge) 2.57 2.68 2.79 V\nPLS[2:0]=101 (falling edge) 2.47 2.58 2.69 V\nPLS[2:0]=110 (rising edge) 2.66 2.78 2.9 VPLS[2:0]=110 (falling edge) 2.56 2.68 2.8 V\nPLS[2:0]=111 (rising edge) 2.76 2.88 3 V\nPLS[2:0]=111 (falling edge) 2.66 2.78 2.9 V\nV\nPVDhyst(2)PVD hysteresis  -  - 100  - mV\nVPOR/PDRPower on/power down \nreset thresholdFalling edge 1.8(1)\n1. The product behavior is guaranteed by design down to the minimum VPOR/PDR  value.1.88 1.96 V\nRising edge 1.84 1.92 2.0 V\nVPDRhyst(2)PDR hysteresis  -  - 40  - mV\nTRSTTEMPO(2)\n2. Guaranteed by design, not tested in production.Reset temporization  - 1 2.5 4.5 ms\nDocID15274 Rev 10 39/108STM32F105xx, STM32F107xx Electrical characteristics\n1075.3.4 Embedded reference voltage\nThe parameters given in Table 12  are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 9 .\n          \n5.3.5 Supply current characteristics\nThe current consumption is a function of several parameters and factors such as the \noperating voltage, ambient temperature, I/O pi n loading, device software configuration, \noperating frequencies, I/O pin switching rate, program location in memory and executed binary code.The current consumption is measured as described in Figure 9: Current consumption \nmeasurement scheme .\nAll Run-mode current consumption measurements  given in this section are performed with a \nreduced code that gives a consumption equivalent to Dhrystone 2.1 code.\nMaximum current consumption\nThe MCU is placed under the following conditions:\n• All I/O pins are in input mode with a static value at VDD or VSS (no load)\n• All peripherals are disabled ex cept when explicitly mentioned\n• The Flash memory access time is adjusted to the fHCLK  frequency (0 wait state from 0 \nto 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above)\n• Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)\n• When the peripherals are enabled fPCLK1  = fHCLK /2, fPCLK2  = fHCLK\nThe parameters given in Table 13 , Table 14  and Table 15  are derived from tests performed \nunder ambient temperature and VDD supply voltage conditions summarized in Table 9 .Table 12. Embedded internal reference voltage\nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT Internal reference voltage–40 °C < TA < +105 °C 1.16 1.20 1.26 V\n–40 °C < TA < +85 °C 1.16 1.20 1.24 V\nTS_vrefint(1)\n1. Shortest sampling time can be determined in the application by multiple iterations.ADC sampling time when \nreading the internal reference \nvoltage -  - 5.1 17.1(2)\n2. Guaranteed by design, not tested in production.µs\nVRERINT(2)Internal reference voltage \nspread over the temperature \nrangeVDD = 3 V ±10 mV  -  - 10 mV\nTCoeff(2)Temperature coefficient  -  -  - 100 ppm/°C\nElectrical characteristics STM32F105xx, STM32F107xx\n40/108 DocID15274 Rev 10         \n         Table 13. Maximum current consumption in Run mode, code with data processing\nrunning from Flash\nSymbol Parameter Conditions fHCLKMax(1)\n1. Based on characterization, not tested in production.Unit\nTA = 85 °C TA = 105 °C\nIDDSupply current in \nRun modeExternal clock(2), all \nperipherals enabled\n2. External clock is 8 MHz and PLL is on when fHCLK  > 8 MHz.72 MHz 68 68.4\nmA48 MHz 49 49.2\n36 MHz 38.7 38.9\n24 MHz 27.3 27.9\n16 MHz 20.2 20.58 MHz 10.2 10.8\nExternal clock\n(2), all \nperipherals disabled72 MHz 32.7 32.9\n48 MHz 25 25.236 MHz 20.3 20.6\n24 MHz 14.8 15.1\n16 MHz 11.2 11.7\n8 MHz 6.6 7.2\nTable 14. Maximum current consumption in Run mode, code with data processing\nrunning from RAM\nSymbol Parameter Conditions fHCLKMax(1)\n1. Based on characterization, tested in production at VDD max, fHCLK  max..Unit\nTA = 85 °C TA = 105 °C\nIDDSupply \ncurrent in \nRun modeExternal clock(2), all \nperipherals enabled\n2. External clock is 8 MHz and PLL is on when fHCLK  > 8 MHz.72 MHz 65.5 66\nmA48 MHz 45.4 46\n36 MHz 35.5 36.1\n24 MHz 25.2 25.6\n16 MHz 18 18.58 MHz 10.5 11\nExternal clock\n(2), all \nperipherals disabled72 MHz 31.4 31.9\n48 MHz 27.8 28.236 MHz 17.6 18.3\n24 MHz 13.1 13.8\n16 MHz 10.2 10.98 MHz 6.1 7.8\nDocID15274 Rev 10 41/108STM32F105xx, STM32F107xx Electrical characteristics\n107         \n         Table 15. Maximum current consumption in Sleep mode, code running from Flash or RAM\nSymbol Parameter Conditions fHCLKMax(1)\nUnit\nTA = 85 °C TA = 105 °C\nIDDSupply current in \nSleep modeExternal clock(2), all \nperipherals enabled72 MHz 48.4 49\nmA48 MHz 33.9 34.4\n36 MHz 26.7 27.224 MHz 19.3 19.8\n16 MHz 14.2 14.8\n8 MHz 8.7 9.1\nExternal clock\n(2), all \nperipherals disabled72 MHz 10.1 10.6\n48 MHz 8.3 8.75\n36 MHz 7.5 824 MHz 6.6 7.116 MHz 6 6.5\n8 MHz 2.5 3\n1. Based on characterization, tested in production at VDD max and fHCLK  max with peripherals enabled.\n2. External clock is 8 MHz and PLL is on when fHCLK  > 8 MHz.\nTable 16. Typical and maximum current consumptions in Stop and Standby modes\nSymbol Parameter ConditionsTyp(1)Max\nUnitVDD/VBAT \n= 2.0 VVDD/VBAT \n= 2.4 VVDD/VBAT \n= 3.3 VTA = \n85 °CTA = \n105 °C\nIDDSupply current \nin Stop modeRegulator in Run mode, low-speed \nand high-speed internal RC oscillators and high-speed oscillator \nOFF (no independent watchdog) - 32 33 600 1300\nµARegulator in Low Power mode, low-\nspeed and high-speed internal RC \noscillators and high-speed oscillator OFF (no independent watchdog) - 25 26 590 1280\nSupply current \nin Standby \nmodeLow-speed internal RC oscillator and \nindependent watchdog ON - 3 3.8 - -\nLow-speed internal RC oscillator \nON, independent watchdog OFF - 2.8 3.6 - -\nLow-speed internal RC oscillator and \nindependent watchdog OFF, low-\nspeed oscillator and RTC OFF - 1.9 2.1 5\n(2)6.5(2)\nIDD_VBATBackup \ndomain supply \ncurrent Low-speed oscillator and RTC ON 1.1 1.2 1.4 2.1(2)2.3(2)\n1. Typical values are measured at TA = 25 °C.\n2. Based on characterization, not tested in production.\nElectrical characteristics STM32F105xx, STM32F107xx\n42/108 DocID15274 Rev 10Figure 10. Typical current consumption on VBAT with RTC on vs. temperature at\ndifferent VBAT values\nFigure 11. Typical current consumption in Stop mode with regulator in Run mode\nversus temperature at different VDD values00.511.522.5\n –40 °C 25 °C 70 °C 85 °C 105 °C\nTemperature (°C)Consumption (µA)1.8 V\n2 V\n2.4 V\n3.3 V\n3.6 V\nai17 329\n0.00100.00200.00300.00400.00500.00600.00700.00800.00900.00\n–40 °C 25 °C 85 °C 105 °C\nTemperature (°C)Consumption (µA)3.6 V\n3.3 V\n3 V\n2.7 V\n2.4 V\nai17122\nDocID15274 Rev 10 43/108STM32F105xx, STM32F107xx Electrical characteristics\n107Figure 12. Typical current consumption in Stop mode with regulator in Low-power\nmode versus temperature at different VDD values\nFigure 13. Typical current consumption in Standby mode versus temperature at\ndifferent VDD values\nTypical current consumption\nThe MCU is placed under the following conditions:\n• All I/O pins are in input mode with a static value at VDD or VSS (no load).\n• All peripherals are disabled except  if it is explicitly mentioned.\n• The Flash  access time is adjusted to fHCLK  frequency (0 wait state from 0 to 24 MHz, 1 \nwait state from 24 to 48 MHz and 2 wait states above).\n• Ambient temperature and VDD supply voltage conditions summarized in Table 9 .\n• Prefetch is ON (Reminder: this bit must be  set before clock setting and bus prescaling)\nWhen the peripherals are enabled fPCLK1 = fHCLK /4, fPCLK 2 = fHCLK /2, fADCCLK  = fPCLK2 /40.00100.00200.00300.00400.00500.00600.00700.00800.00900.00\n–40 °C 25 °C 85 °C 105 °C\nTemperature (°C)Consumption (µA)3.6 V\n3.3 V\n3 V\n2.7 V\n2.4 V\nai1712 3\n0.000.501.001.502.002.503.003.504.004.50\n–40 °C 25 °C 85 °C 105 °C\nTemperature (°C)Consumption (µA)3.6 V\n3.3 V\n3 V\n2.7 V\n2.4 V\nai17124\nElectrical characteristics STM32F105xx, STM32F107xx\n44/108 DocID15274 Rev 10         Table 17. Typical current consumption in Run mode, code with data processing\nrunning from Flash\nSymbol Parameter Conditions fHCLKTyp(1)\n1. Typical values are measures at TA = 25 °C, VDD = 3.3 V.UnitAll peripherals \nenabled(2)\n2. Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this \nconsumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).All peripherals \ndisabled\nIDDSupply \ncurrent in \nRun modeExternal clock(3)\n3. External clock is 8 MHz and PLL is on when fHCLK  > 8 MHz.72 MHz 47.3 28.3\nmA48 MHz 32 19.6\n36 MHz 24.6 15.424 MHz 16.8 10.6\n16 MHz 11.8 7.4\n8 MHz 5.9 3.74 MHz 3.7 2.9\n2 MHz 2.5 2\n1 MHz 1.8 1.53\n500 kHz 1.5 1.3\n125 kHz 1.3 1.2\nRunning on high \nspeed internal RC \n(HSI), AHB prescaler used to \nreduce the \nfrequency36 MHz 23.9 14.8\nmA24 MHz 16.1 9.7\n16 MHz 11.1 6.78 MHz 5.6 3.8\n4 MHz 3.1 2.1\n2 MHz 1.8 1.31 MHz 1.16 0.9\n500 kHz 0.8 0.67\n125 kHz 0.6 0.5\nDocID15274 Rev 10 45/108STM32F105xx, STM32F107xx Electrical characteristics\n107         \nOn-chip peripheral current consumption\nThe current consumption of the on -chip peripherals is given in Table 19 . The MCU is placed \nunder the following conditions:\n• all I/O pins are in input mode with a static value at VDD or VSS (no load)\n• all peripherals are disabled unless otherwise mentioned\n• the given value is calculated by measuring the current consumption\n– with all peripherals clocked off– with one peripheral clocked on (with only the clock applied)\n• ambient operating temperature and V\nDD supply voltage conditions summarized in \nTable 6Table 18. Typical current consumption in Sleep mode, code running from Flash or\nRAM\nSymbol Parameter Conditions fHCLKTyp(1)\n1. Typical values are measures at TA = 25 °C, VDD = 3.3 V.UnitAll peripherals \nenabled(2)\n2. Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this \nconsumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).All peripherals \ndisabled\nIDDSupply \ncurrent in Sleep modeExternal clock\n(3)\n3. External clock is 8 MHz and PLL is on when fHCLK  > 8 MHz.72 MHz 28.2 6\nmA48 MHz 19 4.2\n36 MHz 14.7 3.4\n24 MHz 10.1 2.516 MHz 6.7 2\n8 MHz 3.2 1.3\n4 MHz 2.3 1.22 MHz 1.7 1.16\n1 MHz 1.5 1.1\n500 kHz 1.3 1.05\n125 kHz 1.2 1.05\nRunning on high \nspeed internal RC (HSI), AHB prescaler \nused to reduce the \nfrequency36 MHz 13.7 2.6\n24 MHz 9.3 1.8\n16 MHz 6.3 1.3\n8 MHz 2.7 0.64 MHz 1.6 0.5\n2 MHz 1 0.46\n1 MHz 0.8 0.44500 kHz 0.6 0.43\n125 kHz 0.5 0.42\nElectrical characteristics STM32F105xx, STM32F107xx\n46/108 DocID15274 Rev 10         Table 19. Peripheral current consumption\nPeripheral Typical consumption at 25 °C Unit\nAHB (up to 72 MHz)DMA1 14.03\nµA/MHzDMA2 9.31\nOTG_fs 111.11ETH-MAC 56.25\nCRC 1.11\nBusMatrix\n(1)15.97\nAPB1(up to 36MHz)APB1-Bridge 9.72\nµA/MHzTIM2 33.61\nTIM3 33.06TIM4 32.50\nTIM5 31.94\nTIM6 6.11\nTIM7 6.11\nSPI2/I2S2\n(2)7.50\nSPI3/I2S3(2)7.50\nUSART2 10.83\nUSART3 11.11UART4 10.83\nUART5 10.56\nI2C1 11.39I2C2 11.11\nCAN1 19.44\nCAN2 18.33DAC\n(3)8.61\nWWDG 3.33\nPWR 2.22BKP 0.83\nIWDG 3.89\nDocID15274 Rev 10 47/108STM32F105xx, STM32F107xx Electrical characteristics\n1075.3.6 External clock source characteristics\nHigh-speed external user clock generated from an external source\nThe characteristics given in Table 20  result from tests performed using an high-speed \nexternal clock source, and under ambient temperature and supply voltage conditions summarized in Table 9 .\n         APB2 (up to 72 MHz)APB2-Bridge 3.47\nµA/MHzGPIOA 6.39\nGPIOB 6.39\nGPIOC 6.11GPIOD 6.39\nGPIOE 6.11\nSPI1 3.61USART1 12.08\nTIM1 23.47\nADC1\n(4)18.21\n1. The BusMatrix is automatically active when at leas t one master is ON.(CPU, ETH-MAC, DMA1 or DMA2).\n2. When I2S is enabled we have a consumption add equal to 0, 02 mA.\n3. When DAC_OUT1 or DAC_OUT2 is enabled we have a consumption add equal to 0, 3 mA.\n4. Specific conditions for measur ing ADC current consumption: fHCLK  = 56 MHz, fAPB1 = fHCLK /2, fAPB2 = \nfHCLK , fADCCLK  = fAPB2/4. When ADON bit in the ADC_CR2 register is set to 1, a current consumption of \nanalog part equal to 0.6 mA must be added.Table 19. Peripheral current consumption (continued)\nPeripheral Typical consumption at 25 °C Unit\nTable 20. High-speed external user clock characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nfHSE_extExternal user clock source \nfrequency(1)\n-18 5 0 M H z\nVHSEH OSC_IN input pin high level voltage 0.7VDD  - VDDV\nVHSEL OSC_IN input pin low level voltage VSS  - 0.3VDD\ntw(HSE)\ntw(HSE)OSC_IN high or low time(1)\n1. Guaranteed by design, not tested in production.5  -  - \nns\ntr(HSE)\ntf(HSE)OSC_IN rise or fall time(1) -  - 20\nCin(HSE) OSC_IN input capacitance(1) -  - 5  - pF\nDuCy(HSE) Duty cycle  - 45  - 55 %\nIL OSC_IN Input leakage current VSS≤VIN≤VDD  -  - ±1 µA\nElectrical characteristics STM32F105xx, STM32F107xx\n48/108 DocID15274 Rev 10Low-speed external user clock generated from an external source\nThe characteristics given in Table 21  result from tests performed using an low-speed \nexternal clock source, and under ambient temperature and supply voltage conditions summarized in Table 9 .\n         \nFigure 14. High-speed external clock source AC timing diagramTable 21. Low-speed external user clock characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nfLSE_extUser External clock source \nfrequency(1)\n1. Guaranteed by design, not tested in production.-32.768 1000 kHz\nVLSEHOSC32_IN input pin high level \nvoltage0.7VDD  - VDD\nV\nVLSELOSC32_IN input pin low level \nvoltageVSS  - 0.3VDD\ntw(LSE)\ntw(LSE)OSC32_IN high or low time(1)450  -  - \nns\ntr(LSE)\ntf(LSE)OSC32_IN rise or fall time(1) -  - 50\nCin(LSE) OSC32_IN input capacitance(1) -  - 5 pF\nDuCy(LSE) Duty cycle  - 30  - 70 %\nIL OSC32_IN Input leakage current VSS≤VIN≤VDD  -  - ±1 µA\nDL\x14\x17\x14\x15\x1aF26&B,1([WHUQDOFORFN\x03VRXUFH\n670\x16\x15)\x14\x13[[[9+6(+\nW:\x0b+6(\x0c\n,/\x1c\x13\x08\n\x14\x13\x08\n7+6(WWU\x0b+6(\x0cW:\x0b+6(\x0c\nI+6(BH[W9+6(/\nDocID15274 Rev 10 49/108STM32F105xx, STM32F107xx Electrical characteristics\n107Figure 15. Low-speed external clock source AC timing diagram\nHigh-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 3 to 25 MHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization results obtained with typical external components specified in Table 22 . In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequenc y, package, accuracy).\n         Table 22. HSE 3-25 MHz os cillator characteristics(1) (2)\n1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.\n2. Based on characterization, not tested in production.Symbol Parameter Conditions Min Typ Max Unit\nfOSC_IN Oscillator frequency  - 3 25 MHz\nRF Feedback resistor  -  - 200  - k Ω \nCRecommended load capacitance \nversus equivalent serial \nresistance of the crystal (RS)(3)\n3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a \nhumid environment, due to the induced leakage and the bias condition change. However, it is \nrecommended to take this point into account if the MCU is used in tough humidity conditions.RS = 30  Ω  - 30  - pF\ni2 HSE driving currentVDD = 3.3 V, VIN=VSS \nwith 30 pF load -  - 1 mA\ngm Oscillator transconductance Startup 25  -  - mA/V\ntSU(HSE(4)\n4. tSU(HSE)  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz \noscillation is reached. This value is measured for a standard crystal resonator and it  can vary significantly \nwith the crystal manufacturerStartup time  VDD is stabilized  - 2  - msai14140cOSC32_INExtern al\nSTM32F10xxxclock sourceVLSEH\ntf(LSE)tW(LSE)\nIL90%\n10%\nTLSEttr(LSE)tW(LSE)\nfLSE_extVLSEL\nElectrical characteristics STM32F105xx, STM32F107xx\n50/108 DocID15274 Rev 10For CL1 and CL2, it is recommended to use high-quality external ceramic capacitors in the \n5 pF to 25 pF range (typ.), designed for high- frequency applications, and selected to match \nthe requirements of the crystal or resonator (see Figure 16 ). CL1 and CL2 are usually the \nsame size. The crystal manufacturer typically  specifies a load capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10 pF \ncan be used as a rough estimate of the comb ined pin and board capacitance) when sizing \nCL1 and CL2. Refer to the application note AN28 67 “Oscillator design guide for ST \nmicrocontrollers” availabl e from the ST website www.st.com .\nFigure 16. Typical application with an 8 MHz crystal\n1. REXT value depends on the cr ystal characteristics.\nLow-speed external clock generated from a crystal/ceramic resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization results obtained with typical external components specified in Table 23 . In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequenc y, package, accuracy).\n         DL\x14\x17\x14\x15\x1bE26&B28726&B,1 I+6(&/\x14\n5)\n670\x16\x15)\x14\x13[[[\x1b\x030+]\nUHVRQDWRU5HVRQDWRU\x03ZLWK\nLQWHJUDWHG\x03FDSDFLWRUV\n%LDV\x03\nFRQWUROOHG\nJDLQ\n5(;7\x0b\x14\x0c\x03&/\x15\nTable 23. LSE oscillator characteristics (fLSE = 32.768 kHz) (1)\nSymbol Parameter Conditions Min Typ Max Unit\nRF Feedback resistor -  - 5  - M Ω \nC(2)Recommended load capacitance \nversus equivalent serial resistance of the crystal (R\nS)(3)RS = 30 k Ω  -  - 15 pF\nI2 LSE driving current VDD = 3.3 V, VIN = VSS  -  - 1.4 µA\ngm Oscillator Transconductance - 5  -  - µA/V\nDocID15274 Rev 10 51/108STM32F105xx, STM32F107xx Electrical characteristics\n107Note: For CL1 and CL2 it is recommended to use high-quality external ceramic capacitors in the \n5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 17 ). C\nL1 and CL2, are usually the same size. The crystal manufacturer typically \nspecifies a load capacitance which is the series combination of CL1 and CL2.\nLoad capacitance CL has the following formula: CL = CL1 x CL2 / (CL1 + CL2) + Cstray where \nCstray is the pin capacitance and board or trace PCB-related capacitance. Typically, it is \nbetween 2 pF and 7 pF.\nCaution: To avoid exceeding the maximum value of CL1 and CL2 (15 pF) it is strongly recommended \nto use a resonator with a load capacitance CL≤ 7 pF. Never use a resonator with a load \ncapacitance of 12.5 pF.Example:  if you choose a resonator with a load capacitance of C\nL = 6 pF, and Cstray = 2 pF, \nthen CL1 = CL2 = 8 pF.\nFigure 17. Typical applicati on with a 32.768 kHz crystaltSU(LSE)(4) Startup time  VDD is stabilizedTA = 50 °C  - 1.5  - \nsTA = 25 °C  - 2.5  - \nTA = 10 °C  - 4  - \nTA = 0 °C  - 6  - \nTA = -10 °C  - 10  - \nTA = -20 °C  - 17  - \nTA = -30 °C  - 32  - \nTA = -40 °C  - 60  - \n1. Based on characterization, not tested in production.\n2. Refer to the note and caution paragraphs below the table,  and to the application note AN2867 “Oscillator design guide for \nST microcontrollers”.\n3. The oscillator selection can be optimized in terms of  supply current using an high quality resonator with small RS value for \nexample MSIV-TIN32.768kHz. Refer to cr ystal manufacturer for more details\n4.  tSU(LSE)  is the startup time measured from the moment it is enabl ed (by software) to a stabiliz ed 32.768 kHz oscillation is \nreached. This value is measured for a standard crystal and it  can vary significantly wi th the crystal manufacturerTable 23. LSE oscillator characteristics (fLSE = 32.768 kHz) (1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDL\x14\x17\x14\x15\x1cE26&\x16\x15B28726&\x16\x15B,1 I/6(&/\x14\n5)\n670\x16\x15)\x14\x13[[[\x16\x15\x11\x1a\x19\x1b\x03.+]\nUHVRQDWRU5HVRQDWRU\x03ZLWK\nLQWHJUDWHG\x03FDSDFLWRUV\n%LDV\x03\nFRQWUROOHG\nJDLQ\n&/\x15\nElectrical characteristics STM32F105xx, STM32F107xx\n52/108 DocID15274 Rev 105.3.7 Internal clock source characteristics\nThe parameters given in Table 24  are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 9 .\nHigh-speed internal (HSI) RC oscillator\n         \nLow-speed internal (LSI) RC oscillator\n         \nWakeup time from low-power mode\nThe wakeup times given in Table 26  is measured on a wakeup phase with a 8-MHz HSI RC \noscillator. The clock source used to wake up the device depends from  the curren t operating \nmode:\n• Stop or Standby mode: the clo ck source is the RC oscillator\n• Sleep mode: the clock source is the clock that was set before entering Sleep mode.Table 24. HSI oscillator characteristics (1)\n1. VDD = 3.3 V, TA = –40 to 105 °C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfHSI Frequency -  - 8 MHz \nDuCy(HSI) Duty cycle - 45  - 55 % \nACCHSIAccuracy of the HSI \noscillatorUser-trimmed with the RCC_CR \nregister(2)\n2. Refer to application note AN2868 “STM32F10xxx internal RC  oscillator (HSI) calibrat ion” available from the \nST website www.st.com . -  - 1(3)\n3. Guaranteed by design, not tested in production.%\nFactory-\ncalibrated(4)\n4. Based on characterization, not tested in production.TA = –40 to 105 °C –2  - 2.5 %\nTA = –10 to 85 °C –1.5  - 2.2 %\nTA = 0 to 70 °C –1.3  - 2 %\nTA = 25 °C –1.1  - 1.8 %\ntsu(HSI)(4)HSI oscillator \nstartup time-1  -  2 µ s\nIDD(HSI)(4)HSI oscillator \npower consumption-  - 80 100 µA\nTable 25. LSI oscillator characteristics (1)\n1. VDD = 3 V, TA = –40 to 105 °C unless otherwise specified.Symbol Parameter Min Typ Max Unit\nfLSI(2)\n2. Based on characterization, not tested in production.Frequency 30 40 60 kHz \ntsu(LSI)(3)\n3. Guaranteed by design, not tested in production.LSI oscillator startup time - - 85 µs\nIDD(LSI)(3)LSI oscillator power consumption - 0.65 1.2 µA\nDocID15274 Rev 10 53/108STM32F105xx, STM32F107xx Electrical characteristics\n107All timings are derived from tests performed under ambient temperature and VDD supply \nvoltage conditions summarized in Table 9 . \n         \n5.3.8 PLL, PLL2 and PLL3 characteristics\nThe parameters given in Table 27  and Table 28  are derived from tests performed under \ntemperature and VDD supply voltage conditions summarized in Table 9 .\n         \n         Table 26. Low-power mode wakeup timings\nSymbol Parameter Typ Unit\ntWUSLEEP(1)\n1. The wakeup times are measured from the wakeup event  to the point in which the user application code \nreads the first instruction.Wakeup from Sleep mode 1.8 µs\ntWUSTOP(1)Wakeup from Stop mode (regulator in run mode) 3.6\nµs\nWakeup from Stop mode (regulator in low power mode) 5.4\ntWUSTDBY(1)Wakeup from Standby mode 50 µs\nTable 27. PLL characteristics\nSymbol Parameter Min(1)\n1. Based on characterization, not tested in production.Max(1)Unit\nfPLL_INPLL input clock(2)\n2. Take care of using the appropriate multiplier factors so  as to have PLL input cloc k values compatible with \nthe range defined by fPLL_OUT .31 2 M H z\nPulse width at high level 30  - ns\nfPLL_OUT PLL multiplier output clock 18 72 MHz\nfVCO_OUT PLL VCO output 36 144 MHz\ntLOCK PLL lock time  - 350 µs\nJitter Cycle-to-cycle jitter  - 300 ps\nTable 28. PLL2 and PLL3 characteristics\nSymbol Parameter Min(1)\n1. Based on characterization, not tested in production.Max(1)Unit\nfPLL_INPLL input clock(2)\n2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with \nthe range defined by fPLL_OUT .35 M H z\nPulse width at high level 30  - ns\nfPLL_OUT PLL multiplier output clock 40 74 MHz\nfVCO_OUT PLL VCO output 80 148 MHz\ntLOCK PLL lock time  - 350 µs\nJitter Cycle-to-cycle jitter  - 400 ps\nElectrical characteristics STM32F105xx, STM32F107xx\n54/108 DocID15274 Rev 105.3.9 Memory characteristics\nFlash memory\nThe characteristics are given at TA = –40 to 105 °C unless otherwise specified.\n         \n         \n5.3.10 EMC characteristics\nSusceptibility tests are perf ormed on a sample basis duri ng device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on t he device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic  events until a failure o ccurs. The failure is \nindicated by the LEDs:\n• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n• FTB: A burst of fast transient voltage (p ositive and negative) is applied to VDD and VSS \nthrough a 100 pF capacitor, until a functional  disturbance occurs. This test is compliant \nwith the IEC 61000-4-4 standard.Table 29. Flash memory characteristics\nSymbol Parameter  Conditions Min(1)Typ Max(1)\n1. Guaranteed by design, not tested in production.Unit\ntprog 16-bit programming time TA = –40 to +105 °C 40 52.5 70 µs\ntERASE Page (1 KB) erase time TA = –40 to +105 °C 20  - 40 ms\ntME Mass erase time TA = –40 to +105 °C 20  - 40 ms\nIDD Supply current Read mode\nfHCLK  = 72 MHz with 2 wait \nstates, VDD = 3.3 V -  - 20 mA\nWrite / Erase modes \nfHCLK  = 72 MHz, VDD = 3.3 V -  - 5 mA\nPower-down mode / Halt,\nVDD = 3.0 to 3.6 V -  - 50 µA\nVprog Programming voltage  - 2  - 3.6 V\nTable 30. Flash memory endurance and data retention\nSymbol Parameter  Conditions Min(1)Typ Max(1)\n1. Based on characterization, not tested in production.Unit\nNEND EnduranceTA = –40 to +85 °C (6 suffix versions)\nTA = –40 to +105 °C (7 suffix versions)10 - - Kcycles\ntRET Data retention1 kcycle(2) at TA = 85 °C\n2. Cycling performed over the whole temperature range.30  -  - \nYears 1 kcycle(2) at TA = 105 °C 10  -  - \n10 kcycles(2) at TA = 55 °C 20  -  - \nDocID15274 Rev 10 55/108STM32F105xx, STM32F107xx Electrical characteristics\n107A device reset allows normal operations to be resumed. \nThe test results are given in Table 31 . They are based on the EMS levels and classes \ndefined in application note AN1709.\n         \nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU soft ware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the user  applies EMC software optimization and \nprequalification tests in re lation with the EMC level requested for his application.\nSoftware recommendationsThe software flowchart must include the m anagement of runaway conditions such as:\n• Corrupted program counter\n• Unexpected reset\n• Critical Data corruption (control registers...)\nPrequalification trialsMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forci ng a low state on the NRST pin or the Oscillator pins for 1 \nsecond.\nTo complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When unexpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see application note AN1015).\nElectromagnetic Interference (EMI)\nThe electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O por ts). This emission test is compliant with \nIEC61967-2 standard which specifies the test board and the pin loading.Table 31. EMS characteristics\nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin to \ninduce a functional disturbanceVDD = 3.3 V, LQFP100, TA = \n+25 °C, fHCLK  = 72 MHz, conforms \nto IEC 61000-4-22B\nVEFTBFast transient voltage burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD = 3.3 V, LQFP100, TA = \n+25 °C, fHCLK  = 72 MHz, conforms \nto IEC 61000-4-44A\nElectrical characteristics STM32F105xx, STM32F107xx\n56/108 DocID15274 Rev 10         \n5.3.11 Absolute maximum ratings (electrical sensitivity)\nBased on three different tests (ESD, LU) using specific measurement methods, the device is \nstressed in order to determ ine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a negative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.\n          \nStatic latch-up\nTwo complementary static te sts are required on six pa rts to assess the latch-up \nperformance: \n• A supply overvoltage is applied to each power supply pin\n• A current injection is applied to each input, output and configurable I/O pin\nThese tests are compliant with EIA/JESD 78A IC latch-up standard.\n         \n5.3.12 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDD (for standard, 3 V-capable I/O pins) should be avoided during normal product Table 32. EMI characteristics\nSymbol Parameter ConditionsMonitored\nfrequency bandMax vs. [fHSE/fHCLK ]\nUnit\n8/48 MHz 8/72 MHz\nSEMI Peak levelVDD = 3.3 V, TA = 25 °C,\nLQFP100 package\ncompliant with IEC61967-20.1 to 30 MHz 9 9\ndBµV 30 to 130 MHz 26 13\n130 MHz to 1GHz 25 31\nEMI Level 4 4 -\nTable 33. ESD absolute maximum ratings\nSymbol Ratings Conditions ClassMaximum \nvalue(1) Unit\nVESD(HBM)Electrostatic discharge voltage \n(human body model)TA = +25 °C conforming to \nJESD22-A11422 0 0 0\nV\nVESD(CDM)Electrostatic discharge voltage \n(charge device model)TA = +25 °C conforming to \nJESD22-C101II 500\n1. Based on characterization results, not tested in production.\nTable 34. Electri cal sensitivities\nSymbol Parameter C onditions Class\nLU Static latch-up class TA = +105 °C conforming to JESD78A II level A\nDocID15274 Rev 10 57/108STM32F105xx, STM32F107xx Electrical characteristics\n107operation. However, in order to give an indica tion of the robustness of the microcontroller in \ncases when abnormal injection ac cidentally happens, susceptib ility tests are pe rformed on a \nsample basis during device characterization.\nFunctional susceptibility to I/O current injection \nWhile a simple application is executed on the de vice,  the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (>5 \nLSB TUE), out of spec current injection on adja cent pins or other functional failure (for \nexample reset, oscillator frequency deviation). \nThe test results are given in Table 35\n         \n5.3.13 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table 36  are derived from tests \nperformed under the conditions summarized in Table 9 . All I/Os are CMOS and TTL \ncompliant.\n         Table 35. I/O current injection susceptibility  \nSymbol DescriptionFunctional susceptibility \nUnitNegative \ninjectionPositive \ninjection\nIINJInjected current on OSC_IN32, \nOSC_OUT32, PA4, PA5, PC13 -0 +0\nmAInjected current on all FT pins -5 +0\nInjected current on any other pin -5 +5\nTable 36. I/O static characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nVILStandard IO input low \nlevel voltage - –0.3  - 0.28*(VDD-2 V)+0.8 V V\nIO FT(1) input low level \nvoltage - –0.3  - 0.32*(VDD-2V)+0.75 V V\nVIHStandard IO input high \nlevel voltage - 0.41*(VDD-2 V)+1.3 V  - VDD+0.3 V\nIO FT(1) input high level \nvoltageVDD > 2 V\n0.42*(VDD-2 V)+1 V -5.5 \nV\nVDD ≤ 2 V 5.2\nVhysStandard IO Schmitt \ntrigger voltage hysteresis\n(2) - 200  -  - mV\nIO FT Schmitt trigger \nvoltage hysteresis(2)  - 5% VDD(3) -  - mV\nElectrical characteristics STM32F105xx, STM32F107xx\n58/108 DocID15274 Rev 10All I/Os are CMOS and TTL compliant (no software configuration required). Their \ncharacteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in Figure 18  and Figure 19  for standard I/Os, and \nin Figure 20  and Figure 21  for 5 V tolerant I/Os. \nFigure 18. Standard I/O input characteristics - CMOS portIlkg Input leakage current (4)VSS≤VIN≤VDD\nStandard I/Os -  - ±1\nµA\nVIN= 5 V, I/O FT  -  - 3\nRPUWeak pull-\nup \nequivalent resistor\n(5)All pins \nexcept for \nPA10 VIN = VSS30 40 50\nkΩ\nPA10 8 11 15\nRPDWeak pull-\ndown equivalent \nresistor\n(5)All pins \nexcept for PA10 V\nIN = VDD30 40 50\nkΩ\nPA10 8 11 15\nCIO I/O pin capacitance  -  - 5  - pF\n1. FT = Five-volt tolerant. In order to sustain a voltage higher than VDD+0.3 the internal pull-up/pull-down resistors must be \ndisabled.\n2. Hysteresis voltage between Schmitt trigger switching leve ls. Based on characterization, not tested in production.\n3. With a minimum of 100 mV.\n4. Leakage could be higher than max. if negative current is injected on adjacent pins.\n5. Pull-up and pull-down resistors are designed with a true re sistance in series with a switchable PMOS/NMOS. This \nMOS/NMOS contribution to the series resistance is minimum (~10% order) .Table 36. I/O static characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nAI\x11\x17\x12\x17\x17B6$$\x00\x086\t\x11\x0e\x13\n\x10\x0e\x18\n\x12 \x13\x0e\x16\n)NPUT\x00RANGE\x00\nNOT\x00GUARANTEED\x11\x0e\x15\x19\n\x11\n\x12\x0e\x176)(\x1d\x10\x0e\x14\x11\x086$$\r\x12\t\x0b\x11\x0e\x13\n\x13\x10\x0e\x17#-/3\x00STANDARD\x00REQUIREMENT\x006)(\x1d\x10\x0e\x16\x156$$\x00\n\x13\x0e\x136)(\x0f6),\x00\x086\t\n#-/3\x00STANDARD\x00REQUIREMENT\x006),\x1d\x10\x0e\x13\x156$$\x12\x0f\x13\x16\x12\x0f\x1a\x17\n\x12\x0f\x18\x12\x12\x0f\x18\x12\n\x12\x0f\x16\x1a\n\x12\x12\x0f\x11\x19\x12\x0f\x11\x19\n7),MAX7)(MIN\n6 $$\r\x12\t\x0b\x10\x0e\x18\x1d\x10\x0e\x12\x18\x086),\nDocID15274 Rev 10 59/108STM32F105xx, STM32F107xx Electrical characteristics\n107Figure 19. Standard I/O input characteristics - TTL port\nFigure 20. 5 V tolerant I/O inpu t characteristics - CMOS port\nFigure 21. 5 V tolerant I/O input characteristics - TTL portAI\x11\x17\x12\x17\x18\x12 \x13\x0e\x16\n)NPUT\x00RANGE\x00\nNOT\x00GUARANTEED6)(\x0f6),\x00\x086\t\n\x11\x0e\x13\x12\x0e\x10\n\x10\x0e\x18\n\x12\x0e\x11\x16\x11\x0e\x19\x16\n\x11\x0e\x12\x1544,\x00REQUIREMENTS\x00 6)(\x1d\x126\n6)(\x1d\x10\x0e\x14\x11\x086$$\r\x12\t\x0b\x11\x0e\x13\n6),\x1d\x10\x0e\x12\x18\x086$$\r\x12\t\x0b\x10\x0e\x18\n44,\x00REQUIREMENTS\x00 6),\x1d\x10\x0e\x186\n6$$\x00\x086\t7),MAX7)(MIN\n6$$\x11\x0e\x13\n\x12 \x13\x0e\x16#-/3\x00STANDARD\x00REQUIREMENTS\x006)(\x1d\x10\x0e\x16\x156$$\n\x00\n#-/3\x00STANDARD\x00REQUIRMENT\x006),\x1d\x10\x0e\x13\x156$$\x11\x0e\x16\x17\n\x11\n\x12\x0e\x17\x10\x0e\x17\n\x13\x13 \x0e \x13\x11\n\x10\x0e\x17\x15\x11\x0e\x12\x19\x15\n\x10\x0e\x19\x17\x15\x11\x0e\x14\x12\x11\x0e\x10\x17\x11\x0e\x15\x15\n\x11\x0e\x11\x166)(\x0f6),\x00\x086\t\n6$$\x00\x086\t\n)NPUT\x00RANGE\x00\nNOT\x00GUARANTEED\nAI\x11\x17\x12\x17\x19B6)(\x1d\x10\x0e\x14\x12\x086$$\r\x12\t\x0b\x11\n6),\x1d\x10\x0e\x13\x12\x086$$\r\x12\t\x0b\x10\x0e\x17\x15\n\x12\x0e\x10\n\x10\x0e\x18\n\x12 \x13\x0e\x16 \x12\x0e\x11\x16\nNOT\x00GUARANTEED\x00)NPUT\x00RANGE\x11\x0e\x16\x17\n\x11\n\x10\x0e\x17\x1544,\x00REQUIREMENT\x00\x006)(\x1d\x126\n6)(\x1d\x10\x0e\x14\x12\n\x086 $$\r\x12\t\x0b\x11\n6),\x1d\x10\x0e\x13\x12\n\x086 $$\r\x12\t\x0b\x10\x0e\x17\x15\n44,\x00REQUIREMENTS\x006),\x1d\x10\x0e\x186\x006)(\x0f6),\x00\x086\t\n6$$\x00\x086\t7),MAX7)(MIN\nAI\x11\x17\x12\x18\x10\nElectrical characteristics STM32F105xx, STM32F107xx\n60/108 DocID15274 Rev 10Output driving current\nThe GPIOs (general purpose input/outputs) can si nk or source up to +/-8 mA, and sink or \nsource up to +/-20 mA (with a relaxed VOL/VOH).\nIn the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section 5.2 :\n• The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \nIVDD (see Table 7 ). \n• The sum of the currents sunk by all the I/Os on VSS plus the maximum Run \nconsumption of the MCU sunk on VSS cannot exceed the absolute maximum rating \nIVSS (see Table 7 ). \nOutput voltage levels\nUnless otherwise specified,  the parameters given in Table 37  are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable 9 . All I/Os are CMOS and TTL compliant.\n         Table 37. Output voltage characteristics \nSymbol Parameter Conditions Min Max Unit\nVOL(1)\n1. The IIO current sunk by the device must always re spect the absolute maximum rating specified in Table 7  \nand the sum of IIO (I/O ports and control pins) must not exceed IVSS.Output low level voltage for an I/O pin \nwhen 8 pins are sunk at same timeTTL port\nIIO = +8 mA\n2.7 V < VDD < 3.6 V - 0.4\nV\nVOH(2)\n2. The IIO current sourced by the device must always re spect the absolute maximu m rating specified in \nTable 7  and the sum of IIO (I/O ports and control pins) must not exceed IVDD.Output high level voltage for an I/O pin \nwhen 8 pins are sourced at same timeVDD–0.4  - \nVOL (1) Output low level voltage for an I/O pin \nwhen 8 pins are sunk at same timeCMOS port\nIIO =+ 8mA\n2.7 V < VDD < 3.6 V - 0.4\nV\nVOH (2) Output high level voltage for an I/O pin \nwhen 8 pins are sourced at same time2.4  - \nVOL(1)(3)\n3. Based on characterization data, not tested in production.Output low level voltage for an I/O pin \nwhen 8 pins are sunk at same time IIO = +20 mA\n2.7 V < VDD < 3.6 V - 1.3\nV\nVOH(2)(3) Output high level voltage for an I/O pin \nwhen 8 pins are sourced at same timeVDD–1.3  - \nVOL(1)(3) Output low level voltage for an I/O pin \nwhen 8 pins are sunk at same time IIO = +6 mA\n2 V < VDD < 2.7 V - 0.4\nV\nVOH(2)(3) Output high level voltage for an I/O pin \nwhen 8 pins are sourced at same timeVDD–0.4  - \nDocID15274 Rev 10 61/108STM32F105xx, STM32F107xx Electrical characteristics\n107Input/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure 22  and \nTable 38 , respectively.\nUnless otherwise specified,  the parameters given in Table 38  are derived from tests \nperformed under the ambient temperature and VDD supply voltage conditions summarized \nin Table 9 . \n         Table 38. I/O AC characteristics(1) \n1. The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32F10xxx reference manual for a \ndescription of GPIO Port configuration register.MODEx[1:0] \nbit value(1) Symbol Parameter Conditions Min Max Unit\n10fmax(IO)out Maximum frequency(2)\n2. The maximum frequency is defined in Figure 22 .CL = 50 pF, VDD = 2 V to 3.6 V  - 2 MHz\ntf(IO)outOutput high to low \nlevel fall time\nCL = 50 pF, VDD = 2 V to 3.6 V - 125(3)\n3. Guaranteed by design, not tested in production.ns\ntr(IO)outOutput low to high \nlevel rise time - 125(3)\n01fmax(IO)out Maximum frequency(2)CL = 50 pF, VDD = 2 V to 3.6 V  - 10 MHz\ntf(IO)outOutput high to low \nlevel fall time\nCL = 50 pF, VDD = 2 V to 3.6 V - 25(3)\nns\ntr(IO)outOutput low to high \nlevel rise time - 25(3)\n11Fmax(IO)out Maximum frequency(2)CL = 30 pF, VDD = 2.7 V to 3.6 V  - 50 MHz\nCL = 50 pF, VDD = 2.7 V to 3.6 V  - 30 MHz\nCL = 50 pF, VDD = 2 V to 2.7 V  - 20 MHz\ntf(IO)outOutput high to low \nlevel fall timeCL = 30 pF, VDD = 2.7 V to 3.6 V  - 5(3)\nnsCL = 50 pF, VDD = 2.7 V to 3.6 V  - 8(3)\nCL = 50 pF, VDD = 2 V to 2.7 V  - 12(3)\ntr(IO)outOutput low to high \nlevel rise timeCL = 30 pF, VDD = 2.7 V to 3.6 V  - 5(3)\nCL = 50 pF, VDD = 2.7 V to 3.6 V  - 8(3)\nCL = 50 pF, VDD = 2 V to 2.7 V  - 12(3)\n-tEXTIpwPulse width of external \nsignals detected by the EXTI controller-1 0  -  n s\nElectrical characteristics STM32F105xx, STM32F107xx\n62/108 DocID15274 Rev 10Figure 22. I/O AC charac teristics definition \n5.3.14 NRST pin characteristics\nThe NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up \nresistor, RPU (see Table 36 ).\nUnless otherwise specified,  the parameters given in Table 39  are derived from tests \nperformed under the ambient temperature and VDD supply voltage conditions summarized \nin Table 9 . \n         ai14131tr(IO)out50%\n90%\nTtf(IO)o ut\nMaximum frequency is achieved if (t  + t  ) < (2/3)T and if the duty cycle is (45-55%)\nwhen loaded by 50 pFrfEXTERNAL\nOUTPUT\nON 50 pF10%\n50%90%\n10%\nTable 39. NRST pin characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVIL(NRST)(1)\n1. Guaranteed by design, not tested in production.NRST Input low level voltage - –0.5  - 0.8\nV\nVIH(NRST)(1)NRST Input high level voltage - 2  - VDD+0.5\nVhys(NRST)NRST Schmitt trigger voltage \nhysteresis - - 200  - mV\nRPU Weak pull-up equivalent resistor(2)\n2. The pull-up is designed with a true resistance in seri es with a switchable PMOS . This PMOS contribution \nto the series resistance must be minimum (~10% order) .VIN = VSS 30 40 50 k Ω\nVF(NRST)(1)NRST Input filtered pulse -  -  - 100 ns\nVNF(NRST)(1)NRST Input not filtered pulse VDD > 2.7 V 300  -  - ns\nDocID15274 Rev 10 63/108STM32F105xx, STM32F107xx Electrical characteristics\n107Figure 23. Recommended NRST pin protection  \n2. The reset network protects t he device against par asitic resets.\n3. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 39 . Otherwise the reset will not be taken into account by the device.\n5.3.15 TIM time r characteristics\nThe parameters given in Table 40  are guaranteed by design.\nRefer to Section 5.3.12: I/O current injection char acteristics  for details on the input/output \nalternate function characteristics (output comp are, input capture, external clock, PWM \noutput).\n          ai141 32dSTM32F10xxxRPUNR ST(2)VDD\nFilterInternal Reset\n0.1 µFExternal\nreset circuit(1)\nTable 40. TIMx(1) characteristics \n1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3, TIM4 and TIM5 timers.Symbol Parameter Conditions Min Max Unit\ntres(TIM) Timer resolution time - 1  - tTIMxCLK\n fTIMxCLK  = 72 MHz 13.9  - ns\nfEXTTimer external clock \nfrequency on CH1 to CH4 - 0 fTIMxCLK /2 MHz\nfTIMxCLK  = 72 MHz 03 6 M H z\nResTIM Timer resolution  -  - 16 bit\ntCOUNTER16-bit counter clock period \nwhen internal clock is \nselected - 1 65536 tTIMxCLK\n fTIMxCLK  = 72 MHz 0.0139 910 µs\ntMAX_COUNT Maximum possible count -  - 65536 × 65536 tTIMxCLK\n fTIMxCLK  = 72 MHz  - 59.6 s\nElectrical characteristics STM32F105xx, STM32F107xx\n64/108 DocID15274 Rev 105.3.16 Communications interfaces\nI2C interface  characteristics\nUnless otherwise specified,  the parameters given in Table 41  are derived from tests \nperformed under the ambient temperature, fPCLK1 frequency and VDD supply voltage \nconditions su mmarized in Table 9 .\nThe STM32F105xx and STM32F107xx I2C interface meets the requirements of the \nstandard I2C communication protocol with the following restrictions: the I/O pins SDA and \nSCL are mapped to are not “true” open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V\nDD is disabled, but is still present.\nThe I2C characteristics are described in Table 41 . Refer also to  Section 5.3.12: I/O current \ninjection characteristics  for more details on the input/output alternate function characteristics \n(SDA and SCL) .\n         Table 41. I2C characteristics \nSymbol ParameterStandard mode I2C(1)\n1.Guaranteed by design, not tested in production.Fast mode I2C(1)(2)\n2. fPCLK1  must be at least 2 MHz to achieve standard mode I2C frequencies. It must be at least 4 MHz to \nachieve the fast mode I2C frequencies and it must be a mulitple of 10 MHz in order to reach I2C fast mode \nmaximum clock 400 kHz.Unit\nMin Max Min Max\ntw(SCLL) SCL clock low time 4.7 - 1.3 -\nµs\ntw(SCLH) SCL clock high time 4.0 - 0.6 -\ntsu(SDA) SDA setup time 250 - 100 -\nnsth(SDA) SDA data hold time 0(3)\n3.The maximum hold time of the Start condition has only to be met if the interface does not stretch the low \nperiod of SCL signal.-0(4)\n4.The device must internally provide a hold time of at least 300ns for t he SDA signal in order to bridge the \nundefined region of the falling edge of SCL.900(3)\ntr(SDA)\ntr(SCL)SDA and SCL rise time - 1000 20 + 0.1Cb 300\ntf(SDA)\ntf(SCL)SDA and SCL fall time - 300 - 300 \nth(STA) Start condition hold time 4.0 - 0.6 -\nµs\ntsu(STA)Repeated Start condition \nsetup time4.7 - 0.6 -\ntsu(STO) Stop condition setup time 4.0 - 0.6 - μs\ntw(STO:STA)Stop to Start condition time \n(bus free)4.7 - 1.3 - μs\nCbCapacitive load for each bus \nline- 400 - 400 pF\nDocID15274 Rev 10 65/108STM32F105xx, STM32F107xx Electrical characteristics\n107Figure 24. I2C bus AC waveforms and measurement circuit\n1.Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.\n         Table 42. SCL frequency (fPCLK1 = 36 MHz.,VDD = 3.3 V)(1)(2)\n1. RP = External pull-up resistance, fSCL = I2C speed, \n2. For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the \ntolerance on the achieved speed ±2%. These variations depend on the accuracy of the external \ncomponents used to design the application.fSCL (kHz)I2C_CCR value\nRP = 4.7 k Ω\n400 0x801E\n300 0x8028\n200 0x803C\n100 0x00B4\n50 0x0168\n20 0x0384ai141 33dStart\nSDA100 Ω4. 7kΩ\nI²C bus4. 7kΩ\n100 ΩVDDVDD\nSTM32F10x\nSDA\nSCL\ntf(SDA)tr(SDA)\nSCLth(STA)\ntw(SCLH)tw(SCLL)tsu( SDA)\ntr(SCL)tf(SCL)th(SDA)Start repeated\nStart\ntsu( STA)\ntsu( STO)Stoptsu( STO: STA)\nElectrical characteristics STM32F105xx, STM32F107xx\n66/108 DocID15274 Rev 10I2S - SPI interface characteristics\nUnless otherwise specified,  the parameters given in Table 43  for SPI or in Table 44  for I2S \nare derived from tests performed under the ambient temperature, fPCLKx frequency and VDD \nsupply voltage conditions summarized in Table 9 .\nRefer to Section 5.3.12: I/O current injection char acteristics  for more details on the \ninput/output alternate function characteristi cs (NSS, SCK, MOSI, MISO for SPI and WS, CK, \nSD for I2S).\n         Table 43. SPI characteristics\nSymbol Parameter Conditions Min Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster mode  - 18\nMHz\nSlave mode  -  18\ntr(SCK)\ntf(SCK)SPI clock rise and fall \ntimeCapacitive load: C = 30 pF  -  8 ns\nDuCy(SCK)SPI slave input clock \nduty cycleSlave mode 30 70 %\ntsu(NSS) NSS setup time Slave mode 4 tPCLK  - \nnsth(NSS) NSS hold time Slave mode 2 tPCLK  - \ntw(SCKH)\ntw(SCKL)SCK high and low timeMaster mode, fPCLK = 36 MHz, \npresc = 4 50 60\ntsu(MI) Data input setup timeMaster mode 4  - \ntsu(SI) Slave mode 5  - \nth(MI) Data input hold timeMaster mode 5  - \nth(SI) Slave mode 5  - \nta(SO)Data output access \ntimeSlave mode, fPCLK  = 20 MHz  - 3*tPCLK\ntv(SO) Data output valid time Slave mode (after enable edge)  - 34\ntv(MO) Data output valid time Master mode (after enable edge)  - 8\nth(SO)Data output hold timeSlave mode (after enable edge) 32  - \nth(MO) Master mode (after enable edge) 10  - \nDocID15274 Rev 10 67/108STM32F105xx, STM32F107xx Electrical characteristics\n107Figure 25. SPI timing diagram - slave mode and CPHA = 0\nFigure 26. SPI timing diagram - slave mode and CPHA = 1(1)\n1. Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.DL\x14\x17\x14\x16\x17F6&.\x03,QSXW166\x03LQSXW\nW68\x0b166\x0c WF\x0b6&.\x0c WK\x0b166\x0c\n&3+$ \x13\n&32/ \x13\n&3+$ \x13\n&32/ \x14WZ\x0b6&.+\x0c\nWZ\x0b6&./\x0c\nW9\x0b62\x0c WK\x0b62\x0cWU\x0b6&.\x0c\nWI\x0b6&.\x0cWGLV\x0b62\x0cWD\x0b62\x0c\n0,62\n287387\n026,\n,138706%\x03287 %,7\x19\x03287 /6%\x03287\nWVX\x0b6,\x0c\nWK\x0b6,\x0c06%\x03,1 %,7\x14\x03,1 /6%\x03,1\nDL\x14\x17\x14\x16\x18E166\x03LQSXW\nW68\x0b166\x0c WF\x0b6&.\x0c WK\x0b166\x0c6&.\x03LQSXW&3+$ \x14\n&32/ \x13\n&3+$ \x14\n&32/ \x14WZ\x0b6&.+\x0c\nWZ\x0b6&./\x0c\nWD\x0b62\x0cWY\x0b62\x0c WK\x0b62\x0cWU\x0b6&.\x0c\nWI\x0b6&.\x0cWGLV\x0b62\x0c\n0,62\n287387\n026,\n,1387WVX\x0b6,\x0c WK\x0b6,\x0c06%\x03287\n06%\x03,1%,7\x19\x03287 /6%\x03287\n/6%\x03,1 %,7\x03\x14\x03,1\nElectrical characteristics STM32F105xx, STM32F107xx\n68/108 DocID15274 Rev 10Figure 27. SPI timing diagram - master mode(1)\n1. Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.DL\x14\x17\x14\x16\x19F6&.\x032XWSXW&3+$ \x13\n026,\n2873870,62\n,1387&3+$ \x13\n/6%\x03287/6%\x03,1&32/ \x13\n&32/ \x14\n%,7\x14\x03287166\x03LQSXW\nWF\x0b6&.\x0c\nWZ\x0b6&.+\x0c\nWZ\x0b6&./\x0cWU\x0b6&.\x0c\nWI\x0b6&.\x0c\nWK\x0b0,\x0c+LJK6&.\x032XWSXW&3+$ \x14\n&3+$ \x14&32/ \x13\n&32/ \x14\nWVX\x0b0,\x0c\nWY\x0b02\x0c WK\x0b02\x0c06%\x03,1 %,7\x19\x03,1\n06%\x03287\nDocID15274 Rev 10 69/108STM32F105xx, STM32F107xx Electrical characteristics\n107         Table 44. I2S characteristics\nSymbol Parameter Conditions Min Max Unit\nfCK\n1/tc(CK)I2S clock frequencyMaster data: 16 bits, audio \nfreq = 48 K1.52 1.54\nMHz\nSlave 0 6.5\ntr(CK)\ntf(CK)I2S clock rise and fall time capacitive load CL= 50 pF  - 8\nnstw(CKH)(1)I2S clock high timeMaster fPCLK  = 16 MHz, \naudio freq = 48 K317 320\ntw(CKL)(1)I2S clock low time 333 336\ntv(WS) (1)WS valid time Master mode 3  - \nth(WS) (1)WS hold time Master modeI2S2 0  - \nI2S3 0  - \ntsu(WS) (1)WS setup time Slave modeI2S2 4  - \nI2S3 9  - \nth(WS) (1)WS hold time Slave mode 0  - \nDuCy(SCK)I2S slave input clock duty \ncycleSlave mode 30 70 %\ntsu(SD_MR) (1)\nData input setup timeMaster receiverI2S2 8  - \nnsI2S3 10  - \ntsu(SD_SR) (1)Slave receiverI2S2 3  - \nI2S3 8  - \nth(SD_MR)(1)\nData input hold timeMaster receiverI2S2 2  - \nI2S3 4  - \nth(SD_SR) (1)Slave receiverI2S2 2  - \nI2S3 4  - \ntv(SD_ST) (1)(3)Data output valid timeSlave transmitter \n(after enable edge) I2S2 23  - \nI2S3 33  - \nth(SD_ST) (1)Data output hold timeSlave transmitter \n(after enable edge)I2S2 29  - \nI2S3 27  - \ntv(SD_MT) (1)Data output valid timeMaster transmitter \n(after enable edge)I2S2  - 5\nI2S3  - 2\nth(SD_MT) (1)Data output hold timeMaster transmitter \n(after enable edge)I2S2 11  - \nI2S3 4  - \n1. Based on design simulation and/or characteri zation results, not tested in production.\nElectrical characteristics STM32F105xx, STM32F107xx\n70/108 DocID15274 Rev 10Figure 28. I2S slave timing diagram (Philips protocol)(1) \n1. Measurement points are done at CMOS levels: 0.3 × VDD and 0.7 × VDD.\n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.\nFigure 29. I2S master timing diagram (Philips protocol)(1)\n1. Based on characterization, not tested in production.\n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.\nDocID15274 Rev 10 71/108STM32F105xx, STM32F107xx Electrical characteristics\n107USB OTG FS characteristics\nThe USB OTG interface is USB- IF certified (Full-Speed).\n         \n         \nFigure 30. USB OTG FS timings: definiti on of data signal rise and fall timeTable 45. USB OTG FS startup time\nSymbol Parameter  Max  Unit\ntSTARTUP(1)\n1. Guaranteed by design, not tested in production.USB OTG FS transceiver startup time 1 µs\nTable 46. USB OTG FS DC electrical characteristics\nSymbol Parameter Conditions Min.(1)\n1. All the voltages are measured from the local ground potential.Typ. Max.(1)Unit\nInput \nlevelsVDDUSB OTG FS operating \nvoltage - 3.0(2)\n2. The STM32F105xx and STM32F107xx USB OTG FS functionality is ensured down to 2.7 V but not the full \nUSB OTG FS electrical c haracteristics which are degraded in the 2.7-to-3.0 V VDD voltage range. - 3.6 V\nVDI(3)\n3. Guaranteed by design, not tested in production.Differential input sensitivity I(USBDP, USBDM) 0.2  - -\nVVCM(3)Differential common mode \nrangeIncludes VDI range 0.8  - 2.5\nVSE(3)Single ended receiver \nthreshold - 1.3  - 2.0\nOutput \nlevelsVOL Static output level low RL of 1.5 k Ω to 3.6 V(4)\n4.RL is the load connected on the USB OTG FS drivers - 0.3\nV\nVOH Static output level high RL of 15 k Ω to VSS(4)2.8  - 3.6\nRPDPull-down resistance on \nPA11, PA12\nVIN = VDD17 21 24\nkΩPull-down resistance on \nPA90.65 1.1 2.0\nRPUPull-up resistance on PA12 VIN = VSS 1.5 1.8 2.1\nPull-up resistance on PA9 VIN = VSS 0.25 0.37 0.55\nDL\x14\x17\x14\x16\x1aE&URVV\x03RYHU\nSRLQWV\n\'LIIHUHQWLDO\nGDWD\x03OLQHV\n9&56\n966\nWI WU\nElectrical characteristics STM32F105xx, STM32F107xx\n72/108 DocID15274 Rev 10         \nEthernet characteristics\nTable 48  showns the Ethernet operating voltage.\n         \nTable 49  gives the list of Ethernet MAC signals for the SMI (station management interface) \nand Figure 31  shows the corresponding timing diagram.\nFigure 31. Ethernet SMI timing diagram\n         Table 47. USB OTG FS el ectrical characteristics(1)\n1. Guaranteed by design, not tested in production.Driver characteristics\nSymbol Parameter Conditions Min Max Unit\ntr Rise time(2)\n2.Measured from 10% to 90% of the data signal. For more detailed informations, refe r to USB Specification - \nChapter 7 (version 2.0).CL = 50 pF 42 0 n s\ntf Fall time(2)CL = 50 pF 4 20 ns\ntrfm Rise/ fall time matching tr/tf 90 110 %\nVCRS Output signal crosso ver voltage  - 1.3 2.0 V\nTable 48. Ethernet DC electrical characteristics\nSymbol Parameter Min.(1)\n1. All the voltages are measured from the local ground potential.Max.(1)Unit\nInput level VDD Ethernet operatin g voltage 3.0 3.6 V\nTable 49. Dynamic characteristics: Ethernet MAC signals for SMI\nSymbol Rating Min Typ Max Unit\ntMDC MDC cycle time (1.71 MHz, AHB = 72 MHz) 583 583.5 584 ns\ntd(MDIO) MDIO write data valid time 13.5 14.5 15.5 ns\ntsu(MDIO) Read data setup time 35 - - ns\nth(MDIO) Read data hold time 0 - - ns%4(?-$#\n%4(?-$)/\x08/\t\n%4(?-$)/\x08)\tT-$#\nTD\x08-$)/\t\nTSU\x08-$)/\t TH\x08-$)/\t\nAI\x11\x15\x16\x16\x16C\nDocID15274 Rev 10 73/108STM32F105xx, STM32F107xx Electrical characteristics\n107Table 50  gives the list of Ethernet MAC signals for the RMII and Figure 32  shows the \ncorresponding timing diagram.\nFigure 32. Ethernet RMII timing diagram\n         \nTable 51  gives the list of Ethernet MAC signals for MII and Figure 32  shows the \ncorresponding timing diagram.\nFigure 33. Ethernet MII timing diagramTable 50. Dynamic characteristics: Ethernet MAC signals for RMII\nSymbol Rating Min Typ Max Unit\ntsu(RXD) Receive data setup time 4  -  - ns\ntih(RXD) Receive data hold time 2  -  - ns\ntsu(DV) Carrier sense set-up time 4  -  - ns\ntih(DV) Carrier sense hold time 2  -  - ns\ntd(TXEN) Transmit enable valid delay time 8 10 16 ns\ntd(TXD) Transmit data valid delay time 7 10 16 ns2-))?2%&?#,+\n2-))?48?%.\n2-))?48$;\x11\x1a\x10=\n2-))?28$;\x11\x1a\x10=\n2-))?#23?$6TD\x0848%.\t\nTD\x0848$\t\nTSU\x0828$\t\nTSU\x08#23\tTIH\x0828$\t\nTIH\x08#23\t\nAI\x11\x15\x16\x16\x17\nMII_RX_CLK\nMII_RXD[3:0]\nMII_RX_DVMII_RX_ER\nt\nd(TXEN)\ntd(TXD)tsu(RXD)\ntsu(ER)\ntsu(DV)tih(RXD)\ntih(ER)\ntih(DV)\nai15668MII_TX_CLK\nMII_TX_EN\nMII_TXD[3:0]\nElectrical characteristics STM32F105xx, STM32F107xx\n74/108 DocID15274 Rev 10         \nCAN (controller area network) interface\nRefer to Section 5.3.12: I/O current injection char acteristics  for more details on the \ninput/output alternate function characteristics (CANTX and CANRX).\n5.3.17 12-bit ADC characteristics\nUnless otherwise specified,  the parameters given in Table 52  are derived from tests \nperformed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage \nconditions su mmarized in Table 9 .\nNote: It is recommended to perform a calibration after each power-up.\n         Table 51. Dynamic characteristics: Ethernet MAC signals for MII\nSymbol Rating Min Typ Max Unit\ntsu(RXD) Receive data setup time 10  -  - ns\ntih(RXD) Receive data hold time 10  -  - ns\ntsu(DV) Data valid setup time 10  -  - ns\ntih(DV) Data valid hold time 10  -  - ns\ntsu(ER) Error setup time 10  -  - ns\ntih(ER) Error hold time 10  -  - ns\ntd(TXEN) Transmit enable valid delay time 14 16 18 ns\ntd(TXD) Transmit data valid delay time 13 16 20 ns\nTable 52. ADC characteristics\nSymbol Parameter  Conditions Min Typ Max Unit\nVDDA Power supply  - 2.4  - 3.6 V\nVREF+ Positive reference voltage  - 2.4  - VDDA V\nIVREF Current on the VREF input pin  -  - 160(1)220(1)µA\nfADC ADC clock frequency  - 0.6  - 14 MHz\nfS(2)Sampling rate  - 0.05  - 1 MHz\nfTRIG(2)External trigger frequencyfADC = 14 MHz  -  - 823 kHz\n -  -  - 17 1/fADC\nVAIN Conversion voltage range(3) - 0 (VSSA or VREF- \ntied to ground) - VREF+ V\nRAIN(2)External input impedanceSee Equation 1  and \nTable 53  for details -  - 50 k Ω\nRADC(2)Sampling switch resistance  -  -  - 1 k Ω\nCADC(2)Internal sample and hold  capacitor  -  -  - 8 pF\ntCAL(2)Calibration timefADC = 14 MHz 5.9 µs\n - 83 1/fADC\nDocID15274 Rev 10 75/108STM32F105xx, STM32F107xx Electrical characteristics\n107Equation 1: RAIN max formula\nThe form ula above ( Equation 1 ) is used to determine the m axim um extern al imped ance allowed for an\nerror below 1/4 of LSB. Here N = 12 (from 12- bit re solution).\n         tlat(2)Injection trigger conversion latencyfADC = 14 MHz - - 0.214 µs\n-- - 3(4)1/fADC\ntlatr(2)Regular trigger conversion latencyfADC = 14 MHz - - 0.143 µs\n-- - 2(4)1/fADC\ntS(2)Sampling timefADC = 14 MHz 0.107 - 17.1 µs\n- 1.5 - 239.5 1/fADC\ntSTAB(2)Power-up time - 0 0 1 µs\ntCONV(2)Total conversion time (including \nsampling time)fADC = 14 MHz 1 - 18 µs\n-14 to 252 (tS for sampling +12.5 for \nsuccessive approximation)1/fADC\n1. Based on characterization, not tested in production.\n2. Guaranteed by design, not tested in production.\n3. VREF+ is internally connected to VDDA and VREF- is internally connected to VSSA.\n4. For external triggers, a delay of 1/fPCLK2  must be added to the latency specified in Table 52 .Table 52. ADC characteristics (continued)\nSymbol Parameter  Conditions Min Typ Max Unit\nTable 53. RAIN max for fADC = 14 MHz(1)\n1. Based on characterization, not tested in production.Ts (cycles) tS (µs) RAIN max (k Ω)\n1.5 0.11 0.4\n7.5 0.54 5.9\n13.5 0.96 11.4\n28.5 2.04 25.2\n41.5 2.96 37.255.5 3.96 50\n71.5 5.11 NA\n239.5 17.1 NARAINTS\nfADC CADC 2N2+()ln× ×--------------------------------------------------------------- -RADC– <\nElectrical characteristics STM32F105xx, STM32F107xx\n76/108 DocID15274 Rev 10         \n         \nNote: ADC accuracy vs. negative injection current: Injecting a negative current on any of the \nstandard (non-robust) analog input pins should be avoided as this significantly reduces the \naccuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standa rd analog pins which may potentially inject \nnegative currents.Any positive injection current within the limits specified for I\nINJ(PIN)  and ΣIINJ(PIN)  in \nSection 5.3.12  does not affect the ADC accuracy.Table 54. ADC accuracy - limited test conditions(1)\n1. ADC DC accuracy values are measured after internal calibration.Symbol Parameter Test conditions Typ Max(2)\n2. Based on characterization, not tested in production.Unit\nET Total unadjusted errorfPCLK2  = 56 MHz,\nfADC = 14 MHz, RAIN < 10 k Ω,\nVDDA = 3 V to 3.6 V\nTA = 25 °C\nMeasurements made after \nADC calibration±1.3 ±2\nLSBEO Offset error ±1 ±1.5\nEG Gain error ±0.5 ±1.5\nED Differential linearity error ±0.7 ±1\nEL Integral linearity error ±0.8 ±1.5\nTable 55. ADC accuracy(1) (2)\n1. ADC DC accuracy values are measured after internal calibration.\n2. Better performance could be achieved in restricted VDD, frequency and temperature ranges.Symbol Parameter Test conditions Typ Max(3)\n3. Based on characterization, not tested in production.Unit\nET Total unadjusted error\nfPCLK2  = 56 MHz,\nfADC = 14 MHz, RAIN < 10 k Ω,\nVDDA = 2.4 V to 3.6 V\nMeasurements made after \nADC calibration±2 ±5\nLSBEO Offset error ±1.5 ±2.5\nEG Gain error ±1.5 ±3\nED Differential linearity error ±1 ±2\nEL Integral linearity error ±1.5 ±3\nDocID15274 Rev 10 77/108STM32F105xx, STM32F107xx Electrical characteristics\n107Figure 34. ADC accuracy characteristics\nFigure 35. Typical connecti on diagram using the ADC\n1. Refer to Table 52  for the values of RAIN, RADC and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (roughly 7 pF). A high Cparasitic  value will downgrade conversion accuracy. To remedy \nthis, fADC should be reduced.AI\x11\x14\x13\x19\x15C%/%\'\n\x11, 3")$%!,\x14\x10\x19\x15\n\x14\x10\x19\x14\n\x14\x10\x19\x13\n\x15\n\x14\n\x13\n\x12\n\x11\n\x10\x17\n\x16\n\x11 \x12 \x13 \x14\x15\x16 \x17 \x14\x10\x19\x13 \x14\x10\x19\x14 \x14\x10\x19\x15 \x14\x10\x19\x16\x08\x11\t\x08\x12\t\n%4\n%$%,\x08\x13\t\n6$$! 633!62%&\x0b\n\x14\x10\x19\x16\x08OR\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00DEPENDING\x00ON\x00PACKAGE\t=6$$!\n\x14\x10\x19\x16;\x11,3")$%!,\x00\x1d\x00\nDL\x14\x17\x14\x16\x1cG670\x16\x15)\x14\x13[[[ 9\'\'\n$,1[\n,/\x93\x14\x03\x97$\x13\x11\x19\x039975$,1\x0b\x14\x0c\n&SDUDVLWLF9$,1\x13\x11\x19\x03997\n5$\'&\x0b\x14\x0c\n&$\'&\x0b\x14\x0c\x14\x15\x10ELW\nFRQYHUWHU6DPSOH\x03DQG\x03KROG\x03$\'&\x03\nFRQYHUWHU\nElectrical characteristics STM32F105xx, STM32F107xx\n78/108 DocID15274 Rev 10General PCB design guidelines\nPower supply decoupling should be performed as shown in Figure 36  or Figure 37 , \ndepending on whether VREF+ is connected to VDDA or not. The 10 nF capacitors should be \nceramic (good quality). They should be placed  them as close as possible to the chip.\nFigure 36. Power supply and reference decoupling (VREF+ not connected to VDDA)\n1. VREF+ and VREF– inputs are available only on 100-pin packages.\nFigure 37. Power supply and reference decoupling  (VREF+ connected to VDDA)\n1. VREF+ and VREF– inputs are available only on 100-pin packages.VREF+STM32F10xxx\nVDDA\nVSSA/VREF-1 µF // 10 nF\n1 µF // 10 nF\nai14380 c(See note 1)\n(See note 1)\nVREF+/VDDASTM32F10xxx\n1 µF // 10 nF\nVREF–/VSSA\nai14381 c(See note 1)\n(See note 1)\nDocID15274 Rev 10 79/108STM32F105xx, STM32F107xx Electrical characteristics\n1075.3.18 DAC electri cal specifications\n         Table 56. DAC characteristics\nSymbol Parameter Min Typ Max Unit Comments\nVDDA Analog supply voltage 2.4  - 3.6 V -\nVREF+ Reference supply voltage 2.4  - 3.6 V VREF+ must always be below VDDA\nVSSA Ground 0  - 0 V -\nRLOAD(1)Resistive load with buffer ON 5  -  - k Ω -\nRO(1) Impedance output with buffer \nOFF -  - 15 k ΩWhen the buffer is OFF, the \nMinimum resistive load between \nDAC_OUT and VSS to have a 1% \naccuracy is 1.5 M Ω\nCLOAD(1)Capacitive load  -  - 50 pFMaximum capacitive load at \nDAC_OUT pin (when the buffer is \nON).\nDAC_OUT \nmin(1)Lower DAC_OUT voltage with buffer ON0.2  -  - VIt gives the maximum output \nexcursion of the DAC.\nIt corresponds to 12-bit input code \n(0x0E0) to (0xF1C) at V\nREF+ = \n3.6 V and (0x155) to (0xEAB) at V\nREF+ = 2.4 VDAC_OUT \nmax(1)Higher DAC_OUT voltage with buffer ON -  - V\nDDA – 0.2 V\nDAC_OUT \nmin(1)Lower DAC_OUT voltage with buffer OFF - 0.5  - mV\nIt gives the maximum output \nexcursion of the DAC.DAC_OUT \nmax\n(1)Higher DAC_OUT voltage with buffer OFF -  - V\nREF+ – 1LSB V\nIDDVREF+DAC DC current \nconsumption in quiescent \nmode (Standby mode) -  - 220 µAWith no load, worst code (0xF1C) \nat VREF+ = 3.6 V in terms of DC \nconsumption on the inputs\nIDDADAC DC current \nconsumption in quiescent \nmode (Standby mode) -  - 380 µAWith no load, middle code (0x800) \non the inputs\n -  - 480 µAWith no load, worst code (0xF1C) \nat VREF+ = 3.6 V in terms of DC \nconsumption on the inputs\nDNL(2)Differential non linearity \nDifference between two \nconsecutive code-1LSB) -  - ±0.5 LSBGiven for the DAC in 10-bit \nconfiguration.\n -  - ±2 LSBGiven for the DAC in 12-bit \nconfiguration.\nINL(2)Integral non linearity \n(difference between measured value at Code i \nand the value at Code i on a \nline drawn between Code 0 and last Code 1023) -  - ±1 LSBGiven for the DAC in 10-bit \nconfiguration.\n -  - ±4 LSBGiven for the DAC in 12-bit \nconfiguration.\nElectrical characteristics STM32F105xx, STM32F107xx\n80/108 DocID15274 Rev 10Figure 38. 12-bit buffered /non-buffered DAC\n1. The DAC integrates an output buffer that can be used to r educe the output impedance and to dr ive external loads directly \nwithout the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the \nDAC_CR register.Offset(2)Offset error\n(difference between \nmeasured value at Code \n(0x800) and the ideal value = \nVREF+/2) -  - ±10 mVGiven for the DAC in 12-bit \nconfiguration \n -  - ±3 LSBGiven for the DAC in 10-bit at \nVREF+ = 3.6 V\n -  - ±12 LSBGiven for the DAC in 12-bit at \nVREF+ = 3.6 V\nGain \nerror(2) Gain error  -  - ±0.5 %Given for the DAC in 12bit \nconfiguration\ntSETTLING(2)Settling time (full scale: for a \n10-bit input code transition \nbetween the lowest and the \nhighest input codes when DAC_OUT reaches final \nvalue ±1LSB - 3 4 µsC\nLOAD  ≤ 50 pF,\nRLOAD  ≥ 5 kΩ\nUpdate \nrate(2)Max frequency for a correct \nDAC_OUT change when \nsmall variation in the input code (from code i to i+1LSB) -  - 1 MS/sC\nLOAD  ≤ 50 pF,\nRLOAD  ≥ 5 kΩ\ntWAKEUP(2)Wakeup time from off state \n(Setting the ENx bit in the \nDAC Control register) - 6.5 10 µsCLOAD  ≤ 50 pF, RLOAD  ≥ 5 kΩ\ninput code between lowest and \nhighest possible ones.\nPSRR+ (1)Power supply rejection ratio \n(to VDDA) (static DC \nmeasurement - –67 –40 dB No RLOAD , CLOAD  = 50 pF\n1. Guaranteed by design, not tested in production.\n2. Guaranteed by characterization, not tested in production.Table 56. DAC characteristics (continued)\nSymbol Parameter Min Typ Max Unit Comments\n\x0b\x14\x0c%XIIHU\n\x14\x15\x10ELW\nGLJLWDO\x03WR\x03\nDQDORJ\nFRQYHUWHU%XIIHUHG\x12QRQ\x10EXIIHUHG\x03\'$&\n\'$&[B2875/2$\'\n&/2$\'\nDL\x14\x1a\x14\x18\x1aG\nDocID15274 Rev 10 81/108STM32F105xx, STM32F107xx Electrical characteristics\n1075.3.19 Temperature sensor characteristics\n         Table 57. TS characteristics\nSymbol Parameter Min Typ Max Unit\nTL(1)\n1. Based on characterization, not tested in production.VSENSE  linearity with temperature  - ±1 ±2 °C\nAvg_Slope(1)Average slope 4.0 4.3 4.6 mV/°C\nV25(1)Voltage at 25 °C 1.34 1.43 1.52 V\ntSTART(2)\n2. Guaranteed by design, not tested in production.Startup time 4  - 10 µs\nTS_temp(3)(2)\n3. Shortest sampling time can be determined in  the application by multiple iterations.ADC sampling time when reading the \ntemperature -  - 17.1 µs\nPackage information STM32F105xx, STM32F107xx\n82/108 DocID15274 Rev 106 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions a nd product status are available at: www.st.com . \nECOPACK® is an ST trademark.\n6.1 LFBGA100 package information\nFigure 39. LFBGA100 - 10 x 10 mm low profile fine pitch ball grid array package\noutline\n+\x13B0(B9\x156HDWLQJ\x03SODQH\n$\x17$\x14\nH )\n)\n\'\n.\nHHH = < ;\nIII\x91E\x03\x0b\x14\x13\x13\x03EDOOV\x0c\n\x91\n\x91$\n0\n0(\n723\x039,(: %27720\x039,(:\x14 \x14\x13H$$\x15\n=<;=\nGGG=\n\'\x14(\x14$\x14\x03EDOO\x03\nLGHQWLILHU$\x14\x03EDOO\x03\nLQGH[\x03DUHD\nDocID15274 Rev 10 83/108STM32F105xx, STM32F107xx Package information\n107         \nFigure 41. LFBGA100 – 100-ball low profile fine pitch ball grid array, 10 x 10 mm,\n0.8 mm pitch,  package recommended footprint\n         Figure 40. LFBGA100 – 100-ball low profile fine pitch ball grid array, 10 x 10 mm,\n0.8 mm pitch, package mechanical data\nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Typ Min Max\nA - - 1.700 - - 0.0669\nA1 0.270 - - 0.0106 - -A2 - 0.300 - - 0.0118 -A4 - - 0.800 - - 0.0315\nb 0.450 0.500 0.550 0. 0177 0.0197 0.0217\nD 9.850 10.000 10.150 0.3878 0.3937 0.3996\nD1 - 7.200 - - 0.2835 -\nE 9.850 10.000 10.150 0.3878 0.3937 0.3996\nE1 - 7.200 - - 0.2835 -\ne - 0.800 - - 0.0315 -\nF - 1.400 - - 0.0551 -\nddd - - 0.120 - - 0.0047eee - - 0.150 - - 0.0059\nfff - - 0.080 - - 0.0031\nTable 58. LFBGA100  recommended PCB design rules (0.8 mm pitch BGA)\nDimension Recommended values\nPitch 0.8\nDpad 0.500 mm\nDsm0.570 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.500 mm\nStencil thickness Between 0.100 mm and 0.125 mm\nPad trace width 0.120 mm+\x13B)3B9\x14\'SDG\n\'VP\nPackage information STM32F105xx, STM32F107xx\n84/108 DocID15274 Rev 10Device marking for LFBGA100\nThe following figure shows the device marking for the LQFP100 package.\nOther optional marking or inset/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 42. LFBGA100 marking example (package top view)\nParts marked as “ES”, “E” or accom panied by an Engineering Sample notification letter, are not yet qualified and \ntherefore not yet ready to be used in production and any c onsequences deriving from such usage will not be at ST \ncharge. In no event, ST will be liable for any custom er usage of these engineering samples in production. ST \nQuality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.06\x17\x15\x19\x1c\x1b9\x14^dDϯϮ&ϭϬϱ\ns\x11,ϲ\x03\x03\x7f3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c$GGLWLRQDO\x03LQIRUPDWLRQ\nttz\'DWH\x03FRGH\n3LQ\x03\x14\x03LGHQWLILHU\nDocID15274 Rev 10 85/108STM32F105xx, STM32F107xx Package information\n1076.2 LQFP100 package information\nFigure 43. LQFP100 – 14 x 14 mm 100 pin low-profile quad flat package outline\n1. Drawing is not to scale. Dimension are in millimeter.\n         Table 59. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package \nmechanical data\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nD1 13.800 14.000 14.200 0. 5433 0.5512 0.5591\nD3 - 12.000 - - 0.4724 -\nE 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nE1 13.800 14.000 14.200 0. 5433 0.5512 0.5591E)$%.4)&)#!4)/.0).\x00\x11\'!5\'%\x000,!.%\x10\x0e\x12\x15\x00MM3%!4).\'\x000,!.%\n$\n$\x11\n$\x13\n%\x13\n%\x11\n%+CCC##\n\x11 \x12\x15\x12\x16\x11\x10\x10\x17\x16\x17\x15 \x15\x11\n\x15\x10\n\x11,?-%?6\x15!\x12!\n!\x11\n,\x11,CB\n!\x11\nPackage information STM32F105xx, STM32F107xx\n86/108 DocID15274 Rev 10Figure 44. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat \nrecommended footprintE3 - 12.000 - - 0.4724 -\ne - 0.500 - - 0.0197 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0.0° 3.5° 7.0° 0.0° 3.5° 7.0°\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 59. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package \nmechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n\x17\x15 \x15\x11\n\x15\x10 \x17\x16\x10\x0e\x15\n\x10\x0e\x13\n\x11\x16\x0e\x17 \x11\x14\x0e\x13\n\x11\x10\x10 \x12\x16\n\x11\x12\x0e\x13\x12\x15\x11\x0e\x12\n\x11\x16\x0e\x17\x11\nAI\x11\x14\x19\x10\x16C\nDocID15274 Rev 10 87/108STM32F105xx, STM32F107xx Package information\n107Device marking for LQFP100\nThe following figure shows the device marking for the LQFP100 package.\nOther optional marking or inset/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 45.LQFP100 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.06Y\x16\x19\x18\x1a\x139\x14^dDϯϮ&ϭϬϱ\nsϴdϲ\x03\x03 \x7f3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n5HYLVLRQ\x03FRGH\nttz\'DWH\x03FRGH2SWLRQDO\x03JDWH\x03\nPDUN\n3LQ\x03\x14\x03LGHQWLILHU\nPackage information STM32F105xx, STM32F107xx\n88/108 DocID15274 Rev 106.3 LQFP64 package information\nFigure 46.LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline\n1. Dr awing i s not in scale.\n         Table 60.LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data\nSymbolmillimeter s inche s(1)\nMin Typ Max Min Typ Max\nA  - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD - 12.000 - - 0.4724 -\nD1 - 10.000 - - 0.3937 -\nD3 - 7.500 - - 0.2953 -\nE - 12.000 - - 0.4724 -\nE1 - 10.000 - - 0.3937 -\nE3 - 7.500 - - 0.2953 -\x18:B0(B9\x16$\x14$\x15$6($7,1*\x033/$1(\nFFF&\nE&\nF\n$\x14\n/\n/\x14.\n,\'(17,),&$7,213,1\x03\x14\'\n\'\x14\n\'\x16\nH\x14 \x14\x19\x14\x1a\x16\x15\x16\x16 \x17\x1b\n\x17\x1c\n\x19\x17\n(\x16\n(\x14\n(*$8*(\x033/$1(\x13\x11\x15\x18\x03PP\nDocID15274 Rev 10 89/108STM32F105xx, STM32F107xx Package information\n107Figure 47.LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint\n1. Dimensions are in millimeters.e - 0.500 - - 0.0197 -\nθ 0° 3.5° 7° 0° 3.5° 7°\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nccc - - 0.080 - - 0.0031\n1. V alues in inche s are converted from mm and ro unded to 4 decim al digit s.Table 60.LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data\nSymbolmillimeter s inche s(1)\nMin Typ Max Min Typ Max\n\x14\x18\n\x13\x12 \x14\x19\n\x16\x14 \x11\x17\n\x11 \x11\x16\x11\x0e\x12\x10\x0e\x13\x13\x13\n\x11\x10\x0e\x13\x11\x12\x0e\x17\n\x11\x10\x0e\x13\x10\x0e\x15\n\x17\x0e\x18\n\x11\x12\x0e\x17\nAI\x11\x14\x19\x10\x19C\nPackage information STM32F105xx, STM32F107xx\n90/108 DocID15274 Rev 10Device marking for LQFP64\nThe following figure shows the device marking for the LQFP64 package.\nOther optional marking or inset/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 48.LQFP64 marking ex ample (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.06Y\x16\x19\x18\x19\x1c9\x14^dDϯϮ&ϭϬϱ\x7f\nzt t5HYLVLRQ\x03FRGH\n\'DWH\x03FRGH\n3LQ\x03\x14\x03LGHQWLILHU3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\nZϴdϲ\nDocID15274 Rev 10 91/108STM32F105xx, STM32F107xx Package information\n1076.4 Thermal characteristics\nThe maximum chip junction temperature (TJmax) must never exceed the values given in \nTable 9: General operating conditions on page 37 .\nThe maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated \nusing the following equation:\nTJ max = TA max + (PD max × ΘJA)\nWhere:\n• TA max is the maximum ambient temperature in °C,\n•ΘJA is the package junction-to-ambient thermal resistance, in °C/W,\n• PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n• PINT max is the product of IDD and VDD, expressed in Watts. Th is is the maximum chip \ninternal power.\nPI/O max represents the maximum power dissipation on output pins where:\nPI/O max  = Σ (VOL × IOL) + Σ((VDD – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\n         \n6.4.1 Reference document\nJESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural \nConvection (Still Air). Available from www.jedec.org.Table 61. Package thermal characteristics\nSymbol Parameter Value Unit\nΘJAThermal resistance junction-ambient\nLQFP100 - 14 × 14 mm / 0.5 mm pitch46\n°C/W\nThermal resistance junction-ambient\nLQFP64 - 10 × 10 mm / 0.5 mm pitch45\nΘJAThermal resistance junction-ambient\nLFBGA100 - 10 × 10 mm / 0.8 mm pitch40\n°C/WThermal resistance junction-ambient\nLQFP100 - 14 × 14 mm / 0.5 mm pitch46\nThermal resistance junction-ambient\nLQFP64 - 10 × 10 mm / 0.5 mm pitch45\nPackage information STM32F105xx, STM32F107xx\n92/108 DocID15274 Rev 106.4.2 Selecting the product temperature range\nWhen ordering the microcontroller, the temperature range is specified in the ordering \ninformation scheme shown in Table 62: Ordering information scheme .\nEach temperature range suffix corresponds to a specific guaranteed ambient temperature at \nmaximum dissipation and, to a spec ific maximum junction temperature.\nAs applications do not commonly use the STM32F 103xx at maximum dissipation, it is useful \nto calculate the exact power consumption and junction temperature to determine which temperature ra nge will be best suited to the application.\nThe following examples show how to calculat e the temperature range needed for a given \napplication.\nExample 1: High-performance application\nAssuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 82 °C (measured according to JESD51-2), \nIDDmax  = 50 mA, VDD = 3.5 V, maximum 20 I/Os used at the same time in output at low \nlevel with IOL = 8 mA, VOL= 0.4 V and maximum 8 I/Os used  at the same time in output \nat low level with IOL = 20 mA, VOL= 1.3 V\nPINTmax  = 50 mA × 3.5 V= 175 mW\nPIOmax  = 20 × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW\nThis gives: PINTmax  = 175 mW and PIOmax  = 272 mW:\nPDmax  = 175 + 272 = 447 mW\nThus: PDmax  = 447 mW\nUsing the values obtained in Table 61  TJmax is calculated as follows:\n– For LQFP100, 46 °C/W T\nJmax = 82 °C + (46 °C/W × 447 mW) = 82 °C + 20.6 °C = 102.6 °C\nThis is within the range of the suffix 6 version parts (–40 < TJ < 105 °C).\nIn this case, parts must be ordered at leas t with the temperature range suffix 6 (see \nTable 62: Ordering information scheme ).\nExample 2: High-temperature application\nUsing the same rules, it is possible to address applications that run at high ambient \ntemperatures with a low dissipation, as long as junction temperature TJ remains within the \nspecified range.\nAssuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 115 °C (measured according to JESD51-2), \nIDDmax  = 20 mA, VDD = 3.5 V, maximum 20 I/Os used at the same time in output at low \nlevel with IOL = 8 mA, VOL= 0.4 V\nPINTmax  = 20 mA × 3.5 V= 70 mW\nPIOmax  = 20 × 8 mA × 0.4 V = 64 mW\nThis gives: PINTmax  = 70 mW and PIOmax  = 64 mW:\nPDmax  = 70 + 64 = 134 mW\nThus: PDmax  = 134 mW\nDocID15274 Rev 10 93/108STM32F105xx, STM32F107xx Package information\n107Using the values obtained in Table 61  TJmax is calculated as follows:\n– For LQFP100, 46 °C/W T\nJmax = 115 °C + (46 °C/W × 134 mW) = 115 °C + 6.2 °C = 121.2 °C\nThis is within the range of the suffix 7 version parts (–40 < TJ < 125 °C).\nIn this case, parts must be ordered at leas t with the temperature range suffix 7 (see \nTable 62: Ordering information scheme ).\nFigure 49. LQFP100 PD max vs. TA\nD^ϯϯϯϱϴsϭϳϬϬ\nϲϬϬ\nϱϬϬ\nϰϬϬ\nϯϬϬ\nϮϬϬ\nϭϬϬ\nϬ\nϲϱ ϳϱ ϴϱ ϵϱ ϭϬϱ ϭϭϱ ϭϮϱ ϭϯϱ^ƵĨĨŝǆ\x03ϳ^ƵĨĨŝǆ\x03ϲW\x18\x03;ŵtͿ\nd\x04\x03;Σ\x12Ϳ\nPart numbering STM32F105xx, STM32F107xx\n94/108 DocID15274 Rev 107 Part numbering\n         \nFor a list of available options (speed, package, etc.) or for further information on any aspect \nof this device, contact your  nearest ST sales office.Table 62. Ordering information scheme\nExample: STM32 F 105 R C T 6 V xxx TR\nDevice family\nSTM32 = ARM-based 32-bit microcontroller\nProduct type\nF = general-purpose\nDevice subfamily\n105 = connectivity, USB OTG FS\n107 = connectivity, USB OTG FS & Ethernet\nPin count\nR = 64 pins\nV = 100 pins\nFlash memory size\n8 = 64 Kbytes of Flash memory\nB = 128 Kbytes of Flash memoryC = 256 Kbytes of Flash memory\nPackage\nH = BGA\nT = LQFP\nTemperature range\n6 = Industrial temperature range, –40 to 85 °C.\n7 = Industrial temperature range, –40 to 105 °C.\nSoftware option\nInternal code or Blank\nOptions\nxxx = programmed parts\nPacking\nBlank = trayTR = tape and reel\nDocID15274 Rev 10 95/108STM32F105xx, STM32F107xx Application block diagrams\n107Appendix A Application block diagrams\nA.1 USB OTG FS interface solutions\nFigure 50. USB OTG FS device mode\n1. Use a regulator if you want to build a bus-powered device.\nFigure 51. Host connection\n1. STMPS2141STR needed only if the applicat ion has to support bus-powered devices.53"\n/4\'\n&ULL\rSPEED\nCORE34-\x13\x12&\x11\x10\x15XX\x0f34-\x13\x12&\x11\x10\x17XX\n53"\n&ULL\rSPEED\nTRANSCEIVER$0\n53"\x00-ICRO\r"\x00CONNECTOR$-\n6"53\n633(.0(.0\n320320\n6$$)$)$/4\'\x000(9\nAI\x11\x15\x16\x15\x13B$0\n$-\n6"53\n6334O\x00HOST\n\x15\x006\x00TO\x006$$\n2EGULATOR \x08\x11\t\n53"\n/4\'\n&ULL\rSPEED\nCORE34-\x13\x12&\x11\x10\x15XX\x0f34-\x13\x12&\x11\x10\x17XX\n53"\nFULL\rSPEED\x0f\nLOW\rSPEEDTRANSCEIVER$0\n53"\x003TD\r!\x00CONNECTOR$-\n6"53\n633(.0(.0\n320320)$)$/4\'\x000(9\nAI\x11\x15\x16\x15\x14B\'0)/\n\'0)/\x00\x0b\x00)21%.\n/62#2\nFLAG#URRENT\rLIMITED\nPOWER\x00DISTRIBUTION\nSWITCH\n34-03\x12\x11\x14\x11342\x08\x11\t6$$\x08\x12\t\n\x15\x006\nApplication block diagrams STM32F105xx, STM32F107xx\n96/108 DocID15274 Rev 10Figure 52. OTG connection (any protocol)\n1. STMPS2141STR needed only if the applicat ion has to support bus-powered devices.USB\nOTG\nFull-speed\ncoreSTM 32F105xx/ STM 32F107xx\nUSB\nfull-speed/\nlow-speedtransceiverDP\nUSB Micro-AB connectorDM\nVBU S\nVSSHNPHNP\nSRPSRPIDIDOTG PHY\nai15655bGPIO\nGPIO + IRQENCurrent-limited\npower distribution\nswitch\nSTMP S2141 STR(1)ID\nOVRCR\nflagVDD\n5 V\nDocID15274 Rev 10 97/108STM32F105xx, STM32F107xx Application block diagrams\n107A.2 Ethernet interface solutions\nFigure 53. MII mode using a 25 MHz crystal\n1. HCLK must be greater than 25 MHz.\n2. Pulse per second when using IEEE1588 PTP, optional signal.\nFigure 54. RMII with a 50 MHz oscillator\n1. HCLK must be greater than 25 MHz.MCU\nEthernet\nMAC 10/100Ethernet\nPHY 10/100\nPLL HCLK\nXT1PHY_CLK 25 MHzMII_RX_CLK\nMII_RXD[3:0]\nMII_RX_DVMII_RX_ERMII_TX_CLK\nMII_TX_EN\nMII_TXD[3:0]\nMII_CRS\nMII_COL\nMDIO\nMDCHCLK\n(1)\nPPS_OUT(2)\nXTAL\n25 MHzSTM32F107xx\nOSCTIM2Time stamp\ncomp aratorTimer \ninp ut \ntriggerIEEE1588 PTPMII \n= 15 pin s\nMII + MDC \n= 17 pin s\nai15656\nMCU\nEthernet\nMAC 10/100Ethernet\nPHY 10/100\nPLL HCLK\nXT1 PHY_CLK    50 MHzRMII_RXD[1:0]\nRMII_CRX_DV\nRMII_REF_CLKRMII_TX_EN\nRMII_TXD[1:0]\nMDIO\nMDCHCLK(1)STM32F107xx\nOSC\n50 MHzTIM2Time stamp\ncomp aratorTimer \ninp ut \ntriggerIEEE1588 PTPRMII\n= 7 pin s\nRMII + MDC \n= 9 pin s\nai15657/2 or /20\nsynchrono us 2.5 or 25 MHz 50 MHz\n50 MHz\nApplication block diagrams STM32F105xx, STM32F107xx\n98/108 DocID15274 Rev 10Figure 55. RMII with a 25 MHz crystal and PHY with PLL\n1. HCLK must be greater than 25 MHz.\nFigure 56. RMII with a 25 MHz crystal\n1. The NS DP83848 is recommended as the input jitter require ment of this PHY. It is compliant with the output \njitter specification of the MCU.MCU\nEthernet\nMAC 10/100Ethernet\nPHY 10/100\nPLL HCLK\nXT1 PHY_CLK   25 MHzRMII_RXD[1:0]\nRMII_CRX_DV\nRMII_REF_CLKRMII_TX_EN\nRMII_TXD[1:0]\nMDIO\nMDCHCLK(1)STM32F107xx\nTIM2Time stamp\ncomp aratorTimer \ninp ut \ntriggerIEEE1588 PTPRMII\n= 7 pin s\nRMII + MDC \n= 9 pin s\nai15658/2 or /20\nsynchrono us 2.5 or 25 MHz 50 MHz\nXTAL\n25 MHzOSCPLLREF_CLK\nMCU\nEthernet\nMAC 10/100Ethernet\nPHY 10/100\nPLL S XT1/XT2RMII_RXD[1:0]\nRMII_CRX_DV\nRMII_REF_CLKRMII_TX_EN\nRMII_TXD[1:0]\nMDIO\nMDCHCLKSTM 32F107xx\nTIM2Time stamp\ncomparatorTimer \ninput triggerIEEE15 88 PTPRMII\n= 7 pins\nRMII + MDC \n= 9 pins\nai15659b50 MHz\nXTAL\n25 MHz OSC\nNS DP 83848(1)50 MHz\n50 MHz\nDocID15274 Rev 10 99/108STM32F105xx, STM32F107xx Application block diagrams\n107A.3 Complete audio player solutions\nTwo solutions are offered, illustrated in Figure 57  and Figure 58 .\nFigure 57  shows storage media to audio DAC/amplifier streaming using a software Codec. \nThis solution implements an audio crystal to provide audio class I2S accuracy on the master \nclock (0.5% error maximum, see the Serial pe ripheral interface section in the reference \nmanual for details).\nFigure 57. Complete audio player solution 1\nFigure 58  shows storage media to audio Codec/amplifier streaming with SOF \nsynchronization of input/output audio streaming using a hardware Codec.\nFigure 58. Complete audio player solution 2Cortex-M3 core\n72 MHz\nOTG \n(ho st \nmode) + \nPHY\nSPISPI\nGPIO\nI2SXTAL\n14.7456 MHz\nUSB\nMass-storage \ndevice\nMMC/\nSDC ardLCD\ntouch\nscreen\nControl\nbutton s\nDAC + \nAudio \nampliFile \nSystemProgr am memory\nAudio \nCODEC\nUser \napplic ationSTM32F105/STM32F107\nai15660\nCortex-M3 core\n72 MHz\nOTG\n+\nPHY \nSPISPI\nGPIO\nI2SXTAL\n14.7456 MHz\nUSB\nMass-storage \ndevice\nMMC/\nSDC ardLCD\ntouch\nscreen\nControl\nbutton s\nAudio \nampliFile \nSystemProgr am memory\nAudio \nCODECUser \napplic ationSTM32F105/STM32F107\nai15661SOF\nSOF synchroniz ation of inp ut/output\naudio streaming\nApplication block diagrams STM32F105xx, STM32F107xx\n100/108 DocID15274 Rev 10A.4 USB OTG FS interface + Ethernet/I2S interface solutions\nWith the clock tree implemented on the STM32F10 7xx, only one crystal is required to work \nwith both the USB (host/device/OTG) an d the Ethernet (MII/ RMII) interfaces. Figure 59  \nillustrate the solution.\nFigure 59. USB O44TG FS + Ethernet solution\nWith the clock tree implem1ented on the STM32F107xx, only one crystal is required to work \nwith both the USB (host/device/OTG) and the I2S (Audio) interfaces. Figure 60  illustrate the \nsolution.\nFigure 60. USB OTG FS + I2S (Audio) solution34-\x13\x12&\x11\x10\x17\x00-#5\n0,,\x12-5,\nX\x18\n0,,-5,\nX\x19\n0,,\x13-5,\nX\x11\x10 %THERNET\x00\n0(9\n)\x1233EL\n3EL\x12\x15\x00-(Z\n84!,\n/3#$IVBY\x00\x15\n-#/393#,+ 5P\x00TO\x00\x17\x12\x00-(Z\n0,,6#/\n\x08\x12\x00X0,,#,+\n53"0(9/4\'\n\x14\x18\x00-(Z$IV\nBY\x00\x13$IVBY\x00\x15\n5P\x00TO\x00\x15\x10\x00-(Z\n\x12\x05\x00ACCURACY\n-3\x13\x13\x13\x15\x196\x11\n34-\x13\x12&\x11\x10\x15\x00\x0f34-\x13\x12&\x11\x10\x17-#5\n0,,\x12-5,\nX\x18\n0,,-5,\nX\x16\x0e\x15\n0,,\x13-5,\nX\x12\x10%THERNET\x00\n0(9\n)\x1233EL\x11\x14\x0e\x17\x14\x15\x16\x00-(Z\n84!,\n/3#$IVBY\x00\x14\n-#/393#,+ 5P\x00TO\x00\x17\x11\x0e\x18\x18\x00-(Z\n0,,6#/\n\x08\x12\x00X0,,#,+\n53"0(9/4\'\n\x14\x17\x0e\x19\x12\x13\x12\x00-(Z$IV\nBY\x00\x13$IVBY\x00\x14\n5P\x00TO\x00\x11\x14\x17\x0e\x14\x15\x16\x00-(Z\n,ESS\x00THAN\x00\x10\x0e\x15\x05\x00ACCURACY\x10\x0e\x11\x16\x05\x00ACCURACY\n-#,+\n3#,+\nON\x00-#,+\x00AND\x003#,+0,,\x136#/\n\x08\x12\x00X0,,\x13#,+\n-3\x13\x13\x13\x16\x106\x11\nDocID15274 Rev 10 101/108STM32F105xx, STM32F107xx Application block diagrams\n107         \nTable 64  give the IDD run mode values that correspond to the conditions specified in \nTable 63 .Table 63. PLL configurations\nApplicationCrystal \nvalue in \nMHz \n(XT1)PREDIV2 PLL2MUL PLLSRC PREDIV1 PLLMULUSB \nprescaler \n(PLLVCO \noutput)PLL3MULI2Sn \nclock \ninputMCO (main \nclock \noutput)\nEthernet only 25 /5PLL2ON \nx8PLL2 /5 PLLON x9 NAPLL3ON \nx10NAXT1 (MII) \nPLL3 (RMII)\nEthernet + OTG 25 /5PLL2ON \nx8PLL2 /5 PLLON x9 /3PLL3ON \nx10NAXT1 (MII) \nPLL3 (RMII)\nEthernet + OTG \n+ basic audio25 /5PLL2ON \nx8PLL2 /5 PLLON x9 /3PLL3ON \nx10PLLXT1 (MII) \nPLL3 (RMII)\nEthernet + OTG \n+ Audio class I\n2S(1)14.7456 /4PLL2ON \nx12PLL2 /4PLLON \nx6.5/3PLL3ON \nx20PLL3 \nVCO \nOutNA\nETH PHY \nmust use its \nown crystal\nOTG only 8 NA PLL2OFF XT1 /1 PLLON x9 /3 PLL3OFF NA NA\nOTG + basic \naudio8 NA PLL2OFF XT1 /1 PLLON x9 /3 PLL3OFF PLL NA\nOTG + Audio \nclass I2S(1) 14.7456 /4PLL2ON \nx12PLL2 /4PLLON \nx6.5/3PLL3ON \nx20PLL3 \nVCO \nOutNA\nAudio class I2S \nonly(1) 14.7456 /4PLL2ON \nx12PLL2 /4PLLON \nx6.5NAPLL3ON \nx20PLL3 \nVCO \noutNA\n1. SYSCLK is set to be at 72 MHz except in this case where SYSCLK is at 71.88 MHz.\nApplication block diagrams STM32F105xx, STM32F107xx\n102/108 DocID15274 Rev 10         Table 64. Applicative current consumption in Run mode, code with data\nprocessing running from Flash\nSymbol parameter Conditions(1)\n1. VDD = 3.3 V.Typ(2)\n2. Based on characterization, not tested in production.Max(2)Unit\n85 °C 105 °C\nIDDSupply current \nin run modeExternal clock, all peripherals enabled \nexcept ethernet,HSE = 8 MHz, f\nHCLK  = 72 MHz, no \nMCO57 63 64\nmAExternal clock, all peripherals enabled \nexcept ethernet,\nHSE = 14.74 MHz, fHCLK  = 72 MHz, no \nMCO60.5 67 68\nExternal clock, all peripherals enabled \nexcept OTG,\nHSE = 25 MHz, fHCLK  = 72 MHz, MCO \n= 25 MHz53 60.7 61\nExternal clock, all peripherals enabled,\nHSE = 25 MHz, fHCLK  = 72 MHz, MCO \n= 25 MHz60.5 65.5 66\nExternal clock, all peripherals enabled,\nHSE = 25 MHz, fHCLK  = 72 MHz, MCO \n= 50 MHz64 69.7 70\nExternal clock, all peripherals enabled,\nHSE = 50 MHz(3), fHCLK  = 72 MHz, no \nMCO\n3. External oscillator.62.5 67.5 68\nExternal clock, only OTG enabled,\nHSE = 8 MHz, fHCLK  = 48 MHz, no \nMCO26.7 None None\nExternal clock, only ethernet enabled,\nHSE = 25 MHz, fHCLK  = 25 MHz, MCO \n= 25 MHz14.3 None None\nDocID15274 Rev 10 103/108STM32F105xx, STM32F107xx Revision history\n1078 Revision history\n         Table 65. Document revision history\nDate Revision Changes\n18-Dec-2008 1 Initial release.\n20-Feb-2009 2I/O information clarified  on page 1 . Figure 4: STM32F105xxx and \nSTM32F107xxx connectivity line BGA100 ballout top view  corrected.\nSection 2.3.8: Boot modes  updated.\nPB4, PB13, PB14, PB15, PB3/TR ACESWO moved from Default \ncolumn to Remap column, plus small additional changes in Table 5: \nPin definitions .\nConsumption values modified in Section 5.3.5: Supply current \ncharacteristics .\nNote modified in Table 13: Maximum current consumption in Run \nmode, code with data processing  running from Flash  and Table 15: \nMaximum current consumption in Sleep mode, code running from \nFlash or RAM .\nTable 20: High-speed external user clock characteristics  and \nTable 21: Low-speed external user clock characteristics  modified.\nTable 27: PLL characteristics  modified and Table 28: PLL2 and PLL3 \ncharacteristics  added.\nRevision history STM32F105xx, STM32F107xx\n104/108 DocID15274 Rev 1019-Jun-2009 3Section 2.3.8: Boot modes  and Section 2.3.20: Ethernet MAC \ninterface with dedicated DMA and IEEE 1 588 support  updated. \nSection 2.3.24: Remap capability  added.\nFigure 1: STM32F105xx and STM32F107xx connectivity line block \ndiagram  and Figure 5: Memory map  updated.\nIn Table 5: Pin definitions :\n– I2S3_WS, I2S3_CK and I2S3_SD default alternate functions \nadded\n– small changes in signal names–Note 6  modified\n– ETH_MII_PPS_OUT and ETH_RMII_PPS_OUT replaced by \nETH_PPS_OUT\n– ETH_MII_MDIO and ETH_RMII_M DIO replaced by ETH_MDIO\n– ETH_MII_MDC and ETH_RMII_MDC replaced by ETH_MDCFigures: Typical current consumption in Run mode versus frequency \n(at 3.6 V) - code with data processing running from RAM, peripherals \nenabled  and Typical current consumption in Run mode versus \nfrequency (at 3.6 V) - code with da ta processing running from RAM, \nperipherals disabled  removed.\nTable 13: Maximum current consumption in Run mode, code with \ndata processing  running from Flash , Table 14: Maximum current \nconsumption in Run mode, code with data processing  running from \nRAM  and Table 15: Maximum current consumption in Sleep mode, \ncode running from Flash or RAM  are to be determined.\nFigure 12  and Figure 13  show typical curves. PLL1 renamed to PLL.\nI\nDD supply current in Stop mode modified in Table 16: Typical and \nmaximum current consumptions in Stop and Standby modes .\nFigure 11: Typical current consumption in Stop mode with regulator \nin Run mode versus temperat ure at different VDD values , Figure 13: \nTypical current consumption in St andby mode versus temperature at \ndifferent VDD values  and Figure 13: Typical current consumption in \nStandby mode versus temperat ure at different VDD values  updated.\nTable 17: Typical current consumpt ion in Run mode, code with data \nprocessing  running from Flash , Table 18: Typical current \nconsumption in Sleep mode, code running from Flash or  RAM  and \nTable 19: Peripheral current consumption  updated.\nfHSE_ext  modified in Table 20: High-speed external user clock \ncharacteristics .\nMin PLL input clock (fPLL_IN ), fPLL_OUT  min and fPLL_VCO min \nmodified in Table 27: PLL characteristics .\nACCHSI max values modified in Table 24: HSI oscillator \ncharacteristics . Table 31: EMS characteristics  and Table 32: EMI \ncharacteristics  updated. Table 43: SPI characteristics  updated.\nModified: Figure 28: I2S slave timing diagram (Philips protocol)(1) , \nFigure 29: I2S master timing diagram (Philips protocol)(1)  and \nFigure 31: Ethernet SMI timing diagram .\nBGA100 package removed.\nSection 6.4: Thermal characteristics  added. Small text changes.Table 65. Document revision history (continued)\nDate Revision Changes\nDocID15274 Rev 10 105/108STM32F105xx, STM32F107xx Revision history\n10714-Sep-2009 4Document status promoted from Pr eliminary data to full datasheet.\nNumber of DACs corrected in Table 3: STM32F105xx and \nSTM32F107xx family versus STM32F103xx family .\nNote 5  added in Table 5: Pin definitions .\nVRERINT  and TCoeff added to Table 12: Embedded internal reference \nvoltage .\nValues added to Table 13: Maximum current consumption in Run \nmode, code with data processing  running from Flash , Table 14: \nMaximum current consumption in Run mode, code with data \nprocessing  running from RAM  and Table 15: Maximum current \nconsumption in Sleep mode, code running from Flash or RAM .\nTypical IDD_VBAT  value added in Table 16: Typical and maximum \ncurrent consumptions in Stop and Standby modes .\nFigure 10: Typical current consumption on VBAT with RTC on vs. temperature at different VBAT values  added.\nValues modified in Table 17: Typical current consumption in Run \nmode, code with data processing  running from Flash  and Table 18: \nTypical current consumption in Sl eep mode, code running from Flash \nor  RAM .\nf\nHSE_ext  min modified in Table 20: High-speed external user clock \ncharacteristics .\nCL1 and CL2 replaced by C in Table 22: HSE 3-25 MHz oscillator \ncharacteristics  and Table 23: LSE oscillator characteristics (fLSE = \n32.768 kHz) , notes modified and moved below the tables. Note 1  \nmodified below Figure 16: Typical application with an 8 MHz crystal .\nConditions removed from Table 26: Low-power mode wakeup \ntimings .\nStandards modified in Section 5.3.10: EMC characteristics on \npage 54 , conditions modified in Table 31: EMS characteristics .\nJitter maximum values added to Table 27: PLL characteristics  and \nTable 28: PLL2 and PLL3 characteristics .\nRPU and RPD modified in Table 36: I/O static characteristics .\nCondition added for VNF(NRST) parameter in Table 39: NRST pin \ncharacteristics . Note removed and RPD, RPU values added in \nTable 46: USB OTG FS DC electrical characteristics .\nTable 48: Ethernet DC el ectrical characteristics  added.\nParameter values added to Table 49: Dynamic characteristics: \nEthernet MAC signals for SMI , Table 50: Dynamic characteristics: \nEthernet MAC signals for RMII  and Table 51: Dynamic \ncharacteristics: Ether net MAC signals for MII .\nCADC and RAIN parameters modified in Table 52: ADC \ncharacteristics . RAIN max values modified in Table 53: RAIN max for \nfADC = 14 MHz .\nTable 56: DAC characteristics  modified. Figure 38: 12-bit buffered \n/non-buffered DAC  added.\nTable 64: Applicative current co nsumption in Run mode, code with \ndata processing running from Flash  added.\nSmall text changes.Table 65. Document revision history (continued)\nDate Revision Changes\nRevision history STM32F105xx, STM32F107xx\n106/108 DocID15274 Rev 1011-May-2010 5Added BGA package.\nTable 5: Pin definitions :\nETH_RMII_RXD0 and ETH_RMII_RXD1 added in remap column for \nPD9 and PD10, respectively.\nNote added to ETH_MII_RX_DV, ETH_MII_RXD0, ETH_MII_RXD1, \nETH_MII_RXD2 and ETH_MII_RXD3\nUpdated Table 36: I/O static characteristics on page 57\nAdded Figure 18: Standard I/O input characteristics - CMOS port\nto Figure 21: 5 V tolerant I/O input characteristics - TTL port\nUpdated Table 43: SPI characteristics on page 66 .\nUpdated Table 44: I2S characteristics on page 69 .\nUpdated Table 48: Ethernet DC electrical characteristics on page 72 .\nUpdated Table 49: Dynamic characteristics: Ethernet MAC signals \nfor SMI on page 72 .\nUpdated Table 50: Dynamic characteristics: Ethernet MAC signals \nfor RMII on page 73\nUpdated Figure 59: USB O44TG FS + Ethernet solution on \npage 100 .\nUpdated Figure 60: USB OTG FS + I2S (Audio) solution on \npage 100\n01-Aug-2011 6Changed SRAM size to 64 KB on all parts.\nUpdated PD0 and PD1 description in Table 5: Pin definitions on \npage 27\nUpdated footnotes below Table 6: Voltage characteristics on page 36  \nand Table 7: Current characteristics on page 36\nUpdated tw min in Table 20: High-speed external user clock \ncharacteristics on page 47\nUpdated startup time in Table 23: LSE oscillator characteristics (fLSE \n= 32.768 kHz) on page 50\nAdded Section 5.3.12: I/O current in jection characteristics on \npage 56\nUpdated Table 36: I/O static characteristics on page 57\nAdd Interna code V to Table 62: Ordering information scheme on \npage 94\n06-Mar-2014 7Added a “Packing” entry to Table 62: Ordering information scheme  \nincluding “Blank = tray” and “TR = Tape and reel”.\nReferenced 4 Figures: Figure 41 , Figure 49 , Figure 59  and \nFigure 60 .\nUpdated the “Package” li ne with “BGA100” in Table 2: \nSTM32F105xx and STM32F107xx features and peripheral counts .Table 65. Document revision history (continued)\nDate Revision Changes\nDocID15274 Rev 10 107/108STM32F105xx, STM32F107xx Revision history\n10706-Mar-2015 8Updated Table 40: LFBGA100 – 100-ball low profile fine pitch ball \ngrid array, 10 x 10 mm, 0.8 mm pitch, package mechanical data , \nTable 59: LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data  and Table 60: LQFP64 – 10 x 10 mm 64 \npin low-profile quad flat package mechanical data\nUpdated Figure 14: High-speed external clock source AC timing \ndiagram ; Figure 39: LFBGA100 - 10 x 10 mm low profile fine pitch \nball grid array package outline , Figure 43: LQFP100 – 14 x 14 mm \n100 pin low-profile quad flat package outline , Figure 44: LQFP100 - \n100-pin, 14 x 14 mm low-profile quad flat recommended footprint , \nFigure 46: LQFP64 – 10 x 10 mm  64 pin low-profile quad flat \npackage outline  and Figure 47: LQFP64 - 64-pin, 10 x 10 mm low-\nprofile quad flat recommended footprint\nAdded Figure 45: LQFP100 marking example (package top view) , \nFigure 48: LQFP64 marking example (package top view)\n3-Sept-2015 9Updated:\n–Table 19: Peripheral current consumption\n–Figure 44: LQFP100 - 100-pin, 14  x 14 mm low-profile quad flat \nrecommended footprint\n–Table 58: LFBGA100 recommended PCB design rules (0.8 mm \npitch BGA)\n22-Mar-2017 10Updated:\n–Table 5: Pin definitions\n–Section 6: Package information\nAdded:\n–Figure 42: LFBGA100 marking example (package top view)Table 65. Document revision history (continued)\nDate Revision Changes\nSTM32F105xx, STM32F107xx\n108/108 DocID15274 Rev 10         \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.Information in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2017 STMicroelectronics – All rights reserved\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n STMicroelectronics:   \n\xa0 STM32F107VCT6\xa0 STM32F107RCT6\xa0 STM32F107VBT6\xa0 STM32F107RBT6\xa0 STM32F105VCT6\xa0 STM32F105RCT6\xa0\nSTM32F105VBT6\xa0 STM32F105RBT6\xa0 STM32F105V8T6\xa0 STM32F105R8T6\xa0 STM32F105RBT6TR\xa0 STM32F107RCT7\xa0\nSTM32F107VCT6TR\xa0 STM32F105RCT7\xa0 STM32F105VCT7\xa0 STM32F105VBH6\xa0 STM32F107RCT6TR\xa0\nSTM32F107VCH6\xa0 STM32F105RCT6TR\xa0 STM32F105VCT6TR\xa0 STM32F105VCT6V\xa0 STM32F105RCT6W\xa0\nSTM32F105VCT6W\xa0 STM32F105RCT6V\xa0 STM32F107RBT6TR\xa0 STM32F107VCT7\xa0 STM32F105R8T6TR\xa0\nSTM32F105R8T7\xa0 STM32F105VBH6TR\xa0 STM32F105V8T6TR\n'}]
!==============================================================================!
### Component Summary: STM32F107RCT6

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 2.0 to 3.6 V
  - Backup Voltage (VBAT): 1.8 to 3.6 V
- **Current Ratings**: 
  - Maximum Supply Current in Run Mode: 68 mA (at 72 MHz)
  - Maximum Supply Current in Sleep Mode: 49 mA (at 72 MHz)
- **Power Consumption**: 
  - Power Dissipation: Up to 500 mW (LFBGA100 package)
- **Operating Temperature Range**: 
  - Ambient Temperature: -40 to +105 °C
  - Junction Temperature: -40 to +125 °C
- **Package Type**: 
  - LQFP100 (14 x 14 mm, 100 pins)
- **Special Features**: 
  - ARM Cortex-M3 core with 72 MHz maximum frequency
  - Integrated USB OTG and Ethernet MAC
  - 2 x 12-bit ADCs and 2 x 12-bit DACs
  - Up to 80 fast I/O ports
  - Low power modes: Sleep, Stop, and Standby
  - Debugging support via SWD and JTAG
- **Moisture Sensitive Level**: 
  - MSL Level 3 (JEDEC J-STD-020E)

#### Description:
The STM32F107RCT6 is a high-performance 32-bit microcontroller based on the ARM Cortex-M3 architecture. It operates at a maximum frequency of 72 MHz and features a rich set of peripherals, including USB OTG, Ethernet, multiple timers, ADCs, and DACs. The device is designed for applications requiring connectivity and processing capabilities, making it suitable for a wide range of embedded systems.

#### Typical Applications:
- **Industrial Control**: Used in PLCs, motor drives, and automation systems.
- **Medical Devices**: Suitable for handheld medical equipment and monitoring systems.
- **Consumer Electronics**: Applications in printers, scanners, and home audio equipment.
- **Networking**: Ethernet-enabled devices for communication and data transfer.
- **IoT Devices**: Ideal for smart home applications and connected devices requiring low power consumption and efficient processing.

This microcontroller is particularly advantageous for developers looking to implement complex applications that require both processing power and connectivity options, all while maintaining low power consumption.