

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sat Oct 29 16:22:38 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.45|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  786720|  2817084|  786721|  2817085|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-------+--------+-------+--------+---------+
        |                         |              |     Latency    |    Interval    | Pipeline|
        |         Instance        |    Module    |  min  |   max  |  min  |   max  |   Type  |
        +-------------------------+--------------+-------+--------+-------+--------+---------+
        |grp_dut_max_pool_fu_343  |dut_max_pool  |   3120|   10576|   3120|   10576|   none  |
        |grp_dut_reshape_fu_357   |dut_reshape   |    256|     256|    256|     256|   none  |
        |grp_dut_conv_fu_363      |dut_conv      |  45345|  975937|  45345|  975937|   none  |
        |grp_dut_dense_fu_393     |dut_dense     |  13091|   13091|  13091|   13091|   none  |
        |grp_dut_pad_fu_403       |dut_pad       |   6420|   83554|   6420|   83554|   none  |
        +-------------------------+--------------+-------+--------+-------+--------+---------+

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     272|     272|        34|          -|          -|     8|    no    |
        | + Loop 1.1      |      32|      32|         1|          -|          -|    32|    no    |
        |- LOOP_DENSE_0   |  663296|  663296|      2591|          -|          -|   256|    no    |
        | + LOOP_DENSE_1  |    2587|    2587|        33|          5|          1|   512|    yes   |
        |- Loop 3         |      18|      18|         2|          -|          -|     9|    no    |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    127|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|     28|    8955|  39395|
|Memory           |       23|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    527|
|Register         |        -|      -|     416|      2|
+-----------------+---------+-------+--------+-------+
|Total            |       26|     28|    9371|  40051|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        9|     12|       8|     75|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+------+-------+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF  |  LUT  |
    +--------------------------------------+----------------------------------+---------+-------+------+-------+
    |grp_dut_conv_fu_363                   |dut_conv                          |        2|     11|  3834|   4218|
    |grp_dut_dense_fu_393                  |dut_dense                         |        1|      5|  1045|   1851|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U50  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|   205|    390|
    |dut_fcmp_32ns_32ns_1_1_U53            |dut_fcmp_32ns_32ns_1_1            |        0|      0|    66|    239|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U51   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|   143|    321|
    |grp_dut_max_pool_fu_343               |dut_max_pool                      |        0|      4|  2782|  26653|
    |grp_dut_pad_fu_403                    |dut_pad                           |        0|      3|   283|    381|
    |grp_dut_reshape_fu_357                |dut_reshape                       |        0|      0|   257|   4788|
    |dut_sitofp_32ns_32_6_U52              |dut_sitofp_32ns_32_6              |        0|      0|   340|    554|
    +--------------------------------------+----------------------------------+---------+-------+------+-------+
    |Total                                 |                                  |        3|     28|  8955|  39395|
    +--------------------------------------+----------------------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+--------------------+---------+---+----+--------+-----+------+-------------+
    |      Memory      |       Module       | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +------------------+--------------------+---------+---+----+--------+-----+------+-------------+
    |b_fc1_U           |dut_b_fc1           |        1|  0|   0|     256|   32|     1|         8192|
    |input_0_U         |dut_input_0         |        1|  0|   0|    2592|    1|     1|         2592|
    |input_1_U         |dut_input_1         |        1|  0|   0|    2592|    1|     1|         2592|
    |mem_conv1_0_U     |dut_mem_conv1_0     |        1|  0|   0|    2592|    1|     1|         2592|
    |mem_conv1_1_U     |dut_mem_conv1_0     |        1|  0|   0|    2592|    1|     1|         2592|
    |mem_conv2_0_U     |dut_mem_conv1_0     |        1|  0|   0|    2592|    1|     1|         2592|
    |mem_conv2_1_U     |dut_mem_conv1_0     |        1|  0|   0|    2592|    1|     1|         2592|
    |threshold1_V_0_U  |dut_threshold1_V_0  |        2|  0|   0|    2592|    8|     1|        20736|
    |threshold1_V_1_U  |dut_threshold1_V_1  |        2|  0|   0|    2592|    8|     1|        20736|
    |threshold2_V_0_U  |dut_threshold2_V_0  |        2|  0|   0|    2592|    8|     1|        20736|
    |threshold2_V_1_U  |dut_threshold2_V_1  |        2|  0|   0|    2592|    8|     1|        20736|
    |w_fc1_U           |dut_w_fc1           |        8|  0|   0|  131072|    1|     1|       131072|
    +------------------+--------------------+---------+---+----+--------+-----+------+-------------+
    |Total             |                    |       23|  0|   0|  157248|   71|    12|       237760|
    +------------------+--------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_449_p2          |     +    |      0|  0|   4|           4|           1|
    |i_3_fu_645_p2          |     +    |      0|  0|   4|           4|           1|
    |j_fu_481_p2            |     +    |      0|  0|   6|           6|           1|
    |m_fu_533_p2            |     +    |      0|  0|  10|          10|           1|
    |n_fu_511_p2            |     +    |      0|  0|   9|           9|           1|
    |tmp_7_fu_495_p2        |     +    |      0|  0|   8|           8|           8|
    |w_index_fu_551_p2      |     +    |      0|  0|  17|          17|          17|
    |ap_sig_177             |    and   |      0|  0|   1|           1|           1|
    |ap_sig_284             |    and   |      0|  0|   1|           1|           1|
    |tmp_5_fu_624_p2        |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_443_p2    |   icmp   |      0|  0|   2|           4|           5|
    |exitcond1_i_fu_505_p2  |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_475_p2     |   icmp   |      0|  0|   3|           6|           7|
    |exitcond_i1_fu_527_p2  |   icmp   |      0|  0|   4|          10|          11|
    |exitcond_i_fu_634_p2   |   icmp   |      0|  0|   2|           4|           4|
    |ifzero_fu_566_p2       |   icmp   |      0|  0|   4|          10|          11|
    |notlhs_fu_606_p2       |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_612_p2       |   icmp   |      0|  0|   8|          23|           1|
    |tmp_3_fu_618_p2        |    or    |      0|  0|   1|           1|           1|
    |phitmp_i_fu_651_p3     |  select  |      0|  0|  32|           1|          32|
    |tmp_15_i_fu_578_p2     |    xor   |      0|  0|   1|           1|           1|
    |tmp_fu_572_p2          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 127|         139|         120|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |Hi_assign_reg_273                     |   6|          2|    6|         12|
    |ap_NS_fsm                             |  24|         28|    1|         28|
    |ap_reg_ppiten_pp0_it6                 |   1|          2|    1|          2|
    |grp_dut_conv_fu_363_I                 |   6|          3|    6|         18|
    |grp_dut_conv_fu_363_L                 |   1|          3|    1|          3|
    |grp_dut_conv_fu_363_M                 |   7|          3|    7|         21|
    |grp_dut_conv_fu_363_N                 |   7|          3|    7|         21|
    |grp_dut_conv_fu_363_input_0_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_363_input_0_q1        |   1|          3|    1|          3|
    |grp_dut_conv_fu_363_input_1_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_363_input_1_q1        |   1|          3|    1|          3|
    |grp_dut_conv_fu_363_threshold_0_V_q0  |   8|          3|    8|         24|
    |grp_dut_conv_fu_363_threshold_1_V_q0  |   8|          3|    8|         24|
    |grp_dut_max_pool_fu_343_I             |   6|          3|    6|         18|
    |grp_dut_max_pool_fu_343_M             |   7|          3|    7|         21|
    |grp_dut_max_pool_fu_343_input_0_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_343_input_0_q1    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_343_input_1_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_343_input_1_q1    |   1|          3|    1|          3|
    |grp_dut_pad_fu_403_I                  |   6|          3|    6|         18|
    |grp_dut_pad_fu_403_M                  |   7|          3|    7|         21|
    |grp_dut_pad_fu_403_input_0_q0         |   1|          3|    1|          3|
    |grp_dut_pad_fu_403_input_1_q0         |   1|          3|    1|          3|
    |grp_fu_417_p0                         |  32|          4|   32|        128|
    |grp_fu_417_p1                         |  32|          4|   32|        128|
    |grp_fu_423_p0                         |  32|          3|   32|         96|
    |grp_fu_423_p1                         |  32|          3|   32|         96|
    |i_reg_262                             |   4|          2|    4|          8|
    |input_0_address0                      |  12|          3|   12|         36|
    |input_0_ce0                           |   1|          3|    1|          3|
    |m_i_phi_fu_312_p4                     |  10|          2|   10|         20|
    |m_i_reg_308                           |  10|          2|   10|         20|
    |max_id_V_reg_332                      |   4|          2|    4|          8|
    |mem_conv1_0_address0                  |  24|         11|   12|        132|
    |mem_conv1_0_address1                  |  12|          5|   12|         60|
    |mem_conv1_0_ce0                       |   4|         10|    1|         10|
    |mem_conv1_0_ce1                       |   1|          5|    1|          5|
    |mem_conv1_0_d0                        |   1|          6|    1|          6|
    |mem_conv1_0_d1                        |   1|          3|    1|          3|
    |mem_conv1_0_we0                       |   1|          6|    1|          6|
    |mem_conv1_0_we1                       |   1|          3|    1|          3|
    |mem_conv1_1_address0                  |  12|          7|   12|         84|
    |mem_conv1_1_address1                  |  12|          4|   12|         48|
    |mem_conv1_1_ce0                       |   1|          7|    1|          7|
    |mem_conv1_1_ce1                       |   1|          4|    1|          4|
    |mem_conv1_1_d0                        |   1|          4|    1|          4|
    |mem_conv1_1_we0                       |   1|          4|    1|          4|
    |mem_conv1_1_we1                       |   1|          2|    1|          2|
    |mem_conv2_0_address0                  |  24|          9|   12|        108|
    |mem_conv2_0_address1                  |  12|          5|   12|         60|
    |mem_conv2_0_ce0                       |   4|          9|    1|          9|
    |mem_conv2_0_ce1                       |   1|          5|    1|          5|
    |mem_conv2_0_d0                        |   1|          5|    1|          5|
    |mem_conv2_0_we0                       |   1|          5|    1|          5|
    |mem_conv2_0_we1                       |   1|          2|    1|          2|
    |mem_conv2_1_address0                  |  12|          6|   12|         72|
    |mem_conv2_1_address1                  |  12|          4|   12|         48|
    |mem_conv2_1_ce0                       |   1|          6|    1|          6|
    |mem_conv2_1_ce1                       |   1|          4|    1|          4|
    |mem_conv2_1_d0                        |   1|          4|    1|          4|
    |mem_conv2_1_we0                       |   1|          4|    1|          4|
    |mem_conv2_1_we1                       |   1|          2|    1|          2|
    |n_i_reg_284                           |   9|          2|    9|         18|
    |one_out_i_phi_fu_300_p4               |  32|          2|   32|         64|
    |one_out_i_reg_296                     |  32|          2|   32|         64|
    |output_V_reg_319                      |  32|          2|   32|         64|
    |strm_in_V_V_blk_n                     |   1|          2|    1|          2|
    |strm_out_V_V_blk_n                    |   1|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 527|        283|  474|       1730|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |Hi_assign_reg_273                        |   6|   0|    6|          0|
    |ap_CS_fsm                                |  27|   0|   27|          0|
    |ap_reg_grp_dut_conv_fu_363_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_dut_dense_fu_393_ap_start     |   1|   0|    1|          0|
    |ap_reg_grp_dut_max_pool_fu_343_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_dut_pad_fu_403_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_dut_reshape_fu_357_ap_start   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                    |   1|   0|    1|          0|
    |b_fc1_load_reg_707                       |  32|   0|   32|          0|
    |exitcond_i1_reg_712                      |   1|   0|    1|          0|
    |i_2_reg_661                              |   4|   0|    4|          0|
    |i_3_reg_784                              |   4|   0|    4|          0|
    |i_reg_262                                |   4|   0|    4|          0|
    |ifzero_reg_731                           |   1|   0|    1|          0|
    |m_i_reg_308                              |  10|   0|   10|          0|
    |m_reg_716                                |  10|   0|   10|          0|
    |max_id_V_cast4_reg_771                   |   4|   0|   32|         28|
    |max_id_V_reg_332                         |   4|   0|    4|          0|
    |mem_conv2_0_addr_reg_697                 |   9|   0|   12|          3|
    |n_i_cast9_reg_702                        |   9|   0|   17|          8|
    |n_i_reg_284                              |   9|   0|    9|          0|
    |n_reg_687                                |   9|   0|    9|          0|
    |one_out_1_reg_750                        |  32|   0|   32|          0|
    |one_out_i_reg_296                        |  32|   0|   32|          0|
    |one_out_reg_761                          |  32|   0|   32|          0|
    |output_V_reg_319                         |  32|   0|   32|          0|
    |reg_437                                  |  32|   0|   32|          0|
    |tmp_10_i_reg_756                         |  32|   0|   32|          0|
    |tmp_15_i_reg_735                         |   1|   0|    1|          0|
    |tmp_17_i_reg_745                         |  32|   0|   32|          0|
    |tmp_5_reg_766                            |   1|   0|    1|          0|
    |tmp_V_1_reg_666                          |  32|   0|   32|          0|
    |tmp_s_reg_671                            |   3|   0|    8|          5|
    |exitcond_i1_reg_712                      |   0|   1|    1|          0|
    |ifzero_reg_731                           |   0|   1|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 416|   2|  462|         44|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

