%Warning-EOFNEWLINE: /openlane/designs/simpleuart/src/simpleuart.v:118:10: Missing newline at end of file (POSIX 3.206).
                                                                         : ... Suggest add newline.
  118 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.018
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: /openlane/designs/simpleuart/src/simpleuart.v:33:51: Logical operator LOGOR expects 1 bit on the LHS, but LHS's VARREF 'send_bitcnt' generates 4 bits.
                                                                        : ... note: In instance 'simpleuart'
   33 |  assign reg_dat_wait = reg_dat_we && (send_bitcnt || send_dummy);
      |                                                   ^~
%Warning-WIDTHEXPAND: /openlane/designs/simpleuart/src/simpleuart.v:34:37: Operator COND expects 32 bits on the Conditional True, but Conditional True's VARREF 'recv_buf_data' generates 8 bits.
                                                                         : ... note: In instance 'simpleuart'
   34 |  assign reg_dat_do = recv_buf_valid ? recv_buf_data : ~0;
      |                                     ^
%Warning-WIDTHTRUNC: /openlane/designs/simpleuart/src/simpleuart.v:91:3: Logical operator IF expects 1 bit on the If, but If's VARREF 'reg_div_we' generates 4 bits.
                                                                       : ... note: In instance 'simpleuart'
   91 |   if (reg_div_we)
      |   ^~
%Warning-WIDTHTRUNC: /openlane/designs/simpleuart/src/simpleuart.v:111:34: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'send_bitcnt' generates 4 bits.
                                                                         : ... note: In instance 'simpleuart'
  111 |    if (send_divcnt > cfg_divider && send_bitcnt) begin
      |                                  ^~
%Warning-WIDTHTRUNC: /openlane/designs/simpleuart/src/simpleuart.v:106:22: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'send_bitcnt' generates 4 bits.
                                                                         : ... note: In instance 'simpleuart'
  106 |    if (reg_dat_we && !send_bitcnt) begin
      |                      ^
%Warning-WIDTHTRUNC: /openlane/designs/simpleuart/src/simpleuart.v:100:22: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'send_bitcnt' generates 4 bits.
                                                                         : ... note: In instance 'simpleuart'
  100 |    if (send_dummy && !send_bitcnt) begin
      |                      ^
%Warning-UNUSEDSIGNAL: /openlane/designs/simpleuart/src/simpleuart.v:14:15: Bits of signal are not used: 'reg_dat_di'[31:8]
                                                                          : ... note: In instance 'simpleuart'
   14 |  input [31:0] reg_dat_di,
      |               ^~~~~~~~~~
