{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699351725694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699351725694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 19:08:45 2023 " "Processing started: Tue Nov 07 19:08:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699351725694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351725694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week11 -c week11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off week11 -c week11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351725694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699351725916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699351725916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week11.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week11.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week11 " "Found entity 1: week11" {  } { { "week11.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week10/week11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351732750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351732750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4 " "Found entity 1: count_4" {  } { { "count_4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week10/count_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351732750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351732750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2seg_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg_bus " "Found entity 1: b2seg_bus" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week10/b2seg_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351732750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351732750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2b " "Found entity 1: d2b" {  } { { "d2b.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week10/d2b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351732766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351732766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_reg_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_reg_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_reg_ce " "Found entity 1: four_bit_reg_ce" {  } { { "four_bit_reg_ce.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week10/four_bit_reg_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351732766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351732766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week10/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351732766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351732766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week10/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351732766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351732766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week10/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351732766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351732766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "password.bdf 1 1 " "Found 1 design units, including 1 entities, in source file password.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Password " "Found entity 1: Password" {  } { { "Password.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week10/Password.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351732766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351732766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piezo_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piezo_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Piezo_module " "Found entity 1: Piezo_module" {  } { { "Piezo_module.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week10/Piezo_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351732766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351732766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.bdf 1 1 " "Found 1 design units, including 1 entities, in source file led.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week10/LED.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699351732766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351732766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Password " "Elaborating entity \"Password\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699351732782 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst20 " "Block or symbol \"NOT\" of instance \"inst20\" overlaps another block or symbol" {  } { { "Password.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week10/Password.bdf" { { 872 912 960 904 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1699351732782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699351732909 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699351732909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699351732909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699351732909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699351732946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 19:08:52 2023 " "Processing ended: Tue Nov 07 19:08:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699351732946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699351732946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699351732946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699351732946 ""}
