{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677852586876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677852586876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  3 19:09:46 2023 " "Processing started: Fri Mar  3 19:09:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677852586876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677852586876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677852586876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677852587496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677852587496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/testing.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/testing.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "All_Modules/testing.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/testing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677852595838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677852595838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/mux_n.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/mux_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4bit_2to1 " "Found entity 1: mux4bit_2to1" {  } { { "All_Modules/Mux_n.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Mux_n.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677852595840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677852595840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/add_sub_n.v 2 2 " "Found 2 design units, including 2 entities, in source file all_modules/add_sub_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_n " "Found entity 1: Adder_n" {  } { { "All_Modules/Add_Sub_n.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Add_Sub_n.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677852595841 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladd " "Found entity 2: fulladd" {  } { { "All_Modules/Add_Sub_n.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Add_Sub_n.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677852595841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677852595841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/7_segment_0-f.v 5 5 " "Found 5 design units, including 5 entities, in source file all_modules/7_segment_0-f.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_7_Segment " "Found entity 1: Display_7_Segment" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677852595843 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator " "Found entity 2: comparator" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677852595843 ""} { "Info" "ISGN_ENTITY_NAME" "3 Circuit_A " "Found entity 3: Circuit_A" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677852595843 ""} { "Info" "ISGN_ENTITY_NAME" "4 segment_7 " "Found entity 4: segment_7" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677852595843 ""} { "Info" "ISGN_ENTITY_NAME" "5 segment_7_01 " "Found entity 5: segment_7_01" {  } { { "All_Modules/7_Segment_0-F.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0-F.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677852595843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677852595843 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "reset Register.v(6) " "Verilog HDL Module Declaration error at Register.v(6): port \"reset\" is declared more than once" {  } { { "All_Modules/Register.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Register.v" 6 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1677852595845 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "clk Register.v(6) " "Verilog HDL Module Declaration error at Register.v(6): port \"clk\" is declared more than once" {  } { { "All_Modules/Register.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Register.v" 6 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1677852595845 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Register_4bit Register.v(4) " "Ignored design unit \"Register_4bit\" at Register.v(4) due to previous errors" {  } { { "All_Modules/Register.v" "" { Text "D:/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Register.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1677852595845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/register.v 0 0 " "Found 0 design units, including 0 entities, in source file all_modules/register.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677852595845 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677852595903 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar  3 19:09:55 2023 " "Processing ended: Fri Mar  3 19:09:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677852595903 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677852595903 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677852595903 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677852595903 ""}
