 
****************************************
Report : qor
Design : mips_processor
Version: M-2016.12-SP4
Date   : Sun Nov 17 12:56:49 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          3.90
  Critical Path Slack:           0.07
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         16
  Hierarchical Port Count:       1193
  Leaf Cell Count:               5277
  Buf/Inv Cell Count:             625
  Buf Cell Count:                 240
  Inv Cell Count:                 385
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4089
  Sequential Cell Count:         1188
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     9979.726644
  Noncombinational Area:  7851.016706
  Buf/Inv Area:            977.183707
  Total Buffer Area:           487.96
  Total Inverter Area:         489.23
  Macro/Black Box Area:      0.000000
  Net Area:               5533.057374
  -----------------------------------
  Cell Area:             17830.743350
  Design Area:           23363.800724


  Design Rules
  -----------------------------------
  Total Number of Nets:          6373
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: blackhawk

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.60
  Logic Optimization:                  2.17
  Mapping Optimization:                4.27
  -----------------------------------------
  Overall Compile Time:                8.69
  Overall Compile Wall Clock Time:     8.83

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
