{:input (genetic.crossover/dumb-crossover 589576995 (genetic.mutation/change-names-remove-clause 1431718987 (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_9_:missing_11 , wire1_10_11_13, wire2_5, \\wire:missing_edge , wire14_15_23, wire22_29_30_31);\n  wire \\:missing_edge ;\n  input \\wire0_9_:missing_11 ;\n  wire \\wire0_9_:missing_11 ;\n  wire wire10_16;\n  wire \\wire12_:missing ;\n  wire wire14_15;\n  input wire14_15_23;\n  wire wire14_15_23;\n  wire wire14_19;\n  wire wire14_21;\n  wire wire14_34;\n  wire \\wire14_36_:missing_40 ;\n  wire \\wire14_37_:missing_41 ;\n  wire \\wire14_9_:missing_13 ;\n  wire \\wire14_:missing_31_33 ;\n  wire wire17;\n  wire wire18;\n  input wire1_10_11_13;\n  wire wire1_10_11_13;\n  input wire22_29_30_31;\n  wire wire22_29_30_31;\n  wire wire26_39;\n  wire \\wire26_:missing ;\n  wire wire27_5;\n  wire wire28_42;\n  wire wire28_5_43;\n  wire \\wire29_:missing ;\n  output wire2_5;\n  wire wire2_5;\n  wire wire32_34;\n  wire \\wire35_:missing ;\n  wire wire36;\n  wire wire38_43;\n  wire wire39_44;\n  wire \\wire3_18_:missing ;\n  wire wire40;\n  wire wire41;\n  wire wire4_12;\n  wire wire5_11;\n  wire wire5_12;\n  wire wire6_13;\n  wire \\wire6_:missing ;\n  wire wire7_17;\n  wire \\wire7_5_:missing ;\n  wire wire8_14;\n  wire wire8_5;\n  wire wire9_10;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_34_44 ;\n  wire \\wire:missing_35_30 ;\n  wire \\wire:missing_38 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire4_12 = 2'h1 >> \\wire:missing_edge ;\n  assign wire6_13 = 4'h8 >> { wire1_10_11_13, \\wire14_9_:missing_13  };\n  assign \\wire14_9_:missing_13  = 4'h6 >> { wire8_14, wire14_15_23 };\n  assign \\wire:missing_15  = 4'h8 >> { wire14_15_23, wire14_15 };\n  assign \\wire26_:missing  = 2'h1 >> wire26_39;\n  assign wire5_12 = 2'h1 >> wire5_11;\n  assign \\wire:missing_edge  = 2'h1 >> wire27_5;\n  assign wire28_42 = 2'h1 >> wire28_5_43;\n  assign \\wire29_:missing  = 4'h6 >> { \\wire:missing_edge , wire22_29_30_31 };\n  assign \\wire:missing_30  = 4'h8 >> { \\wire:missing_edge , wire22_29_30_31 };\n  assign \\wire:missing_31  = 4'h8 >> { \\wire14_:missing_31_33 , wire22_29_30_31 };\n  assign wire32_34 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_33  = 4'h8 >> { \\wire14_:missing_31_33 , \\wire:missing_edge  };\n  assign \\wire:missing_34_44  = 4'h8 >> { wire14_34, wire32_34 };\n  assign \\wire35_:missing  = 4'h8 >> { \\wire:missing_35_30 , \\wire:missing_35_30  };\n  assign \\wire6_:missing  = 2'h1 >> wire6_13;\n  assign wire41 = 2'hx >> \\wire14_37_:missing_41 ;\n  assign wire7_17 = 2'h1 >> \\wire7_5_:missing ;\n  assign wire8_14 = 2'h1 >> wire8_5;\n  assign wire9_10 = 4'h4 >> { \\wire14_9_:missing_13 , \\wire0_9_:missing_11  };\n  assign wire10_16 = 4'h6 >> { wire1_10_11_13, wire9_10 };\n  assign wire5_11 = 4'h8 >> { wire1_10_11_13, \\wire0_9_:missing_11  };\n  assign \\wire12_:missing  = 4'h8 >> { wire5_12, wire4_12 };\n  assign \\wire3_18_:missing  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire39_44 = \\wire:missing_34_44 ;\n  assign wire38_43 = wire28_5_43;\n  assign \\wire:missing_edge  = wire28_42;\n  assign wire40 = \\wire14_36_:missing_40 ;\n  assign wire26_39 = wire39_44;\n  assign \\wire:missing_38  = wire38_43;\n  assign \\wire:missing_edge  = \\wire14_37_:missing_41 ;\n  assign wire36 = \\wire14_36_:missing_40 ;\n  assign \\wire:missing_edge  = wire14_21;\n  assign \\wire:missing_20  = \\wire:missing_edge ;\n  assign \\wire:missing_19  = wire14_19;\n  assign wire18 = \\wire3_18_:missing ;\n  assign wire17 = wire7_17;\n  assign \\wire:missing_edge  = wire10_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:3.1-102.10\" *)\nmodule postsynth(\\wire0_9_:missing_11 , wire1_10_11_13, wire2_5, \\wire:missing_edge , wire14_15_23, wire22_29_30_31);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:5.9-5.29\" *)\n  input \\wire0_9_:missing_11 ;\n  wire \\wire0_9_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:7.8-7.17\" *)\n  wire wire10_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:10.9-10.21\" *)\n  input wire14_15_23;\n  wire wire14_15_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:13.8-13.17\" *)\n  wire wire14_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:16.8-16.30\" *)\n  wire \\wire14_37_:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:20.8-20.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:21.9-21.23\" *)\n  input wire1_10_11_13;\n  wire wire1_10_11_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:23.9-23.24\" *)\n  input wire22_29_30_31;\n  wire wire22_29_30_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:28.8-28.17\" *)\n  wire wire28_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:31.10-31.17\" *)\n  output wire2_5;\n  wire wire2_5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:33.8-33.17\" *)\n  wire wire32_34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:38.8-38.26\" *)\n  wire \\wire3_18_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:40.8-40.14\" *)\n  wire wire41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:41.8-41.16\" *)\n  wire wire4_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:53.8-53.24\" *)\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/73773170.v:60.9-60.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_16 = 1'h0;\n  assign wire14_21 = 1'h0;\n  assign \\wire14_37_:missing_41  = 1'h0;\n  assign wire18 = 1'h0;\n  assign wire28_42 = 1'h0;\n  assign wire2_5 = 1'hx;\n  assign wire32_34 = 1'h0;\n  assign \\wire3_18_:missing  = 1'h0;\n  assign wire41 = 1'hx;\n  assign wire4_12 = 1'h1;\n  assign \\wire:missing_20  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:53:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva/src/top.v'.\nSBY  1:53:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] Copy '/tmp/fuzzmount2DDF5D8C/73773170.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva/src/73773170.v'.\nSBY  1:53:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] Copy '/tmp/fuzzmount2DDF5D8C/73773170.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva/src/73773170.post.v'.\nSBY  1:53:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] engine_0: abc pdr\nSBY  1:53:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:54:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] base: Warning: Wire presynth.\\wire2_5 is used but has no driver.\nSBY  1:54:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] base: finished (returncode=0)\nSBY  1:54:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:54:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] aig: Warning: Wire presynth.\\wire2_5 is used but has no driver.\nSBY  1:54:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] aig: finished (returncode=0)\nSBY  1:54:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:54:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:54:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] engine_0: Warning: The network has no constraints.\nSBY  1:54:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:54:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] engine_0: finished (returncode=0)\nSBY  1:54:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] engine_0: Status returned by engine: FAIL\nSBY  1:54:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  1:54:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:54:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:54:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva'.\nSBY  1:54:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpneenvuva] DONE (FAIL, rc=2)\n", :err ""}}}