<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_mm_interconnect_0_cmd_mux_003.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_003" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_003" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_mm_interconnect_0_router_005.sv"
   type="SYSTEM_VERILOG"
   library="router_005" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_agent" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_translator" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_translator" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_rom.hex"
   type="HEX"
   library="rom" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_rom.v"
   type="VERILOG"
   library="rom" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_ram.hex"
   type="HEX"
   library="ram" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_ram.v"
   type="VERILOG"
   library="ram" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_pio_ButSw.v"
   type="VERILOG"
   library="pio_ButSw" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/peripheral-LED.vhd"
   type="VHDL"
   library="peripheral_LED_0" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_nios2_gen2_0.v"
   type="VERILOG"
   library="nios2_gen2_0" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/HC_SR04.vhd"
   type="VHDL"
   library="HC_SR04_0" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="niosHello_inst_reset_bfm" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="niosHello_inst_clk_bfm" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/submodules/niosHello.vhd"
   type="VHDL"
   library="niosHello_inst" />
 <file
   path="niosHello/testbench/niosHello_tb/simulation/niosHello_tb.vhd"
   type="VHDL" />
 <topLevel name="niosHello_tb" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="niosHello_tb.niosHello_inst.ram"
   modelPath="niosHello_tb.niosHello_inst.ram" />
 <modelMap
   controllerPath="niosHello_tb.niosHello_inst.rom"
   modelPath="niosHello_tb.niosHello_inst.rom" />
</simPackage>
