=====
SETUP
28.469
12.998
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_2_s0
4.474
4.932
i_tm1638/tm_rw_s5
6.595
7.621
i_tm1638/tm_rw_s3
8.046
9.145
i_tm1638/sio_stb_s5
9.954
11.015
i_tm1638/sio_stb_s0
12.998
=====
SETUP
28.647
12.820
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_0_s3
4.474
4.932
i_tm1638/tm1638_sio/sclk_d_4_s6
5.363
6.395
i_tm1638/tm1638_sio/ctr_d_2_s6
7.711
8.533
i_tm1638/tm1638_sio/data_out_d_4_s6
8.538
9.340
i_tm1638/tm1638_sio/dio_out_s5
9.761
10.787
i_tm1638/tm1638_sio/dio_out_s0
12.820
=====
SETUP
28.964
12.503
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_0_s3
4.474
4.932
i_tm1638/tm1638_sio/sclk_d_4_s6
5.363
6.395
i_tm1638/tm1638_sio/ctr_d_2_s6
7.711
8.533
i_tm1638/tm1638_sio/data_out_d_4_s6
8.538
9.360
i_tm1638/tm1638_sio/cur_state_0_s3
10.175
10.977
i_tm1638/tm1638_sio/cur_state_0_s1
12.503
=====
SETUP
29.195
12.272
41.467
CLK_ibuf
0.000
4.230
i_tm1638/counter_13_s0
4.474
4.932
i_tm1638/n128_s81
6.084
7.110
i_tm1638/n128_s79
7.529
8.628
i_tm1638/instruction_step_3_s3
9.948
10.750
i_tm1638/instruction_step_3_s0
12.272
=====
SETUP
29.332
12.136
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_0_s3
4.474
4.932
i_tm1638/tm1638_sio/sclk_d_4_s6
5.363
6.395
i_tm1638/tm1638_sio/ctr_d_2_s6
7.711
8.533
i_tm1638/tm1638_sio/data_out_d_4_s6
8.538
9.360
i_tm1638/tm1638_sio/cur_state_0_s3
10.175
10.977
i_tm1638/tm1638_sio/cur_state_1_s1
12.136
=====
SETUP
29.502
11.608
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_5_s0
4.474
4.932
i_tm1638/n187_s5
5.748
6.847
i_tm1638/n182_s4
7.673
8.299
i_tm1638/n181_s4
9.465
10.090
i_tm1638/n180_s3
10.509
11.608
i_tm1638/counter_15_s0
11.608
=====
SETUP
29.691
11.420
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n212_s5
6.264
7.363
i_tm1638/sio_stb_s6
7.859
8.891
i_tm1638/n193_s5
10.388
11.420
i_tm1638/counter_2_s0
11.420
=====
SETUP
29.709
11.402
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_13_s0
4.474
4.932
i_tm1638/n128_s81
6.084
7.110
i_tm1638/n128_s79
7.529
8.628
i_tm1638/n128_s77
9.948
10.574
i_tm1638/n128_s76
10.580
11.402
i_tm1638/instruction_step_0_s0
11.402
=====
SETUP
29.784
11.327
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n212_s5
6.264
7.363
i_tm1638/sio_stb_s6
7.859
8.891
i_tm1638/n194_s3
10.228
11.327
i_tm1638/counter_1_s0
11.327
=====
SETUP
29.843
11.624
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n212_s5
6.264
7.363
i_tm1638/tm_latch_s10
8.184
8.810
i_tm1638/tm_latch_s8
9.300
10.102
i_tm1638/tm_latch_s0
11.624
=====
SETUP
29.851
11.260
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n212_s5
6.264
7.363
i_tm1638/sio_stb_s6
7.859
8.891
i_tm1638/n189_s3
10.228
11.260
i_tm1638/counter_6_s0
11.260
=====
SETUP
29.851
11.260
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n212_s5
6.264
7.363
i_tm1638/sio_stb_s6
7.859
8.891
i_tm1638/n188_s3
10.228
11.260
i_tm1638/counter_7_s0
11.260
=====
SETUP
29.851
11.260
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n212_s5
6.264
7.363
i_tm1638/sio_stb_s6
7.859
8.891
i_tm1638/n187_s6
10.228
11.260
i_tm1638/counter_8_s0
11.260
=====
SETUP
29.866
11.601
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_1_s0
4.474
4.932
i_tm1638/n125_s84
5.768
6.867
i_tm1638/tm_in_6_s8
6.878
7.977
i_tm1638/tm_in_6_s6
8.313
9.412
i_tm1638/tm_in_6_s5
9.418
10.479
i_tm1638/tm_in_0_s0
11.601
=====
SETUP
29.937
11.174
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n212_s5
6.264
7.363
i_tm1638/sio_stb_s6
7.859
8.891
i_tm1638/n192_s3
10.548
11.174
i_tm1638/counter_3_s0
11.174
=====
SETUP
29.953
11.158
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n212_s5
6.264
7.363
i_tm1638/sio_stb_s6
7.859
8.891
i_tm1638/n191_s3
10.059
11.158
i_tm1638/counter_4_s0
11.158
=====
SETUP
29.974
11.137
41.111
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_1_s0
4.474
4.932
i_tm1638/n125_s84
5.768
6.867
i_tm1638/n157_s97
8.173
9.272
i_tm1638/n157_s95
9.277
10.309
i_tm1638/n157_s93
10.315
11.137
i_tm1638/tm_in_0_s0
11.137
=====
SETUP
29.997
11.114
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_4_s4
4.474
4.932
i_tm1638/tm1638_sio/dio_out_s4
5.355
6.454
i_tm1638/tm1638_sio/n110_s2
7.263
8.362
i_tm1638/tm1638_sio/dio_out_s0
11.114
=====
SETUP
30.020
11.091
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n212_s5
6.264
7.363
i_tm1638/sio_stb_s6
7.859
8.891
i_tm1638/n179_s3
10.059
11.091
i_tm1638/counter_16_s0
11.091
=====
SETUP
30.025
11.443
41.467
CLK_ibuf
0.000
4.230
i_tm1638/counter_13_s0
4.474
4.932
i_tm1638/n128_s81
6.084
7.110
i_tm1638/n128_s79
7.529
8.628
i_tm1638/instruction_step_5_s3
9.438
10.063
i_tm1638/instruction_step_5_s2
10.482
11.107
i_tm1638/instruction_step_5_s0
11.443
=====
SETUP
30.089
11.378
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n212_s5
6.264
7.325
i_tm1638/n212_s2
7.750
8.375
i_tm1638/n213_s1
8.796
9.857
i_tm1638/keys_0_s0
11.378
=====
SETUP
30.116
10.994
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n212_s5
6.264
7.363
i_tm1638/sio_stb_s6
7.859
8.891
i_tm1638/n182_s3
9.895
10.994
i_tm1638/counter_13_s0
10.994
=====
SETUP
30.116
10.994
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n212_s5
6.264
7.363
i_tm1638/sio_stb_s6
7.859
8.891
i_tm1638/n178_s3
9.895
10.994
i_tm1638/counter_17_s0
10.994
=====
SETUP
30.116
10.994
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n212_s5
6.264
7.363
i_tm1638/sio_stb_s6
7.859
8.891
i_tm1638/n176_s3
9.895
10.994
i_tm1638/counter_19_s0
10.994
=====
SETUP
30.154
11.313
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_0_s3
4.474
4.932
i_tm1638/tm1638_sio/sclk_d_4_s6
5.363
6.395
i_tm1638/tm1638_sio/ctr_d_2_s6
7.711
8.533
i_tm1638/tm1638_sio/data_out_d_4_s6
8.538
9.360
i_tm1638/tm1638_sio/data_out_d_4_s7
10.175
10.977
i_tm1638/tm1638_sio/data_out_q_0_s0
11.313
=====
HOLD
0.563
3.887
3.323
CLK_ibuf
0.000
3.126
i_reset_on_power_up/rst_r_s1
3.311
3.644
i_tm1638/reset_syn1_s0
3.887
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_microphone/ws_s2
3.311
3.644
i_microphone/n44_s3
3.647
4.019
i_microphone/ws_s2
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/ctr_q_2_s0
3.311
3.644
i_tm1638/tm1638_sio/n60_s0
3.647
4.019
i_tm1638/tm1638_sio/ctr_q_2_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm_latch_s0
3.311
3.644
i_tm1638/n204_s10
3.647
4.019
i_tm1638/tm_latch_s0
4.019
=====
HOLD
0.708
0.892
0.185
i_lcd/H_PixelCount_3_s0
0.185
0.518
i_lcd/n110_s2
0.520
0.892
i_lcd/H_PixelCount_3_s0
0.892
=====
HOLD
0.708
0.892
0.185
i_lcd/H_PixelCount_15_s0
0.185
0.518
i_lcd/n98_s2
0.520
0.892
i_lcd/H_PixelCount_15_s0
0.892
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_microphone/cnt_0_s0
3.311
3.644
i_microphone/n16_s2
3.648
4.020
i_microphone/cnt_0_s0
4.020
=====
HOLD
0.709
0.893
0.185
i_lcd/V_PixelCount_1_s1
0.185
0.518
i_lcd/n64_s1
0.521
0.893
i_lcd/V_PixelCount_1_s1
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/V_PixelCount_5_s1
0.185
0.518
i_lcd/n60_s3
0.521
0.893
i_lcd/V_PixelCount_5_s1
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/V_PixelCount_11_s1
0.185
0.518
i_lcd/n54_s1
0.521
0.893
i_lcd/V_PixelCount_11_s1
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/V_PixelCount_13_s1
0.185
0.518
i_lcd/n52_s1
0.521
0.893
i_lcd/V_PixelCount_13_s1
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/H_PixelCount_0_s0
0.185
0.518
i_lcd/n113_s3
0.521
0.893
i_lcd/H_PixelCount_0_s0
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/H_PixelCount_6_s0
0.185
0.518
i_lcd/n107_s2
0.521
0.893
i_lcd/H_PixelCount_6_s0
0.893
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_1_s0
3.311
3.644
i_tm1638/n194_s3
3.648
4.020
i_tm1638/counter_1_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_2_s0
3.311
3.644
i_tm1638/n193_s5
3.648
4.020
i_tm1638/counter_2_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_5_s0
3.311
3.644
i_tm1638/n190_s5
3.648
4.020
i_tm1638/counter_5_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_6_s0
3.311
3.644
i_tm1638/n189_s3
3.648
4.020
i_tm1638/counter_6_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_15_s0
3.311
3.644
i_tm1638/n180_s3
3.648
4.020
i_tm1638/counter_15_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_17_s0
3.311
3.644
i_tm1638/n178_s3
3.648
4.020
i_tm1638/counter_17_s0
4.020
=====
HOLD
0.710
0.895
0.185
i_lcd/V_PixelCount_2_s1
0.185
0.518
i_lcd/n63_s1
0.523
0.895
i_lcd/V_PixelCount_2_s1
0.895
=====
HOLD
0.710
0.895
0.185
i_lcd/V_PixelCount_4_s1
0.185
0.518
i_lcd/n61_s1
0.523
0.895
i_lcd/V_PixelCount_4_s1
0.895
=====
HOLD
0.710
0.895
0.185
i_lcd/H_PixelCount_10_s0
0.185
0.518
i_lcd/n103_s2
0.523
0.895
i_lcd/H_PixelCount_10_s0
0.895
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/sclk_q_1_s3
3.311
3.644
i_tm1638/tm1638_sio/sclk_d_1_s8
3.649
4.021
i_tm1638/tm1638_sio/sclk_q_1_s3
4.021
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_4_s0
3.311
3.644
i_tm1638/n191_s3
3.649
4.021
i_tm1638/counter_4_s0
4.021
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_10_s0
3.311
3.644
i_tm1638/n185_s3
3.649
4.021
i_tm1638/counter_10_s0
4.021
