<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `arch/src/x86_common/interrupt.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>interrupt.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../../normalize.css"><link rel="stylesheet" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../../ayu.css" disabled><link rel="stylesheet" href="../../../dark.css" disabled><link rel="stylesheet" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script><script defer src="../../../main.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../tartan_arch/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../../tartan_arch/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../tartan_arch/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
</pre><pre class="rust"><code><span class="doccomment">//! Support for managing interrupts.

</span><span class="kw">use </span><span class="kw">crate</span>::model_specific_register_access;
<span class="kw">use </span>core::arch::asm;
<span class="kw">use </span>tartan_bitfield::bitfield;
<span class="kw">use </span>tartan_c_enum::c_enum;

<span class="attribute">#[cfg(doc)]
</span><span class="kw">use </span><span class="kw">super</span>::FlagRegister;


<span class="macro">c_enum! </span>{
    <span class="doccomment">/// An interrupt/exception number.
    </span><span class="kw">pub enum </span>InterruptVector(u8) {
        <span class="doccomment">/// `#DE`: Division by zero or overflow in division.
        </span>DivideError = <span class="number">0</span>,
        <span class="doccomment">/// `#DB`: Breakpoints or other debugging-related traps/faults.
        </span>DebugException = <span class="number">1</span>,
        <span class="doccomment">/// `NMI`: Severe external interrupt that cannot be ignored.
        </span>NonMaskable = <span class="number">2</span>,
        <span class="doccomment">/// `#BP`: Breakpoint via `INT3` instruction.
        </span>Breakpoint = <span class="number">3</span>,
        <span class="doccomment">/// `#OF`: Overflow condition was detected with `INTO` instruction.
        </span>Overflow = <span class="number">4</span>,
        <span class="doccomment">/// `#BR`: Out-of-bounds index detected with `BOUND` instruction.
        </span>Bound = <span class="number">5</span>,
        <span class="doccomment">/// `#UD`: Unrecognized or reserved instruction opcode.
        </span>InvalidOpcode = <span class="number">6</span>,
        <span class="doccomment">/// `#NM`: Tried to execute FPU instruction with no coprocessor present.
        </span>DeviceNotAvailable = <span class="number">7</span>,
        <span class="doccomment">/// `#DF`: A fault was triggered while handling another interrupt.
        </span>DoubleFault = <span class="number">8</span>,
        <span class="doccomment">/// `#TS`: An error was found in the TSS while task switching.
        </span>InvalidTaskSegment = <span class="number">10</span>,
        <span class="doccomment">/// `#NP`: Tried to use a segment without a descriptor defined. Does not apply to
        /// the stack segment, which has its [own exception](Self::SegmentNotPresent).
        </span>SegmentNotPresent = <span class="number">11</span>,
        <span class="doccomment">/// `#SS`: The stack overflowed its segment or the segment was invalid.
        </span>StackFault = <span class="number">12</span>,
        <span class="doccomment">/// `#GP`: Memory protection or other miscellaneous error.
        </span>ProtectionFault = <span class="number">13</span>,
        <span class="doccomment">/// `#PF`: Tried to load a page that was not present, or used a page in a way that
        /// was not allowed by its attributes.
        </span>PageFault = <span class="number">14</span>,
        <span class="doccomment">/// `#MF`: Unmasked floating-point error that was *not* part of a SIMD operation.
        </span>FloatingPointError = <span class="number">16</span>,
        <span class="doccomment">/// `#AC`: Improperly aligned memory access in user mode while alignment checks
        /// were enabled.
        ///
        /// See [`FlagRegister::alignment_check_or_access_control`].
        </span>AlignmentCheck = <span class="number">17</span>,
        <span class="doccomment">/// `#MC`: Internal processor/bus error.
        </span>MachineCheck = <span class="number">18</span>,
        <span class="doccomment">/// `#XM`: Unmasked floating-point error during SIMD operation.
        </span>SIMDFloatingPointError = <span class="number">19</span>,
        <span class="doccomment">/// `#VE`: Improper use of virtualization extensions.
        ///
        /// See [`ControlRegister4::virtual_machine_extensions`].
        </span>VirtualizationException = <span class="number">20</span>,
        <span class="doccomment">/// `#CP`: Improper branching detected by control-flow guard.
        ///
        /// See [`ControlRegister4::control_flow_enforcement`].
        </span>ControlProtectionException = <span class="number">21</span>,
    }
}

<span class="kw">impl </span>InterruptVector {
    <span class="doccomment">/// Minimum user-defined interrupt vector.
    </span><span class="kw">const </span>MIN_USER: InterruptVector = InterruptVector(<span class="number">32</span>);

    <span class="doccomment">/// Indicates that this is interrupt vector is reserved by the system.
    </span><span class="kw">pub fn </span>reserved(<span class="self">self</span>) -&gt; bool {
        <span class="self">self </span>&lt; <span class="self">Self</span>::MIN_USER
    }
}


<span class="doccomment">/// `IDTR`: Contains the memory range of the interrupt descriptor table.
</span><span class="attribute">#[repr(C, packed)]
#[derive(Debug, Default, Clone, Copy, PartialEq, Eq)]
#[allow(clippy::module_name_repetitions)]
</span><span class="kw">pub struct </span>InterruptDescriptorTableRegister {
    <span class="doccomment">/// The inclusive maximum address offset (i.e., size - 1) of the descriptor table.
    </span><span class="kw">pub </span>limit: u16,
    <span class="doccomment">/// Base address of the descriptor table.
    </span><span class="kw">pub </span>address: usize,
}

<span class="kw">impl </span>InterruptDescriptorTableRegister {
    <span class="doccomment">/// Retrieve the current value of this register
    </span><span class="kw">pub fn </span>get() -&gt; <span class="self">Self </span>{
        <span class="kw">let </span><span class="kw-2">mut </span>value = <span class="self">Self</span>::default();
        <span class="kw">unsafe </span>{
            <span class="macro">asm!</span>(
                <span class="string">&quot;sidt [{0}]&quot;</span>,
                <span class="kw">in</span>(reg) <span class="kw-2">&amp;mut </span>value,
            );
        }
        value
    }

    <span class="doccomment">/// Update the register to the given value.
    ///
    /// # Safety
    /// This register can have fundamental affects on how programs execute.
    </span><span class="kw">pub unsafe fn </span>set(value: <span class="kw-2">&amp;</span><span class="self">Self</span>) {
        <span class="macro">asm!</span>(
            <span class="string">&quot;lidt [{0}]&quot;</span>,
            <span class="kw">in</span>(reg) value,
        );
    }
}


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// `IA32_APIC_BASE`: A model-specific register that allows relocating an advanced
    /// programmable interrupt controller (APIC)&#39;s control structure.
    ///
    /// See Intel ISA volume 2 §10.4.3–10.4.4.
    </span><span class="kw">pub struct </span>APICBaseRegister(u64) {
        <span class="doccomment">/// Can be cleared to disable the APIC. However, it cannot be re-enabled once
        /// disabled with this mechanism.
        </span>[<span class="number">11</span>] <span class="kw">pub </span>enabled,
        <span class="doccomment">/// Enable the APIC&#39;s
        </span>[<span class="number">10</span>] <span class="kw">pub </span>x2_interface,
        <span class="doccomment">/// Indicates that this core was designated as the bootstrap processor for
        /// single-threaded operation on startup.
        </span>[<span class="number">8</span>] <span class="kw">pub </span>bootstrap_processor,
    }
}

<span class="kw">impl </span>APICBaseRegister {
    <span class="doccomment">/// The default APIC base address when the processor is reset.
    </span><span class="kw">pub const </span>DEFAULT_ADDRESS: usize = <span class="number">0xfee0_0000</span>;
    <span class="kw">const </span>ADDRESS_MASK: u64 = <span class="number">0xffff_ffff_ffff_f000</span>;

    <span class="doccomment">/// Base address of the APIC&#39;s registers.
    </span><span class="kw">pub fn </span>address(<span class="self">self</span>) -&gt; usize {
        <span class="attribute">#![allow(clippy::cast_possible_truncation)]
        </span>(<span class="self">self</span>.<span class="number">0 </span>&amp; <span class="self">Self</span>::ADDRESS_MASK) <span class="kw">as </span>usize
    }

    <span class="doccomment">/// Update the base address of the APIC&#39;s registers.
    </span><span class="kw">pub fn </span>set_address(<span class="kw-2">&amp;mut </span><span class="self">self</span>, address: usize) {
        <span class="self">self</span>.<span class="number">0 </span>&amp;= !<span class="self">Self</span>::ADDRESS_MASK;
        <span class="self">self</span>.<span class="number">0 </span>|= <span class="self">Self</span>::ADDRESS_MASK &amp; address <span class="kw">as </span>u64;
    }
}

<span class="macro">model_specific_register_access!</span>(APICBaseRegister, <span class="number">0x1b</span>);
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="tartan_arch" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.65.0-nightly (95a992a68 2022-09-16)" ></div></body></html>