0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/adder_centroid/sim/adder_centroid.vhd,1714644002,vhdl,,,,adder_centroid,,,,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v,1715674871,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0/src/divider_32_20.v,,delayLineBRAM,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v,1714472800,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/register_delay.v,,divider_32_20_0,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0/src/divider_32_20.v,1714472800,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v,,divider_32_20,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd,1714472800,vhdl,,,,mult_32_20_lm,,,,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr_0.v,1714236513,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/accumulator.v,,rgb2ycbcr_0,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/add_1/sim/add_1.vhd,1714306865,vhdl,,,,add_1,,,,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/sim/mult_gen_0.vhd,1714306865,vhdl,,,,mult_gen_0,,,,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/register_delay.v,1714402774,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v,,,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v,1714402774,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr_0.v,,rgb2ycbcr,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v,1715682093,verilog,,,,tb_hdmi,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/Downloads/centroid.v,1714923551,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/new/counter_n.v,,centroid,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v,1715674248,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_in.v,,delayLinieBRAM_WP,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/Downloads/vp.v,1715681251,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v,,vp,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/new/counter_n.v,1714403186,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v,,counter_n,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/new/register.v,1714644029,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/new/register_delay.v,,register_clk,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/new/register_delay.v,1711122660,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v,,register;register_delay,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_in.v,1714642225,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_out.v,,hdmi_in,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_out.v,1712400540,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v,,hdmi_out,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/accumulator.v,1714644034,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/binarization.v,,accumulator,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/binarization.v,1714642308,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/Downloads/centroid.v,,binarization,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v,1715687588,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/new/register.v,,median5x5,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v,1714478220,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/Downloads/vp.v,,vis_centroid,,,../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6,,,,,
