Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  9 09:56:28 2025
| Host         : DESKTOP-227SA2M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s50
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   218 |
|    Minimum number of control sets                        |   218 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   583 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   218 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |    25 |
| >= 6 to < 8        |    67 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |    73 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1223 |          398 |
| No           | No                    | Yes                    |             228 |           95 |
| No           | Yes                   | No                     |             347 |          154 |
| Yes          | No                    | No                     |             696 |          231 |
| Yes          | No                    | Yes                    |             137 |           37 |
| Yes          | Yes                   | No                     |             826 |          310 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_wiz/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_wiz/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_wiz/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_wiz/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deal_count[3]_i_1_n_0                                                                                                                                                                                                               | rst_sync/reset                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/comparator/idx[4]_i_1_n_0                                                                                                                                                                                                           | rst_sync/reset                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/FSM_sequential_state_reg[1]_2[0]                                                                                                                                                                                  | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/FSM_sequential_state_reg[1]_9[0]                                                                                                                                                                                  | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/E[0]                                                                                                                                                                                                              | rst_sync/reset                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/FSM_sequential_state_reg[1]_6[0]                                                                                                                                                                                  | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/FSM_sequential_state_reg[1]_7[0]                                                                                                                                                                                  | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/FSM_sequential_state_reg[1]_8[0]                                                                                                                                                                                  | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/FSM_sequential_state_reg[1][0]                                                                                                                                                                                    | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/FSM_sequential_state_reg[1]_4[0]                                                                                                                                                                                  | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                                  | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                                  | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/FSM_sequential_state_reg[1]_5[0]                                                                                                                                                                                  | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/top_card_idx                                                                                                                                                                                                                   | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[0][0]                                                                                                                                                                                            | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[0]_10[0]                                                                                                                                                                                         | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[0]_4[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[0]_1[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[0]_5[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[0]_6[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[0]_9[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[1]_1[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[1]_4[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[0]_11[0]                                                                                                                                                                                         | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[1]_5[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[1]_6[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[1]_2[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[1]_7[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[1]_8[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[0]_7[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[1]_9[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[2][0]                                                                                                                                                                                            | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[0]_8[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[1][0]                                                                                                                                                                                            | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[1]_0[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[1]_3[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[0]_0[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[0]_2[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[0]_3[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[5]_1[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[3][0]                                                                                                                                                                                            | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[2]_4[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                5 |              6 |         1.20 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[5]_0[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[2]_2[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[2]_3[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[3]_1[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[2]_1[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[3]_0[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[3]_2[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[3]_3[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[4][0]                                                                                                                                                                                            | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[5][0]                                                                                                                                                                                            | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[2]_0[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/top_card_idx_reg[5]_2[0]                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/flop_cards_reg[1][rank]0                                                                                                                                                                                                            | rst_sync/reset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/flop_cards_reg[0][rank]0                                                                                                                                                                                                            | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/rand_num_gen/FSM_sequential_state_reg[1]_3[0]                                                                                                                                                                                  | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/input_cards_reg[0][rank]0                                                                                                                                                                                                           | rst_sync/reset                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/input_cards_reg[1][rank]0                                                                                                                                                                                                           | rst_sync/reset                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/river_card_reg[rank]0                                                                                                                                                                                                               | rst_sync/reset                                                                                                                                                                                                                          |                5 |              6 |         1.20 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/turn_card_reg[rank]0                                                                                                                                                                                                                | rst_sync/reset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/flop_cards_reg[2][rank]0                                                                                                                                                                                                            | rst_sync/reset                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                              |                1 |              6 |         6.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                               |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/player1/stack1_in                                                                                                                                                                                                                   | poker_game/round_fsm/player1/stack[10]                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  clk_wiz/inst/clk_out1                  | vga/vc                                                                                                                                                                                                                                                   | rst_sync/reset                                                                                                                                                                                                                          |                8 |             10 |         1.25 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/player2/stack[10]_i_2__0_n_0                                                                                                                                                                                                        | poker_game/round_fsm/player2/stack[10]                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/bb_invested_chips[10]_i_1_n_0                                                                                                                                                                                                       | rst_sync/reset                                                                                                                                                                                                                          |                6 |             11 |         1.83 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/deck/E[0]                                                                                                                                                                                                                           | rst_sync/reset                                                                                                                                                                                                                          |                9 |             11 |         1.22 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/min_bet_or_raise[10]_i_1_n_0                                                                                                                                                                                                        | rst_sync/reset                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/sb_invested_chips[10]_i_1_n_0                                                                                                                                                                                                       | rst_sync/reset                                                                                                                                                                                                                          |                6 |             11 |         1.83 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/pot_size[10]_i_1_n_0                                                                                                                                                                                                                | rst_sync/reset                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  clk_wiz/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                5 |             12 |         2.40 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/player1/hole_cards                                                                                                                                                                                                                  | rst_sync/reset                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             12 |         3.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/player2/hole_cards[0][rank][3]_i_1__0_n_0                                                                                                                                                                                           | rst_sync/reset                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             15 |         3.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                  |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |         2.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  clk_wiz/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG                          | button_sync[2]/counter[0]_i_2__0_n_0                                                                                                                                                                                                                     | button_sync[2]/counter[0]_i_1__0_n_0                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | button_sync[3]/counter[0]_i_2_n_0                                                                                                                                                                                                                        | button_sync[3]/counter[0]_i_1_n_0                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | button_sync[1]/counter[0]_i_2__1_n_0                                                                                                                                                                                                                     | button_sync[1]/counter[0]_i_1__1_n_0                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | button_sync[0]/counter[0]_i_2__2_n_0                                                                                                                                                                                                                     | button_sync[0]/counter[0]_i_1__2_n_0                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_wiz/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_wiz/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/comparator/eval2/E[0]                                                                                                                                                                                                               | rst_sync/reset                                                                                                                                                                                                                          |                4 |             20 |         5.00 |
|  clk_wiz/inst/clk_out1                  | poker_game/round_fsm/comparator/eval1/E[0]                                                                                                                                                                                                               | rst_sync/reset                                                                                                                                                                                                                          |                5 |             20 |         4.00 |
|  clk_wiz/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  clk_wiz/inst/clk_out1                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               11 |             34 |         3.09 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             39 |         2.79 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               19 |             41 |         2.16 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | vga_to_hdmi/inst/encr/AR[0]                                                                                                                                                                                                             |               19 |             42 |         2.21 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |             45 |         1.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             63 |         2.17 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               28 |             66 |         2.36 |
|  clk_wiz/inst/clk_out1                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          | rst_sync/reset                                                                                                                                                                                                                          |               76 |            112 |         1.47 |
|  clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              348 |           1172 |         3.37 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


