Time resolution is 1 ps
Test Case 1: Enable off
Actual AND_A_B: zzzzzzzZ
Actual OR_A_B: zzzzzzzZ
Actual XOR_A_B: zzzzzzzZ
Actual NOT_A: zzzzzzzZ
Actual NOT_B: zzzzzzzZ
Error: Assertion Failed: AND_A_B != 'z' when en = 0
Time: 10 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 37
Error: Assertion Failed: OR_A_B != 'z' when en = 0
Time: 10 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 38
Error: Assertion Failed: XOR_A_B != 'z' when en = 0
Time: 10 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 39
Error: Assertion Failed: NOT_A != 'z' when en = 0
Time: 10 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 40
Error: Assertion Failed: NOT_B != 'z' when en = 0
Time: 10 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 41
Test Case 2: Enable on, A = 32'hFFFFFFFF, B = 32'h00000000
Actual AND_A_B: zzzzzzzZ
Actual OR_A_B: zzzzzzzZ
Actual XOR_A_B: zzzzzzzZ
Actual NOT_A: zzzzzzzZ
Actual NOT_B: zzzzzzzZ
Error: Assertion Failed: AND_A_B incorrect
Time: 20 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 52
Error: Assertion Failed: OR_A_B incorrect
Time: 20 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 53
Error: Assertion Failed: XOR_A_B incorrect
Time: 20 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 54
Error: Assertion Failed: NOT_A incorrect
Time: 20 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 55
Error: Assertion Failed: NOT_B incorrect
Time: 20 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 56
Test Case 3: A = 32'hA5A5A5A5, B = 32'h5A5A5A5A
Actual AND_A_B: zzzzzzzZ
Actual OR_A_B: zzzzzzzZ
Actual XOR_A_B: zzzzzzzZ
Actual NOT_A: zzzzzzzZ
Actual NOT_B: zzzzzzzZ
Error: Assertion Failed: AND_A_B incorrect
Time: 30 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 68
Error: Assertion Failed: OR_A_B incorrect
Time: 30 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 69
Error: Assertion Failed: XOR_A_B incorrect
Time: 30 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 70
Error: Assertion Failed: NOT_A incorrect
Time: 30 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 71
Error: Assertion Failed: NOT_B incorrect
Time: 30 ns  Iteration: 0  Process: /tb_N_bit_logical/Initial24_1  Scope: tb_N_bit_logical  File: /home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv Line: 72
All tests passed.
$stop called at time : 30 ns : File "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv" Line 75
