<stg><name>conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4></name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln404" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="17" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
codeRepl:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3540, i64 3540, i64 3540)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:3  br label %.preheader.i.0

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.0:1  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.0:2  %tmp_V_130 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_130"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.0:3  %tmp_V_131 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_131"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="25" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.0:4  %tmp_V_132 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_132"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="26" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.i.0:5  %tmpdata_V = call i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32(i32 %tmp_V_132, i32 %tmp_V_131, i32 %tmp_V_130, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name="tmpdata_V"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3200" op_0_bw="3200">
<![CDATA[
.preheader.i.0:6  %layer_in_V_21_load = load i3200* @layer_in_V_21, align 16

]]></Node>
<StgValue><ssdm name="layer_in_V_21_load"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3200" op_0_bw="3200" op_1_bw="128" op_2_bw="3200" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
.preheader.i.0:7  %call_ret = call fastcc i3200 @"cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config4>"(i128 %tmpdata_V, i3200 %layer_in_V_21_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="29" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader.i.0:0  %i_0_i18 = phi i12 [ 0, %codeRepl ], [ %i, %5 ]

]]></Node>
<StgValue><ssdm name="i_0_i18"/></StgValue>
</operation>

<operation id="30" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3200" op_0_bw="3200" op_1_bw="128" op_2_bw="3200" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
.preheader.i.0:7  %call_ret = call fastcc i3200 @"cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config4>"(i128 %tmpdata_V, i3200 %layer_in_V_21_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="31" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="3200" op_1_bw="3200" op_2_bw="3200">
<![CDATA[
.preheader.i.0:8  store i3200 %call_ret, i3200* @layer_in_V_21, align 16

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
.preheader.i.0:9  %sX_9_load = load i32* @sX_9, align 4

]]></Node>
<StgValue><ssdm name="sX_9_load"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.0:10  %icmp_ln215 = icmp eq i32 %sX_9_load, 4

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
.preheader.i.0:11  %sY_9_load = load i32* @sY_9, align 4

]]></Node>
<StgValue><ssdm name="sY_9_load"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.0:12  %icmp_ln215_4 = icmp eq i32 %sY_9_load, 4

]]></Node>
<StgValue><ssdm name="icmp_ln215_4"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
.preheader.i.0:13  %pY_9_load = load i32* @pY_9, align 4

]]></Node>
<StgValue><ssdm name="pY_9_load"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i.0:14  %tmp_31 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %pY_9_load, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.i.0:15  %icmp_ln215_5 = icmp sgt i30 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_5"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
.preheader.i.0:16  %pX_9_load = load i32* @pX_9, align 4

]]></Node>
<StgValue><ssdm name="pX_9_load"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i.0:17  %tmp_32 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %pX_9_load, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.i.0:18  %icmp_ln215_6 = icmp sgt i30 %tmp_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215_6"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.0:19  %and_ln215 = and i1 %icmp_ln215, %icmp_ln215_4

]]></Node>
<StgValue><ssdm name="and_ln215"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.0:20  %and_ln215_3 = and i1 %icmp_ln215_5, %icmp_ln215_6

]]></Node>
<StgValue><ssdm name="and_ln215_3"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.0:21  %and_ln215_4 = and i1 %and_ln215_3, %and_ln215

]]></Node>
<StgValue><ssdm name="and_ln215_4"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.i.0:22  %i = add i12 %i_0_i18, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.0:23  br i1 %and_ln215_4, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin", label %._crit_edge52.i

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin:0  %rbegin57_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([137 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_1) nounwind

]]></Node>
<StgValue><ssdm name="rbegin57_i"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin:1  br label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:0  %ir1_0_i_i_i17 = phi i10 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %ir, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="ir1_0_i_i_i17"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:1  %tmp_V_13316 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_133, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_V_13316"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:2  %tmp_V_13414 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_134, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_V_13414"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:3  %tmp_V_13512 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_135, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_V_13512"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:4  %tmp_V_13610 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_136, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_V_13610"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:5  %tmp_V_1378 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_137, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_V_1378"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:6  %tmp_V_1386 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_138, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_V_1386"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:7  %tmp_V_1394 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_139, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_V_1394"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:8  %tmp_V_1402 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_140, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_V_1402"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:9  %phi_mul = phi i20 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %add_ln411, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:10  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln404"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:11  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop_begin:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln405"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop_begin:13  %add_ln411 = add i20 %phi_mul, 1311

]]></Node>
<StgValue><ssdm name="add_ln411"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop_begin:14  %trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %phi_mul, i32 17, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
ReuseLoop_begin:15  %acc_0_V = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %tmp_V_13316, i32 %tmp_V_13414, i32 %tmp_V_13512, i32 %tmp_V_13610, i32 %tmp_V_1378, i32 %tmp_V_1386, i32 %tmp_V_1394, i32 %tmp_V_1402, i3 %trunc_ln)

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
ReuseLoop_begin:16  %ir = add i10 %ir1_0_i_i_i17, 1

]]></Node>
<StgValue><ssdm name="ir"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
ReuseLoop_begin:17  switch i3 %trunc_ln, label %branch7 [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln422"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch6:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch5:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch4:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch3:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch2:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch1:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch7:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
ReuseLoop_end:0  %tmp_V_140 = phi i32 [ %acc_0_V, %branch7 ], [ %tmp_V_1402, %branch6 ], [ %tmp_V_1402, %branch5 ], [ %tmp_V_1402, %branch4 ], [ %tmp_V_1402, %branch3 ], [ %tmp_V_1402, %branch2 ], [ %tmp_V_1402, %branch1 ], [ %tmp_V_1402, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="tmp_V_140"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
ReuseLoop_end:1  %tmp_V_139 = phi i32 [ %tmp_V_1394, %branch7 ], [ %acc_0_V, %branch6 ], [ %tmp_V_1394, %branch5 ], [ %tmp_V_1394, %branch4 ], [ %tmp_V_1394, %branch3 ], [ %tmp_V_1394, %branch2 ], [ %tmp_V_1394, %branch1 ], [ %tmp_V_1394, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="tmp_V_139"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
ReuseLoop_end:2  %tmp_V_138 = phi i32 [ %tmp_V_1386, %branch7 ], [ %tmp_V_1386, %branch6 ], [ %acc_0_V, %branch5 ], [ %tmp_V_1386, %branch4 ], [ %tmp_V_1386, %branch3 ], [ %tmp_V_1386, %branch2 ], [ %tmp_V_1386, %branch1 ], [ %tmp_V_1386, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="tmp_V_138"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
ReuseLoop_end:3  %tmp_V_137 = phi i32 [ %tmp_V_1378, %branch7 ], [ %tmp_V_1378, %branch6 ], [ %tmp_V_1378, %branch5 ], [ %acc_0_V, %branch4 ], [ %tmp_V_1378, %branch3 ], [ %tmp_V_1378, %branch2 ], [ %tmp_V_1378, %branch1 ], [ %tmp_V_1378, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="tmp_V_137"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
ReuseLoop_end:4  %tmp_V_136 = phi i32 [ %tmp_V_13610, %branch7 ], [ %tmp_V_13610, %branch6 ], [ %tmp_V_13610, %branch5 ], [ %tmp_V_13610, %branch4 ], [ %acc_0_V, %branch3 ], [ %tmp_V_13610, %branch2 ], [ %tmp_V_13610, %branch1 ], [ %tmp_V_13610, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="tmp_V_136"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
ReuseLoop_end:5  %tmp_V_135 = phi i32 [ %tmp_V_13512, %branch7 ], [ %tmp_V_13512, %branch6 ], [ %tmp_V_13512, %branch5 ], [ %tmp_V_13512, %branch4 ], [ %tmp_V_13512, %branch3 ], [ %acc_0_V, %branch2 ], [ %tmp_V_13512, %branch1 ], [ %tmp_V_13512, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="tmp_V_135"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
ReuseLoop_end:6  %tmp_V_134 = phi i32 [ %tmp_V_13414, %branch7 ], [ %tmp_V_13414, %branch6 ], [ %tmp_V_13414, %branch5 ], [ %tmp_V_13414, %branch4 ], [ %tmp_V_13414, %branch3 ], [ %tmp_V_13414, %branch2 ], [ %acc_0_V, %branch1 ], [ %tmp_V_13414, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="tmp_V_134"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
ReuseLoop_end:7  %tmp_V_133 = phi i32 [ %tmp_V_13316, %branch7 ], [ %tmp_V_13316, %branch6 ], [ %tmp_V_13316, %branch5 ], [ %tmp_V_13316, %branch4 ], [ %tmp_V_13316, %branch3 ], [ %tmp_V_13316, %branch2 ], [ %tmp_V_13316, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="tmp_V_133"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop_end:8  %empty_270 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str110, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
ReuseLoop_end:9  %icmp_ln404 = icmp eq i10 %ir1_0_i_i_i17, -225

]]></Node>
<StgValue><ssdm name="icmp_ln404"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop_end:10  %empty_271 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop_end:11  br i1 %icmp_ln404, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_end", label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_end:1  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_133)

]]></Node>
<StgValue><ssdm name="write_ln229"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="87" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_end:2  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_134)

]]></Node>
<StgValue><ssdm name="write_ln229"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="88" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_end:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_135)

]]></Node>
<StgValue><ssdm name="write_ln229"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="89" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_end:4  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_136)

]]></Node>
<StgValue><ssdm name="write_ln229"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_end:5  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_137)

]]></Node>
<StgValue><ssdm name="write_ln229"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="91" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_end:6  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_138)

]]></Node>
<StgValue><ssdm name="write_ln229"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="92" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_end:7  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_139)

]]></Node>
<StgValue><ssdm name="write_ln229"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="93" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_end:0  %rend58_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([137 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_1, i32 %rbegin57_i) nounwind

]]></Node>
<StgValue><ssdm name="rend58_i"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_end:8  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_140)

]]></Node>
<StgValue><ssdm name="write_ln229"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln215_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_end:9  br label %._crit_edge52.i

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge52.i:0  %icmp_ln237 = icmp eq i32 %pX_9_load, 58

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge52.i:1  br i1 %icmp_ln237, label %0, label %4

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln250 = add nsw i32 %pX_9_load, 1

]]></Node>
<StgValue><ssdm name="add_ln250"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln250, i32* @pX_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln252 = add i32 %sX_9_load, 1

]]></Node>
<StgValue><ssdm name="add_ln252"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln252 = select i1 %icmp_ln215, i32 4, i32 %add_ln252

]]></Node>
<StgValue><ssdm name="select_ln252"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln241 = icmp eq i32 %pY_9_load, 59

]]></Node>
<StgValue><ssdm name="icmp_ln241"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln241, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln245 = add nsw i32 %pY_9_load, 1

]]></Node>
<StgValue><ssdm name="add_ln245"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln245, i32* @pY_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln215_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln247 = add i32 %sY_9_load, 1

]]></Node>
<StgValue><ssdm name="add_ln247"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln247 = select i1 %icmp_ln215_4, i32 4, i32 %add_ln247

]]></Node>
<StgValue><ssdm name="select_ln247"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln252, i32* @sX_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i = phi i32 [ %select_ln247, %2 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i, i32* @sY_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="117" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %icmp_ln206 = icmp eq i12 %i_0_i18, -557

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_272 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3540, i64 3540, i64 3540)

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln206, label %"conv_2d_large_cl_nopad_pad_me<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config4>.exit", label %.preheader.i.0

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0">
<![CDATA[
conv_2d_large_cl_nopad_pad_me<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config4>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln273"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
