Assembler report for dds_and_nios_lab
Fri Jun 21 21:18:45 2024
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Fri Jun 21 21:18:45 2024 ;
; Revision Name         ; dds_and_nios_lab                      ;
; Top-level Entity Name ; dds_and_nios_lab                      ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA5F31C6                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+-------------------------------------------------------+
; Assembler Encrypted IP Cores Summary                  ;
+--------+-------------------------------+--------------+
; Vendor ; IP Core Name                  ; License Type ;
+--------+-------------------------------+--------------+
; Altera ; Nios II Processor (6AF7 00A2) ; Unlicensed   ;
; Altera ; Signal Tap (6AF7 BCE1)        ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC)        ; Licensed     ;
+--------+-------------------------------+--------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Fri Jun 21 21:18:38 2024
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (115003): Can't generate programming files for your current project because you do not have a valid license for the following IP core or cores.
    Warning (115005): Unlicensed IP: "Nios II Processor(6AF7 00A2)"
    Warning (115004): Unlicensed encrypted design file: "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB5/Nios_Qsys/rtl/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v"
Info: Quartus Prime Assembler was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4944 megabytes
    Info: Processing ended: Fri Jun 21 21:18:45 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


