;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN -3, #-92
	JMN -3, #-92
	SPL -1
	SPL -1
	JMP 0, #1
	SPL -1, 300
	SPL -1, 300
	SLT 10, 0
	CMP 100, 200
	SPL 0, <402
	MOV @-127, 100
	SPL 0, <402
	SUB 0, -5
	MOV @-127, 100
	JMP 81, 709
	SUB -207, <-126
	SLT 10, 0
	SUB 81, 709
	MOV @-127, 100
	SUB -207, <-126
	JMN -1, 0
	SLT 10, 0
	DJN 0, 900
	SUB 0, -0
	CMP 0, -600
	SUB #800, 430
	DJN -7, @-20
	SUB @10, @2
	JMP <127, 106
	SUB 81, 709
	ADD #113, 108
	SUB 100, 200
	SUB @10, @2
	SUB 0, 900
	MOV 10, 0
	DJN 0, 900
	MOV 10, 0
	CMP @127, 106
	DJN 0, 900
	DJN 0, <402
	DJN 0, <402
	CMP -207, <-122
	DJN 0, <402
	SPL 0, <332
	SPL 0, <332
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -1
	JMN -1, 0
	SPL -1
