// Seed: 3003091776
module module_0 ();
  logic id_1;
  assign id_1 = -1;
  assign id_1 = -1'b0;
  assign id_1 = -1 - 1;
  assign id_1 = id_1 ? 1 : -1'b0 ? -1 - id_1 : -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd24
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire _id_2;
  inout reg id_1;
  logic id_9;
  logic [7:0] id_10;
  initial begin : LABEL_0
    $unsigned(72);
    ;
    if (-1) id_1 = id_3;
  end
  module_0 modCall_1 ();
endmodule
