Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\sjfre\Documents\FPGADesign\Lab Wk 7\System\Lab7.qsys" --block-symbol-file --output-directory="C:\Users\sjfre\Documents\FPGADesign\Lab Wk 7\System\Lab7" --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading System/Lab7.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module master_0
Progress: Adding pio_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab7.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Lab7.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\sjfre\Documents\FPGADesign\Lab Wk 7\System\Lab7.qsys" --synthesis=VERILOG --output-directory="C:\Users\sjfre\Documents\FPGADesign\Lab Wk 7\System\Lab7\synthesis" --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading System/Lab7.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module master_0
Progress: Adding pio_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Lab7.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Lab7.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Lab7: Generating Lab7 "Lab7" for QUARTUS_SYNTH
Info: master_0: "Lab7" instantiated altera_jtag_avalon_master "master_0"
Info: pio_0: Starting RTL generation for module 'Lab7_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_pio_0 --dir=C:/Users/sjfre/AppData/Local/Temp/alt8544_5672954680115276429.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/sjfre/AppData/Local/Temp/alt8544_5672954680115276429.dir/0002_pio_0_gen//Lab7_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'Lab7_pio_0'
Info: pio_0: "Lab7" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'Lab7_pio_1'
Info: pio_1:   Generation command is [exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_pio_1 --dir=C:/Users/sjfre/AppData/Local/Temp/alt8544_5672954680115276429.dir/0003_pio_1_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/sjfre/AppData/Local/Temp/alt8544_5672954680115276429.dir/0003_pio_1_gen//Lab7_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'Lab7_pio_1'
Info: pio_1: "Lab7" instantiated altera_avalon_pio "pio_1"
Info: pio_2: Starting RTL generation for module 'Lab7_pio_2'
Info: pio_2:   Generation command is [exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_pio_2 --dir=C:/Users/sjfre/AppData/Local/Temp/alt8544_5672954680115276429.dir/0004_pio_2_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/sjfre/AppData/Local/Temp/alt8544_5672954680115276429.dir/0004_pio_2_gen//Lab7_pio_2_component_configuration.pl  --do_build_sim=0  ]
Info: pio_2: Done RTL generation for module 'Lab7_pio_2'
Info: pio_2: "Lab7" instantiated altera_avalon_pio "pio_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Lab7" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "Lab7" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: pio_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pio_0_s1_translator"
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: pio_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pio_0_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: master_0_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_0_master_limiter"
Info: Reusing file C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/sjfre/Documents/FPGADesign/Lab Wk 7/System/Lab7/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Lab7: Done "Lab7" with 28 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
