v {xschem version=3.4.5 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
T {Error Amplifier} 1100 -100 0 0 0.4 0.4 {}
T {Beta Multiplier } 570 -100 0 0 0.4 0.4 {}
T {Start-up circuit} 150 -90 0 0 0.4 0.4 {}
T {Passgate} 1580 -100 0 0 0.4 0.4 {}
N 1060 -720 1280 -720 {
lab=VDD_IO}
N 1060 -720 1060 -690 {
lab=VDD_IO}
N 1280 -720 1280 -690 {
lab=VDD_IO}
N 1280 -660 1330 -660 {
lab=VDD_IO}
N 1240 -430 1280 -430 {
lab=vssa}
N 1150 -660 1240 -660 {
lab=#net1}
N 1130 -330 1280 -330 {
lab=#net2}
N 1150 -660 1150 -600 {
lab=#net1}
N 1100 -660 1150 -660 {
lab=#net1}
N 1060 -600 1150 -600 {
lab=#net1}
N 1060 -630 1060 -600 {
lab=#net1}
N 1130 -190 1190 -190 {
lab=vssa}
N 1130 -330 1130 -220 {
lab=#net2}
N 1060 -330 1130 -330 {
lab=#net2}
N 970 -430 1020 -430 {
lab=vdda}
N 1280 -530 1280 -460 {
lab=Verr}
N 1130 -160 1130 -110 {
lab=vssa}
N 990 -660 1060 -660 {
lab=VDD_IO}
N 1330 -720 1330 -660 {
lab=VDD_IO}
N 1240 -430 1240 -110 {
lab=vssa}
N 1060 -430 1240 -430 {
lab=vssa}
N 1190 -190 1190 -110 {
lab=vssa}
N 1060 -400 1060 -330 {
lab=#net2}
N 1280 -400 1280 -330 {
lab=#net2}
N 1060 -600 1060 -460 {
lab=#net1}
N 1190 -110 1240 -110 {
lab=vssa}
N 970 -430 970 -260 {
lab=vdda}
N 970 -260 1620 -260 {
lab=vdda}
N 1280 -720 1330 -720 {
lab=VDD_IO}
N 1320 -430 1370 -430 {
lab=Vref}
N 680 -280 700 -280 {
lab=vbn}
N 740 -250 740 -110 {
lab=vssa}
N 540 -280 560 -280 {
lab=vssa}
N 760 -280 760 -110 {
lab=vssa}
N 540 -280 540 -110 {
lab=vssa}
N 680 -330 680 -280 {
lab=vbn}
N 560 -510 630 -510 {
lab=vbp}
N 630 -560 630 -510 {
lab=vbp}
N 560 -250 560 -210 {
lab=#net3}
N 560 -150 560 -110 {
lab=vssa}
N 160 -320 160 -210 {
lab=vstart}
N 200 -180 460 -180 {
lab=vbn}
N 160 -570 180 -570 {
lab=VDD_IO}
N 100 -520 160 -520 {
lab=vstart}
N 100 -570 100 -520 {
lab=vstart}
N 100 -570 120 -570 {
lab=vstart}
N 320 -460 340 -460 {
lab=vssa}
N 160 -150 160 -110 {
lab=vssa}
N 140 -180 160 -180 {
lab=vssa}
N 140 -180 140 -110 {
lab=vssa}
N 540 -560 560 -560 {
lab=VDD_IO}
N 740 -560 760 -560 {
lab=VDD_IO}
N 320 -510 560 -510 {
lab=vbp}
N 320 -510 320 -490 {
lab=vbp}
N 340 -460 340 -110 {
lab=vssa}
N 320 -430 320 -110 {
lab=vssa}
N 260 -460 280 -460 {
lab=vstart}
N 260 -460 260 -320 {
lab=vstart}
N 740 -280 760 -280 {
lab=vssa}
N 160 -720 160 -600 {
lab=VDD_IO}
N 560 -110 740 -110 {
lab=vssa}
N 740 -110 760 -110 {
lab=vssa}
N 600 -280 680 -280 {
lab=vbn}
N 600 -560 630 -560 {
lab=vbp}
N 540 -110 560 -110 {
lab=vssa}
N 180 -720 180 -570 {
lab=VDD_IO}
N 160 -540 160 -520 {
lab=vstart}
N 140 -110 160 -110 {
lab=vssa}
N 180 -720 540 -720 {
lab=VDD_IO}
N 320 -110 340 -110 {
lab=vssa}
N 160 -110 320 -110 {
lab=vssa}
N 160 -320 260 -320 {
lab=vstart}
N 160 -720 180 -720 {
lab=VDD_IO}
N 160 -520 160 -320 {
lab=vstart}
N 740 -530 740 -330 {
lab=vbn}
N 560 -530 560 -510 {
lab=vbp}
N 560 -510 560 -310 {
lab=vbp}
N 340 -110 540 -110 {
lab=vssa}
N 540 -720 540 -560 {
lab=VDD_IO}
N 560 -720 560 -590 {
lab=VDD_IO}
N 540 -720 560 -720 {
lab=VDD_IO}
N 760 -720 760 -560 {
lab=VDD_IO}
N 630 -560 700 -560 {
lab=vbp}
N 740 -720 740 -590 {
lab=VDD_IO}
N 560 -720 740 -720 {
lab=VDD_IO}
N 740 -330 740 -310 {
lab=vbn}
N 680 -330 740 -330 {
lab=vbn}
N 460 -330 460 -180 {
lab=vbn}
N 460 -330 680 -330 {
lab=vbn}
N 990 -720 990 -660 {
lab=VDD_IO}
N 740 -720 760 -720 {
lab=VDD_IO}
N 1240 -110 1670 -110 {
lab=vssa}
N 1130 -110 1190 -110 {
lab=vssa}
N 760 -110 1130 -110 {
lab=vssa}
N 740 -330 820 -330 {
lab=vbn}
N 820 -330 820 -190 {
lab=vbn}
N 820 -190 1090 -190 {
lab=vbn}
N 990 -720 1060 -720 {
lab=VDD_IO}
N 760 -720 990 -720 {
lab=VDD_IO}
N 130 -720 160 -720 {
lab=VDD_IO}
N 120 -110 140 -110 {
lab=vssa}
N 1280 -630 1280 -530 {
lab=Verr}
N 1670 -530 1730 -530 {
lab=VDD_IO}
N 1490 -530 1630 -530 {
lab=Verr}
N 1670 -450 1670 -400 {
lab=vdda}
N 1560 -450 1590 -450 {
lab=#net4}
N 1650 -450 1670 -450 {
lab=vdda}
N 1670 -500 1670 -450 {
lab=vdda}
N 1490 -450 1500 -450 {
lab=Verr}
N 1490 -530 1490 -450 {
lab=Verr}
N 1670 -340 1670 -310 {
lab=vdda}
N 1670 -250 1670 -110 {
lab=vssa}
N 1620 -340 1670 -340 {
lab=vdda}
N 1670 -400 1670 -340 {
lab=vdda}
N 1620 -340 1620 -260 {
lab=vdda}
N 1280 -530 1490 -530 {
lab=Verr}
N 1330 -720 1670 -720 {
lab=VDD_IO}
N 1670 -720 1670 -560 {
lab=VDD_IO}
N 1670 -720 1730 -720 {
lab=VDD_IO}
N 1730 -720 1730 -530 {
lab=VDD_IO}
N 1670 -400 1800 -400 {
lab=vdda}
C {sg13g2_pr/sg13_hv_pmos.sym} 1260 -660 0 0 {name=M14
L=0.9u
W=36u
ng=1
m=1
model=sg13_hv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_pmos.sym} 1080 -660 0 1 {name=M16
L=0.9u
W=36u
ng=1
m=1
model=sg13_hv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_nmos.sym} 1040 -430 2 1 {name=M17
L=0.9u
W=136.5u
ng=1
m=1
model=sg13_hv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_nmos.sym} 1300 -430 2 0 {name=M18
L=0.9u
W=136.5u
ng=1
m=1
model=sg13_hv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_nmos.sym} 1110 -190 2 1 {name=M19
L=0.9u
W=33u
ng=1
m=1
model=sg13_hv_nmos
spiceprefix=X
}
C {devices/lab_pin.sym} 1350 -430 3 1 {name=p3 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 650 -280 3 1 {name=p5 sig_type=std_logic lab=vbn}
C {devices/lab_pin.sym} 650 -560 3 0 {name=p4 sig_type=std_logic lab=vbp}
C {devices/lab_pin.sym} 210 -320 3 0 {name=p6 sig_type=std_logic lab=vstart}
C {sg13g2_pr/sg13_hv_pmos.sym} 140 -570 0 0 {name=M6
L=5u
W=1.0u
ng=1
m=1
model=sg13_hv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_nmos.sym} 300 -460 2 1 {name=M1
L=0.45u
W=1.0u
ng=1
m=1
model=sg13_hv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_nmos.sym} 180 -180 2 0 {name=M9
L=0.9u
W=33u
ng=1
m=1
model=sg13_hv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_nmos.sym} 580 -280 2 0 {name=M4
L=0.9u
W=178u
ng=1
m=1
model=sg13_hv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_nmos.sym} 720 -280 2 1 {name=M13
L=0.9u
W=33u
ng=1
m=1
model=sg13_hv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_pmos.sym} 580 -560 0 1 {name=M5
L=0.9u
W=54u
ng=1
m=1
model=sg13_hv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_hv_pmos.sym} 720 -560 0 0 {name=M20
L=0.9u
W=54u
ng=1
m=1
model=sg13_hv_pmos
spiceprefix=X
}
C {sg13g2_pr/rhigh.sym} 560 -180 0 0 {name=R4
W=0.5e-6
L=0.96e-6
model=rhigh
spiceprefix=X
m=2
R=1360.0
Imax=0.3e-6
}
C {devices/lab_pin.sym} 360 -180 3 1 {name=p10 sig_type=std_logic lab=vbn}
C {devices/lab_pin.sym} 230 -720 3 1 {name=p26 sig_type=std_logic lab=VDD_IO}
C {devices/lab_wire.sym} 220 -110 1 0 {name=p27 sig_type=std_logic lab=vssa}
C {devices/ipin.sym} 130 -720 0 0 {name=p1 lab=VDD_IO}
C {devices/ipin.sym} 120 -110 0 0 {name=p2 lab=vssa}
C {devices/ipin.sym} 1370 -430 2 0 {name=p7 lab=Vref}
C {devices/iopin.sym} 1800 -400 0 0 {name=p8 lab=vdda}
C {devices/lab_pin.sym} 1530 -530 3 1 {name=p9 sig_type=std_logic lab=Verr}
C {sg13g2_pr/cap_cmim.sym} 1670 -280 2 0 {name=C1 model=cap_cmim W=70e-6 L=75.0e-6 MF=6 spiceprefix=X}
C {sg13g2_pr/sg13_hv_pmos.sym} 1650 -530 0 0 {name=M10
L=0.45u
W=1.414m
ng=1
m=1
model=sg13_hv_pmos
spiceprefix=X
}
C {sg13g2_pr/cap_cmim.sym} 1620 -450 3 0 {name=C2 model=cap_cmim W=60.0e-6 L=60.0e-6 MF=1 spiceprefix=X}
C {sg13g2_pr/rhigh.sym} 1530 -450 1 0 {name=R1
W=0.5e-6
L=4*0.96e-6
model=rhigh
spiceprefix=X
m=1
R=1360.0
Imax=0.3e-6
}
