// Generated by CIRCT firtool-1.128.0
module WriteBack(	// src/main/scala/mycpu/core/backend/WriteBack.scala:8:7
  input         reset,	// src/main/scala/mycpu/core/backend/WriteBack.scala:8:7
                io_in_valid,	// src/main/scala/mycpu/core/backend/WriteBack.scala:9:14
  input  [31:0] io_in_bits_pc,	// src/main/scala/mycpu/core/backend/WriteBack.scala:9:14
                io_in_bits_inst,	// src/main/scala/mycpu/core/backend/WriteBack.scala:9:14
                io_in_bits_dnpc,	// src/main/scala/mycpu/core/backend/WriteBack.scala:9:14
                io_in_bits_wbData,	// src/main/scala/mycpu/core/backend/WriteBack.scala:9:14
  input  [4:0]  io_in_bits_rdAddr,	// src/main/scala/mycpu/core/backend/WriteBack.scala:9:14
  input         io_in_bits_regWen,	// src/main/scala/mycpu/core/backend/WriteBack.scala:9:14
  output        io_regWrite_wen,	// src/main/scala/mycpu/core/backend/WriteBack.scala:9:14
  output [4:0]  io_regWrite_addr,	// src/main/scala/mycpu/core/backend/WriteBack.scala:9:14
  output [31:0] io_regWrite_data,	// src/main/scala/mycpu/core/backend/WriteBack.scala:9:14
                io_debug_out_pc,	// src/main/scala/mycpu/core/backend/WriteBack.scala:9:14
                io_debug_out_inst,	// src/main/scala/mycpu/core/backend/WriteBack.scala:9:14
                io_debug_out_dnpc,	// src/main/scala/mycpu/core/backend/WriteBack.scala:9:14
  output        io_debug_valid	// src/main/scala/mycpu/core/backend/WriteBack.scala:9:14
);

  assign io_regWrite_wen = io_in_valid & io_in_bits_regWen;	// src/main/scala/mycpu/core/backend/WriteBack.scala:8:7, :20:35
  assign io_regWrite_addr = io_in_bits_rdAddr;	// src/main/scala/mycpu/core/backend/WriteBack.scala:8:7
  assign io_regWrite_data = io_in_bits_wbData;	// src/main/scala/mycpu/core/backend/WriteBack.scala:8:7
  assign io_debug_out_pc = io_in_bits_pc;	// src/main/scala/mycpu/core/backend/WriteBack.scala:8:7
  assign io_debug_out_inst = io_in_bits_inst;	// src/main/scala/mycpu/core/backend/WriteBack.scala:8:7
  assign io_debug_out_dnpc = io_in_bits_dnpc;	// src/main/scala/mycpu/core/backend/WriteBack.scala:8:7
  assign io_debug_valid = io_in_valid & ~reset & (|io_in_bits_pc);	// src/main/scala/mycpu/core/backend/WriteBack.scala:8:7, :29:{33,36,50,68}
endmodule

