Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id 94726288516
	for <lists+amd-gfx@lfdr.de>; Fri,  9 Oct 2020 10:19:23 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 241FC6E17E;
	Fri,  9 Oct 2020 08:19:22 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM04-BN8-obe.outbound.protection.outlook.com
 (mail-bn8nam08on2064.outbound.protection.outlook.com [40.107.100.64])
 by gabe.freedesktop.org (Postfix) with ESMTPS id D04FB89C33
 for <amd-gfx@lists.freedesktop.org>; Fri,  9 Oct 2020 08:19:20 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=bEEJ4wVvqV9jPhEgDGTveiDGnPeaEFcpaImUasdd0KXsVl4DzGPvhJuRzZZIMNEW9DQggvlFWhBurfkjpmTvEASaOpk5ASCCM0gq6DtF4K1oZpXJYS1N0639sPdOtAZf/qXAVIj143XFu8iTPInO4AdSAP+xlpIjtyT34XuczNv/W+YebTEGB+hFTplHcarOX9fLSEIROjUfhqFxk5ka//wHhrT96yAV+wgSFEgyV3B6EeuzwJJBm4IJKnNW4thEZU9JIpKroNysUu/oRVnoCyAWDk23DxkbsEVM6evkuUZvFqp2RUNXIEBbUAqDF9MOkze+DOzoPS7mExzyEhSVdg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=vnKKwM8NuAYEKsKBzhF61JC5P9OGEs/m0z+ahkJVB3A=;
 b=WVhu+fbbVo0s+EhiTw9CTja4iCKT3PR2F2mF0K1KFOgyB6Bj1ZTEctnphHfxHh4dcE+wqG6XHBYjl6arQtSkbr4wl0ysR2wEBz8Rg3g8ETtya+uH81rFESF2uQdEkOP1dSc7L/tVbzBPxhsyH2dpCQkhh7LKawG2O+3hXnh7sMIDCCySru6QprZQk/+IaJRwydAGtS/ZhLgwPafjeYpAb8y41LPcrhmNhEHrhN8kyFkwjpFTS9PWKvngDPEhoQJBD5g97cGt7aS46bQNPWuMI5wnn5gRC40Okon4FAb4VNQFbNIhOdF72VEHHm4FLW2oSCKUT8j8HRzpvcaZ2wrCIw==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=vnKKwM8NuAYEKsKBzhF61JC5P9OGEs/m0z+ahkJVB3A=;
 b=OwJtnYGk9MCZ+hEAQuwSPYBfpGddafeSJMjfPji8JRhQJqrW657JMy69PTE2IvoUJD5oqfhTYpF1UPig5ceNm25uO1j4AJwFRKauJaPk/OrZb/Y+45fbcyjh57IkCl75bL5WEQJoFdQQLszt2XyZVBVzQBAdIdcuz4v0yfXrT7Q=
Received: from DM6PR12MB2619.namprd12.prod.outlook.com (2603:10b6:5:45::18) by
 DM6PR12MB3372.namprd12.prod.outlook.com (2603:10b6:5:11b::11) with
 Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.3455.22; Fri, 9 Oct 2020 08:19:18 +0000
Received: from DM6PR12MB2619.namprd12.prod.outlook.com
 ([fe80::bcb1:de80:f60c:8118]) by DM6PR12MB2619.namprd12.prod.outlook.com
 ([fe80::bcb1:de80:f60c:8118%5]) with mapi id 15.20.3455.025; Fri, 9 Oct 2020
 08:19:18 +0000
From: "Quan, Evan" <Evan.Quan@amd.com>
To: Alex Deucher <alexdeucher@gmail.com>, "amd-gfx@lists.freedesktop.org"
 <amd-gfx@lists.freedesktop.org>
Subject: RE: [PATCH] drm/amdgpu/swsmu: clean up a bunch of stale interfaces
Thread-Topic: [PATCH] drm/amdgpu/swsmu: clean up a bunch of stale interfaces
Thread-Index: AQHWl7D/J5NYCETD2EW4XvVdPjC2H6mO+kig
Date: Fri, 9 Oct 2020 08:19:18 +0000
Message-ID: <DM6PR12MB26190F2197221AA253FDBA1AE4080@DM6PR12MB2619.namprd12.prod.outlook.com>
References: <20201001050849.243796-1-alexander.deucher@amd.com>
In-Reply-To: <20201001050849.243796-1-alexander.deucher@amd.com>
Accept-Language: en-US, zh-CN
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
msip_labels: MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_ActionId=ea610f15-02c8-4d71-80e2-8912161508f2;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_ContentBits=0;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_Enabled=true;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_Method=Standard;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_Name=Internal
 Use Only - Unrestricted;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_SetDate=2020-10-09T08:18:57Z;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_SiteId=3dd8961f-e488-4e60-8e11-a82d994e183d;
authentication-results: gmail.com; dkim=none (message not signed)
 header.d=none;gmail.com; dmarc=none action=none header.from=amd.com;
x-originating-ip: [58.247.170.242]
x-ms-publictraffictype: Email
x-ms-office365-filtering-ht: Tenant
x-ms-office365-filtering-correlation-id: 79c097ba-3b9e-4364-3483-08d86c2c048d
x-ms-traffictypediagnostic: DM6PR12MB3372:
x-ms-exchange-transport-forked: True
x-microsoft-antispam-prvs: <DM6PR12MB3372E80C251004AB1BAFE95BE4080@DM6PR12MB3372.namprd12.prod.outlook.com>
x-ms-oob-tlc-oobclassifiers: OLM:5516;
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam: BCL:0;
x-microsoft-antispam-message-info: EaS3NAC2JZdUmsuphRP2w06UA9FlXyi9KV9Y+zcvOz1usYqePaZO+WbzYvOX/Bu3Idw9vywa6zDEb6bWs83atgQCY3uRtcaJkS29fZvzLeckXOZGcYpvXYX836uc45NlN56HBJBRt/lrV1hU7rt153RF941CGLwMFbHJuNKEq2GAjwJiAudqLMhGsAtwZ3zV2fo8sw/DWEOFcQYmDU58WqCTs7+xo16qgy9xWu+n7eukvB75h0DcrYXc5CpwvRsRYAsDKHTs8lZAizXPN/VkypKLjzuTWvkECagTR8e01CtgrR2I2bzv1mUpsTbfHdD/blPlk6S+N34j67eEHcPSIapRSTTfkV7mobcxzuANxVA=
x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:DM6PR12MB2619.namprd12.prod.outlook.com; PTR:; CAT:NONE;
 SFS:(4636009)(396003)(39860400002)(376002)(346002)(366004)(136003)(8676002)(71200400001)(52536014)(5660300002)(8936002)(45080400002)(66556008)(4326008)(966005)(478600001)(76116006)(55016002)(66476007)(30864003)(64756008)(66946007)(66446008)(186003)(33656002)(9686003)(53546011)(54906003)(83380400001)(86362001)(26005)(110136005)(6506007)(316002)(66574015)(7696005)(2906002)(579004);
 DIR:OUT; SFP:1101; 
x-ms-exchange-antispam-messagedata: KEW51zKoFJBgzi4S+OwWKQIZimzW+t/tGs0/UIqWCWJTjdKT2O8LM6G/H7k5iOeELMJcjlmpRGX7PfVQCrEduyZt6ccz240+Zij3VtFHOYfFUbrld89znH775IPGPi6oM43UXbDYK5Bnay3PthW3YTUfpbuO4jqN7/wDHZr9H2mGf6+R4VEg4/kiBZGsqdVw6BY3WvfBoJWmVmANj3nMuQojSMIQjxg/zFCi+2hkrw0mivDNJs+NpWLO9BJewddvmCZZ4HFG+qqm3sqzFoTvzrE3j6Rl30RFGX4Ak4SPgS4oSTbXNn17UwGqcdsheALLUgiL0pIjgLW04Tm21fCPD82IryRqOm4hLfT2iLgPXT/Uii8IH7vuv3Dog1bWIvfk8gq6kNKf1gyCfSwS3VXkmCfbSmz5hL3EuIaWDg2hh+1E7YDiyMu8uuff2GE2ZO8xpTocg2maexa+hH35kRSF4yFUZp9r4mBt+TQhB9umI5k8YyXcX6k1jrH0CZsDMQkoZMhUUZqSR2ol6HfH9+SUk1Id2OirVSPCI1A9Pp4NJ1gj6ARSxNQHSM6nXylsnxR0F7mcgwqvQU9ux/BRN8f/OljTFGvUxFuBpwNge3B9/IoJ/E3YVm5Mhn+ZiYmTY53NatKqtZhdULES6yu6M5EwtA==
MIME-Version: 1.0
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: DM6PR12MB2619.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 79c097ba-3b9e-4364-3483-08d86c2c048d
X-MS-Exchange-CrossTenant-originalarrivaltime: 09 Oct 2020 08:19:18.3019 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: MlOOTNAHFi89dKshbBwRDT1Q6dz3mNpLQ2Q2DiqZKbZl4CGGOtLnIpZ2bm0X7RSC
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB3372
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: "Deucher, Alexander" <Alexander.Deucher@amd.com>, "Taylor,
 Ryan" <Ryan.Taylor@amd.com>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

[AMD Official Use Only - Internal Distribution Only]

Reviewed-by: Evan Quan <evan.quan@amd.com>

-----Original Message-----
From: amd-gfx <amd-gfx-bounces@lists.freedesktop.org> On Behalf Of Alex Deucher
Sent: Thursday, October 1, 2020 1:09 PM
To: amd-gfx@lists.freedesktop.org
Cc: Deucher, Alexander <Alexander.Deucher@amd.com>; Taylor, Ryan <Ryan.Taylor@amd.com>
Subject: [PATCH] drm/amdgpu/swsmu: clean up a bunch of stale interfaces

These were leftover from the initial implementation, but never used.  Drop them.

Noticed-by: Ryan Taylor <ryan.taylor@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
---
 .../amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c  |  23 --
 drivers/gpu/drm/amd/pm/amdgpu_pm.c            |   8 +-
 drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h       |  46 ----
 drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c     | 196 ------------------
 drivers/gpu/drm/amd/pm/swsmu/smu_internal.h   |   7 -
 5 files changed, 4 insertions(+), 276 deletions(-)

diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c
index 6e575ffe34d0..deb9164eb5fe 100644
--- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c
+++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c
@@ -346,13 +346,6 @@ bool dm_pp_get_clock_levels_by_type(
 get_default_clock_levels(clk_type, dc_clks);
 return true;
 }
-} else if (adev->smu.ppt_funcs && adev->smu.ppt_funcs->get_clock_by_type) {
-if (smu_get_clock_by_type(&adev->smu,
-  dc_to_pp_clock_type(clk_type),
-  &pp_clks)) {
-get_default_clock_levels(clk_type, dc_clks);
-return true;
-}
 }

 pp_to_dc_clock_levels(&pp_clks, dc_clks, clk_type); @@ -366,13 +359,6 @@ bool dm_pp_get_clock_levels_by_type(
 validation_clks.memory_max_clock = 80000;
 validation_clks.level = 0;
 }
-} else if (adev->smu.ppt_funcs && adev->smu.ppt_funcs->get_max_high_clocks) {
-if (smu_get_max_high_clocks(&adev->smu, &validation_clks)) {
-DRM_INFO("DM_PPLIB: Warning: using default validation clocks!\n");
-validation_clks.engine_max_clock = 72000;
-validation_clks.memory_max_clock = 80000;
-validation_clks.level = 0;
-}
 }

 DRM_INFO("DM_PPLIB: Validation clocks:\n"); @@ -461,11 +447,6 @@ bool dm_pp_get_clock_levels_by_type_with_voltage(
 &pp_clk_info);
 if (ret)
 return false;
-} else if (adev->smu.ppt_funcs && adev->smu.ppt_funcs->get_clock_by_type_with_voltage) {
-if (smu_get_clock_by_type_with_voltage(&adev->smu,
-       dc_to_pp_clock_type(clk_type),
-       &pp_clk_info))
-return false;
 }

 pp_to_dc_clock_levels_with_voltage(&pp_clk_info, clk_level_info, clk_type); @@ -528,8 +509,6 @@ bool dm_pp_get_static_clocks(
 ret = adev->powerplay.pp_funcs->get_current_clocks(
 adev->powerplay.pp_handle,
 &pp_clk_info);
-else if (adev->smu.ppt_funcs)
-ret = smu_get_current_clocks(&adev->smu, &pp_clk_info);
 else
 return false;
 if (ret)
@@ -603,8 +582,6 @@ void pp_rv_set_pme_wa_enable(struct pp_smu *pp)

 if (pp_funcs && pp_funcs->notify_smu_enable_pwe)
 pp_funcs->notify_smu_enable_pwe(pp_handle);
-else if (adev->smu.ppt_funcs)
-smu_notify_smu_enable_pwe(&adev->smu);
 }

 void pp_rv_set_active_display_count(struct pp_smu *pp, int count) diff --git a/drivers/gpu/drm/amd/pm/amdgpu_pm.c b/drivers/gpu/drm/amd/pm/amdgpu_pm.c
index bb773e118ae8..f2c6caa154d2 100644
--- a/drivers/gpu/drm/amd/pm/amdgpu_pm.c
+++ b/drivers/gpu/drm/amd/pm/amdgpu_pm.c
@@ -1501,7 +1501,7 @@ static ssize_t amdgpu_get_pp_sclk_od(struct device *dev,
 }

 if (is_support_sw_smu(adev))
-value = smu_get_od_percentage(&(adev->smu), SMU_OD_SCLK);
+value = 0;
 else if (adev->powerplay.pp_funcs->get_sclk_od)
 value = amdgpu_dpm_get_sclk_od(adev);

@@ -1536,7 +1536,7 @@ static ssize_t amdgpu_set_pp_sclk_od(struct device *dev,
 }

 if (is_support_sw_smu(adev)) {
-value = smu_set_od_percentage(&(adev->smu), SMU_OD_SCLK, (uint32_t)value);
+value = 0;
 } else {
 if (adev->powerplay.pp_funcs->set_sclk_od)
 amdgpu_dpm_set_sclk_od(adev, (uint32_t)value); @@ -1574,7 +1574,7 @@ static ssize_t amdgpu_get_pp_mclk_od(struct device *dev,
 }

 if (is_support_sw_smu(adev))
-value = smu_get_od_percentage(&(adev->smu), SMU_OD_MCLK);
+value = 0;
 else if (adev->powerplay.pp_funcs->get_mclk_od)
 value = amdgpu_dpm_get_mclk_od(adev);

@@ -1609,7 +1609,7 @@ static ssize_t amdgpu_set_pp_mclk_od(struct device *dev,
 }

 if (is_support_sw_smu(adev)) {
-value = smu_set_od_percentage(&(adev->smu), SMU_OD_MCLK, (uint32_t)value);
+value = 0;
 } else {
 if (adev->powerplay.pp_funcs->set_mclk_od)
 amdgpu_dpm_set_mclk_od(adev, (uint32_t)value); diff --git a/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h b/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h
index 85c5e8627e3b..c0287c3049cc 100644
--- a/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h
+++ b/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h
@@ -469,11 +469,6 @@ struct pptable_funcs {
 int (*populate_umd_state_clk)(struct smu_context *smu);
 int (*print_clk_levels)(struct smu_context *smu, enum smu_clk_type clk_type, char *buf);
 int (*force_clk_levels)(struct smu_context *smu, enum smu_clk_type clk_type, uint32_t mask);
-int (*set_default_od8_settings)(struct smu_context *smu);
-int (*get_od_percentage)(struct smu_context *smu, enum smu_clk_type clk_type);
-int (*set_od_percentage)(struct smu_context *smu,
- enum smu_clk_type clk_type,
- uint32_t value);
 int (*od_edit_dpm_table)(struct smu_context *smu,
  enum PP_OD_DPM_TABLE_COMMAND type,
  long *input, uint32_t size);
@@ -482,11 +477,6 @@ struct pptable_funcs {
       struct
       pp_clock_levels_with_latency
       *clocks);
-int (*get_clock_by_type_with_voltage)(struct smu_context *smu,
-      enum amd_pp_clock_type type,
-      struct
-      pp_clock_levels_with_voltage
-      *clocks);
 int (*get_power_profile_mode)(struct smu_context *smu, char *buf);
 int (*set_power_profile_mode)(struct smu_context *smu, long *input, uint32_t size);
 int (*dpm_set_vcn_enable)(struct smu_context *smu, bool enable); @@ -497,7 +487,6 @@ struct pptable_funcs {
 int (*display_config_changed)(struct smu_context *smu);
 int (*apply_clocks_adjust_rules)(struct smu_context *smu);
 int (*notify_smc_display_config)(struct smu_context *smu);
-int (*set_cpu_power_state)(struct smu_context *smu);
 bool (*is_dpm_running)(struct smu_context *smu);
 int (*get_fan_speed_rpm)(struct smu_context *smu, uint32_t *speed);
 int (*set_watermarks_table)(struct smu_context *smu, @@ -533,7 +522,6 @@ struct pptable_funcs {
 int (*set_driver_table_location)(struct smu_context *smu);
 int (*set_tool_table_location)(struct smu_context *smu);
 int (*notify_memory_pool_location)(struct smu_context *smu);
-int (*set_last_dcef_min_deep_sleep_clk)(struct smu_context *smu);
 int (*system_features_control)(struct smu_context *smu, bool en);
 int (*send_smc_msg_with_param)(struct smu_context *smu,
        enum smu_message_type msg, uint32_t param, uint32_t *read_arg); @@ -551,27 +539,9 @@ struct pptable_funcs {
 int (*enable_thermal_alert)(struct smu_context *smu);
 int (*disable_thermal_alert)(struct smu_context *smu);
 int (*set_min_dcef_deep_sleep)(struct smu_context *smu, uint32_t clk);
-int (*set_active_display_count)(struct smu_context *smu, uint32_t count);
-int (*store_cc6_data)(struct smu_context *smu, uint32_t separation_time,
-      bool cc6_disable, bool pstate_disable,
-      bool pstate_switch_disable);
-int (*get_clock_by_type)(struct smu_context *smu,
- enum amd_pp_clock_type type,
- struct amd_pp_clocks *clocks);
-int (*get_max_high_clocks)(struct smu_context *smu,
-   struct amd_pp_simple_clock_info *clocks);
 int (*display_clock_voltage_request)(struct smu_context *smu, struct
      pp_display_clock_request
      *clock_req);
-int (*get_dal_power_level)(struct smu_context *smu,
-   struct amd_pp_simple_clock_info *clocks);
-int (*get_perf_level)(struct smu_context *smu,
-      enum smu_perf_level_designation designation,
-      struct smu_performance_level *level);
-int (*get_current_shallow_sleep_clocks)(struct smu_context *smu,
-struct smu_clock_info *clocks);
-int (*notify_smu_enable_pwe)(struct smu_context *smu);
-int (*conv_power_profile_to_pplib_workload)(int power_profile);
 uint32_t (*get_fan_control_mode)(struct smu_context *smu);
 int (*set_fan_control_mode)(struct smu_context *smu, uint32_t mode);
 int (*set_fan_speed_rpm)(struct smu_context *smu, uint32_t speed); @@ -681,8 +651,6 @@ int smu_get_power_limit(struct smu_context *smu,

 int smu_set_power_limit(struct smu_context *smu, uint32_t limit);  int smu_print_clk_levels(struct smu_context *smu, enum smu_clk_type clk_type, char *buf); -int smu_get_od_percentage(struct smu_context *smu, enum smu_clk_type type); -int smu_set_od_percentage(struct smu_context *smu, enum smu_clk_type type, uint32_t value);

 int smu_od_edit_dpm_table(struct smu_context *smu,
   enum PP_OD_DPM_TABLE_COMMAND type, @@ -705,25 +673,13 @@ int smu_get_fan_speed_rpm(struct smu_context *smu, uint32_t *speed);

 int smu_set_deep_sleep_dcefclk(struct smu_context *smu, int clk);

-int smu_get_clock_by_type(struct smu_context *smu,
-  enum amd_pp_clock_type type,
-  struct amd_pp_clocks *clocks);
-
-int smu_get_max_high_clocks(struct smu_context *smu,
-    struct amd_pp_simple_clock_info *clocks);
-
 int smu_get_clock_by_type_with_latency(struct smu_context *smu,
        enum smu_clk_type clk_type,
        struct pp_clock_levels_with_latency *clocks);

-int smu_get_clock_by_type_with_voltage(struct smu_context *smu,
-       enum amd_pp_clock_type type,
-       struct pp_clock_levels_with_voltage *clocks);
-
 int smu_display_clock_voltage_request(struct smu_context *smu,
       struct pp_display_clock_request *clock_req);  int smu_display_disable_memory_clock_switch(struct smu_context *smu, bool disable_memory_clock_switch); -int smu_notify_smu_enable_pwe(struct smu_context *smu);

 int smu_set_xgmi_pstate(struct smu_context *smu,
 uint32_t pstate);
@@ -761,8 +717,6 @@ int smu_set_watermarks_for_clock_ranges(
 extern int smu_display_configuration_change(struct smu_context *smu, const
     struct amd_pp_display_configuration
     *display_config);
-extern int smu_get_current_clocks(struct smu_context *smu,
-  struct amd_pp_clock_info *clocks);
 extern int smu_dpm_set_power_gate(struct smu_context *smu,uint32_t block_type, bool gate);  extern int smu_handle_task(struct smu_context *smu,
    enum amd_dpm_forced_level level,
diff --git a/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c b/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c
index d4cc2825d364..6af262e4b047 100644
--- a/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c
+++ b/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c
@@ -1355,96 +1355,11 @@ int smu_display_configuration_change(struct smu_context *smu,
 num_of_active_display++;
 }

-smu_set_active_display_count(smu, num_of_active_display);
-
-smu_store_cc6_data(smu, display_config->cpu_pstate_separation_time,
-   display_config->cpu_cc6_disable,
-   display_config->cpu_pstate_disable,
-   display_config->nb_pstate_switch_disable);
-
 mutex_unlock(&smu->mutex);

 return 0;
 }

-static int smu_get_clock_info(struct smu_context *smu,
-      struct smu_clock_info *clk_info,
-      enum smu_perf_level_designation designation)
-{
-int ret;
-struct smu_performance_level level = {0};
-
-if (!clk_info)
-return -EINVAL;
-
-ret = smu_get_perf_level(smu, PERF_LEVEL_ACTIVITY, &level);
-if (ret)
-return -EINVAL;
-
-clk_info->min_mem_clk = level.memory_clock;
-clk_info->min_eng_clk = level.core_clock;
-clk_info->min_bus_bandwidth = level.non_local_mem_freq * level.non_local_mem_width;
-
-ret = smu_get_perf_level(smu, designation, &level);
-if (ret)
-return -EINVAL;
-
-clk_info->min_mem_clk = level.memory_clock;
-clk_info->min_eng_clk = level.core_clock;
-clk_info->min_bus_bandwidth = level.non_local_mem_freq * level.non_local_mem_width;
-
-return 0;
-}
-
-int smu_get_current_clocks(struct smu_context *smu,
-   struct amd_pp_clock_info *clocks)
-{
-struct amd_pp_simple_clock_info simple_clocks = {0};
-struct smu_clock_info hw_clocks;
-int ret = 0;
-
-if (!smu->pm_enabled || !smu->adev->pm.dpm_enabled)
-return -EOPNOTSUPP;
-
-mutex_lock(&smu->mutex);
-
-smu_get_dal_power_level(smu, &simple_clocks);
-
-if (smu->support_power_containment)
-ret = smu_get_clock_info(smu, &hw_clocks,
- PERF_LEVEL_POWER_CONTAINMENT);
-else
-ret = smu_get_clock_info(smu, &hw_clocks, PERF_LEVEL_ACTIVITY);
-
-if (ret) {
-dev_err(smu->adev->dev, "Error in smu_get_clock_info\n");
-goto failed;
-}
-
-clocks->min_engine_clock = hw_clocks.min_eng_clk;
-clocks->max_engine_clock = hw_clocks.max_eng_clk;
-clocks->min_memory_clock = hw_clocks.min_mem_clk;
-clocks->max_memory_clock = hw_clocks.max_mem_clk;
-clocks->min_bus_bandwidth = hw_clocks.min_bus_bandwidth;
-clocks->max_bus_bandwidth = hw_clocks.max_bus_bandwidth;
-clocks->max_engine_clock_in_sr = hw_clocks.max_eng_clk;
-clocks->min_engine_clock_in_sr = hw_clocks.min_eng_clk;
-
-        if (simple_clocks.level == 0)
-                clocks->max_clocks_state = PP_DAL_POWERLEVEL_7;
-        else
-                clocks->max_clocks_state = simple_clocks.level;
-
-        if (!smu_get_current_shallow_sleep_clocks(smu, &hw_clocks)) {
-                clocks->max_engine_clock_in_sr = hw_clocks.max_eng_clk;
-                clocks->min_engine_clock_in_sr = hw_clocks.min_eng_clk;
-        }
-
-failed:
-mutex_unlock(&smu->mutex);
-return ret;
-}
-
 static int smu_set_clockgating_state(void *handle,
      enum amd_clockgating_state state)  { @@ -1575,9 +1490,6 @@ int smu_handle_task(struct smu_context *smu,
 switch (task_id) {
 case AMD_PP_TASK_DISPLAY_CONFIG_CHANGE:
 ret = smu_pre_display_config_changed(smu);
-if (ret)
-goto out;
-ret = smu_set_cpu_power_state(smu);
 if (ret)
 goto out;
 ret = smu_adjust_power_state_dynamic(smu, level, false); @@ -2029,40 +1941,6 @@ int smu_print_clk_levels(struct smu_context *smu, enum smu_clk_type clk_type, ch
 return ret;
 }

-int smu_get_od_percentage(struct smu_context *smu, enum smu_clk_type type) -{
-int ret = 0;
-
-if (!smu->pm_enabled || !smu->adev->pm.dpm_enabled)
-return -EOPNOTSUPP;
-
-mutex_lock(&smu->mutex);
-
-if (smu->ppt_funcs->get_od_percentage)
-ret = smu->ppt_funcs->get_od_percentage(smu, type);
-
-mutex_unlock(&smu->mutex);
-
-return ret;
-}
-
-int smu_set_od_percentage(struct smu_context *smu, enum smu_clk_type type, uint32_t value) -{
-int ret = 0;
-
-if (!smu->pm_enabled || !smu->adev->pm.dpm_enabled)
-return -EOPNOTSUPP;
-
-mutex_lock(&smu->mutex);
-
-if (smu->ppt_funcs->set_od_percentage)
-ret = smu->ppt_funcs->set_od_percentage(smu, type, value);
-
-mutex_unlock(&smu->mutex);
-
-return ret;
-}
-
 int smu_od_edit_dpm_table(struct smu_context *smu,
   enum PP_OD_DPM_TABLE_COMMAND type,
   long *input, uint32_t size)
@@ -2303,43 +2181,6 @@ int smu_set_deep_sleep_dcefclk(struct smu_context *smu, int clk)
 return ret;
 }

-int smu_get_clock_by_type(struct smu_context *smu,
-  enum amd_pp_clock_type type,
-  struct amd_pp_clocks *clocks)
-{
-int ret = 0;
-
-if (!smu->pm_enabled || !smu->adev->pm.dpm_enabled)
-return -EOPNOTSUPP;
-
-mutex_lock(&smu->mutex);
-
-if (smu->ppt_funcs->get_clock_by_type)
-ret = smu->ppt_funcs->get_clock_by_type(smu, type, clocks);
-
-mutex_unlock(&smu->mutex);
-
-return ret;
-}
-
-int smu_get_max_high_clocks(struct smu_context *smu,
-    struct amd_pp_simple_clock_info *clocks)
-{
-int ret = 0;
-
-if (!smu->pm_enabled || !smu->adev->pm.dpm_enabled)
-return -EOPNOTSUPP;
-
-mutex_lock(&smu->mutex);
-
-if (smu->ppt_funcs->get_max_high_clocks)
-ret = smu->ppt_funcs->get_max_high_clocks(smu, clocks);
-
-mutex_unlock(&smu->mutex);
-
-return ret;
-}
-
 int smu_get_clock_by_type_with_latency(struct smu_context *smu,
        enum smu_clk_type clk_type,
        struct pp_clock_levels_with_latency *clocks) @@ -2359,26 +2200,6 @@ int smu_get_clock_by_type_with_latency(struct smu_context *smu,
 return ret;
 }

-int smu_get_clock_by_type_with_voltage(struct smu_context *smu,
-       enum amd_pp_clock_type type,
-       struct pp_clock_levels_with_voltage *clocks)
-{
-int ret = 0;
-
-if (!smu->pm_enabled || !smu->adev->pm.dpm_enabled)
-return -EOPNOTSUPP;
-
-mutex_lock(&smu->mutex);
-
-if (smu->ppt_funcs->get_clock_by_type_with_voltage)
-ret = smu->ppt_funcs->get_clock_by_type_with_voltage(smu, type, clocks);
-
-mutex_unlock(&smu->mutex);
-
-return ret;
-}
-
-
 int smu_display_clock_voltage_request(struct smu_context *smu,
       struct pp_display_clock_request *clock_req)  { @@ -2415,23 +2236,6 @@ int smu_display_disable_memory_clock_switch(struct smu_context *smu, bool disabl
 return ret;
 }

-int smu_notify_smu_enable_pwe(struct smu_context *smu) -{
-int ret = 0;
-
-if (!smu->pm_enabled || !smu->adev->pm.dpm_enabled)
-return -EOPNOTSUPP;
-
-mutex_lock(&smu->mutex);
-
-if (smu->ppt_funcs->notify_smu_enable_pwe)
-ret = smu->ppt_funcs->notify_smu_enable_pwe(smu);
-
-mutex_unlock(&smu->mutex);
-
-return ret;
-}
-
 int smu_set_xgmi_pstate(struct smu_context *smu,
 uint32_t pstate)
 {
diff --git a/drivers/gpu/drm/amd/pm/swsmu/smu_internal.h b/drivers/gpu/drm/amd/pm/swsmu/smu_internal.h
index c5adbe46ba0d..c7e1fe5f442d 100644
--- a/drivers/gpu/drm/amd/pm/swsmu/smu_internal.h
+++ b/drivers/gpu/drm/amd/pm/swsmu/smu_internal.h
@@ -42,7 +42,6 @@
 #define smu_check_fw_version(smu)smu_ppt_funcs(check_fw_version, 0, smu)
 #define smu_write_pptable(smu)smu_ppt_funcs(write_pptable, 0, smu)
 #define smu_set_min_dcef_deep_sleep(smu, clk)smu_ppt_funcs(set_min_dcef_deep_sleep, 0, smu, clk)
-#define smu_set_active_display_count(smu, count)smu_ppt_funcs(set_active_display_count, 0, smu, count)
 #define smu_set_driver_table_location(smu)smu_ppt_funcs(set_driver_table_location, 0, smu)
 #define smu_set_tool_table_location(smu)smu_ppt_funcs(set_tool_table_location, 0, smu)
 #define smu_notify_memory_pool_location(smu)smu_ppt_funcs(notify_memory_pool_location, 0, smu)
@@ -62,7 +61,6 @@
 #define smu_is_dpm_running(smu)smu_ppt_funcs(is_dpm_running, 0 , smu)
 #define smu_notify_display_change(smu)smu_ppt_funcs(notify_display_change, 0, smu)
 #define smu_populate_umd_state_clk(smu)smu_ppt_funcs(populate_umd_state_clk, 0, smu)
-#define smu_set_default_od8_settings(smu)smu_ppt_funcs(set_default_od8_settings, 0, smu)
 #define smu_enable_thermal_alert(smu)smu_ppt_funcs(enable_thermal_alert, 0, smu)
 #define smu_disable_thermal_alert(smu)smu_ppt_funcs(disable_thermal_alert, 0, smu)
 #define smu_smc_read_sensor(smu, sensor, data, size)smu_ppt_funcs(read_sensor, -EINVAL, smu, sensor, data, size)
@@ -70,13 +68,8 @@
 #define smu_display_config_changed(smu)smu_ppt_funcs(display_config_changed, 0 , smu)
 #define smu_apply_clocks_adjust_rules(smu)smu_ppt_funcs(apply_clocks_adjust_rules, 0, smu)
 #define smu_notify_smc_display_config(smu)smu_ppt_funcs(notify_smc_display_config, 0, smu)
-#define smu_set_cpu_power_state(smu)smu_ppt_funcs(set_cpu_power_state, 0, smu)
 #define smu_run_btc(smu)smu_ppt_funcs(run_btc, 0, smu)
 #define smu_get_allowed_feature_mask(smu, feature_mask, num)smu_ppt_funcs(get_allowed_feature_mask, 0, smu, feature_mask, num)
-#define smu_store_cc6_data(smu, st, cc6_dis, pst_dis, pst_sw_dis)smu_ppt_funcs(store_cc6_data, 0, smu, st, cc6_dis, pst_dis, pst_sw_dis)
-#define smu_get_dal_power_level(smu, clocks)smu_ppt_funcs(get_dal_power_level, 0, smu, clocks)
-#define smu_get_perf_level(smu, designation, level)smu_ppt_funcs(get_perf_level, 0, smu, designation, level)
-#define smu_get_current_shallow_sleep_clocks(smu, clocks)smu_ppt_funcs(get_current_shallow_sleep_clocks, 0, smu, clocks)
 #define smu_set_watermarks_table(smu, clock_ranges)smu_ppt_funcs(set_watermarks_table, 0, smu, clock_ranges)
 #define smu_thermal_temperature_range_update(smu, range, rw)smu_ppt_funcs(thermal_temperature_range_update, 0, smu, range, rw)
 #define smu_register_irq_handler(smu)smu_ppt_funcs(register_irq_handler, 0, smu)
--
2.25.4

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;data=02%7C01%7Cevan.quan%40amd.com%7Cc7822f3639334ae57f9508d865c81baa%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637371257502360494&amp;sdata=XLsKuoUPTthnledwaAPhEgMWuEVdDC3anjb3grZC1go%3D&amp;reserved=0
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
