# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_2  "../../../nes.srcs/sources_1/ip/PROM/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../nes.srcs/sources_1/ip/PROM/sim/PROM.v"
verilog blk_mem_gen_v8_2  "../../../nes.srcs/sources_1/ip/PRAM/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../nes.srcs/sources_1/ip/PRAM/sim/PRAM.v"
verilog blk_mem_gen_v8_2  "../../../nes.srcs/sources_1/ip/VROM/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../nes.srcs/sources_1/ip/VROM/sim/VROM.v"
verilog blk_mem_gen_v8_2  "../../../nes.srcs/sources_1/ip/OAM/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../nes.srcs/sources_1/ip/OAM/sim/OAM.v"
verilog blk_mem_gen_v8_2  "../../../nes.srcs/sources_1/ip/Palette/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../nes.srcs/sources_1/ip/Palette/sim/Palette.v"
verilog blk_mem_gen_v8_2  "../../../nes.srcs/sources_1/ip/COLOR_TABLE/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../nes.srcs/sources_1/ip/COLOR_TABLE/sim/COLOR_TABLE.v"
verilog blk_mem_gen_v8_2  "../../../nes.srcs/sources_1/ip/VRAM/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../nes.srcs/sources_1/ip/VRAM/sim/VRAM.v"
sv xil_defaultlib  "../../../nes.srcs/sources_1/imports/new/joy_counter.sv"
sv xil_defaultlib  "../../../nes.srcs/sources_1/new/PPU_SP_FSM.sv"
sv xil_defaultlib  "../../../nes.srcs/sources_1/new/PPU_PALETTE_FSM.sv"
sv xil_defaultlib  "../../../nes.srcs/sources_1/new/PPU_MAIN_LOOP.sv"
sv xil_defaultlib  "../../../nes.srcs/sources_1/new/PPU_BG_FSM.sv"
sv xil_defaultlib  "../../../nes.srcs/sources_1/new/DMA.sv"
sv xil_defaultlib  "../../../nes.srcs/sources_1/new/main_loop.sv"
sv xil_defaultlib  "../../../nes.srcs/sources_1/imports/new/createHV.sv"
sv xil_defaultlib  "../../../nes.srcs/sources_1/new/PPU.sv"
sv xil_defaultlib  "../../../nes.srcs/sources_1/imports/new/vga.sv"
sv xil_defaultlib  "../../../nes.srcs/sources_1/new/CPU.sv"
sv xil_defaultlib  "../../../nes.srcs/sources_1/imports/new/CPU_PPU_CHIP_TEST.sv"
sv xil_defaultlib  "../../../nes.srcs/sim_1/new/CPU_PPU_TEST.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"
