

================================================================
== Vitis HLS Report for 'modp_iNTT2_ext_1'
================================================================
* Date:           Mon Mar  4 11:09:17 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  41.955 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- iNTT_loop1         |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + iNTT_loop2        |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        |  ++ iNTT_loop3      |        ?|        ?|         3|          -|          -|      ?|        no|
        |- VITIS_LOOP_1373_1  |        ?|        ?|         2|          -|          -|      ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|   1599|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   18|       0|    132|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    214|    -|
|Register         |        -|    -|    1234|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   20|    1234|   1945|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    9|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_31ns_31ns_62_1_1_U199  |mul_31ns_31ns_62_1_1  |        0|   3|  0|  23|    0|
    |mul_31ns_31ns_62_1_1_U202  |mul_31ns_31ns_62_1_1  |        0|   3|  0|  23|    0|
    |mul_31s_31s_31_1_1_U198    |mul_31s_31s_31_1_1    |        0|   3|  0|  23|    0|
    |mul_31s_31s_31_1_1_U201    |mul_31s_31s_31_1_1    |        0|   3|  0|  23|    0|
    |mul_32ns_32ns_63_1_1_U197  |mul_32ns_32ns_63_1_1  |        0|   3|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U200  |mul_32ns_32ns_63_1_1  |        0|   3|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|  18|  0| 132|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------+------------------------+-----------+
    |           Instance          |         Module         | Expression|
    +-----------------------------+------------------------+-----------+
    |mul_mul_13s_9ns_13_4_1_U203  |mul_mul_13s_9ns_13_4_1  |    i0 * i1|
    |mul_mul_13s_9ns_13_4_1_U204  |mul_mul_13s_9ns_13_4_1  |    i0 * i1|
    +-----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln1348_7_fu_454_p2    |         +|   0|  0|   14|          13|          13|
    |add_ln1348_fu_436_p2      |         +|   0|  0|   14|          13|          13|
    |add_ln1351_3_fu_375_p2    |         +|   0|  0|   20|          15|          15|
    |add_ln1351_fu_362_p2      |         +|   0|  0|   14|          13|          13|
    |add_ln1354_2_fu_502_p2    |         +|   0|  0|   71|          64|          64|
    |add_ln1373_2_fu_736_p2    |         +|   0|  0|   71|          64|          64|
    |add_ln685_fu_517_p2       |         +|   0|  0|   32|          32|          32|
    |add_ln697_fu_594_p2       |         +|   0|  0|   39|          32|          32|
    |add_ln723_1_fu_631_p2     |         +|   0|  0|   70|          63|          63|
    |add_ln723_fu_782_p2       |         +|   0|  0|   70|          63|          63|
    |d_7_fu_832_p2             |         +|   0|  0|   39|          32|          32|
    |d_9_fu_681_p2             |         +|   0|  0|   39|          32|          32|
    |grp_fu_844_p0             |         +|   0|  0|   14|          13|          13|
    |k_16_fu_695_p2            |         +|   0|  0|   71|          64|           1|
    |r1_fu_449_p2              |         +|   0|  0|   20|          15|          15|
    |r2_fu_467_p2              |         +|   0|  0|   20|          15|          15|
    |r_fu_716_p2               |         +|   0|  0|   20|          15|          15|
    |u_fu_352_p2               |         +|   0|  0|   70|          63|           1|
    |v1_2_fu_507_p2            |         +|   0|  0|   71|          64|          64|
    |v_fu_426_p2               |         +|   0|  0|   71|          64|           1|
    |vla18_d1                  |         +|   0|  0|   39|          32|          32|
    |d_8_fu_647_p2             |         -|   0|  0|   39|          32|          32|
    |d_fu_798_p2               |         -|   0|  0|   39|          32|          32|
    |sub_ln1372_fu_322_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln685_fu_512_p2       |         -|   0|  0|   32|          32|          32|
    |sub_ln697_fu_559_p2       |         -|   0|  0|   39|          32|          32|
    |and_ln685_fu_539_p2       |       and|   0|  0|   25|          25|          25|
    |and_ln697_fu_581_p2       |       and|   0|  0|   25|          25|          25|
    |and_ln724_1_fu_668_p2     |       and|   0|  0|   25|          25|          25|
    |and_ln724_fu_819_p2       |       and|   0|  0|   25|          25|          25|
    |icmp_ln1334_fu_243_p2     |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln1339_fu_286_p2     |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln1345_fu_347_p2     |      icmp|   0|  0|   28|          63|          63|
    |icmp_ln1354_fu_420_p2     |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln1373_fu_690_p2     |      icmp|   0|  0|   29|          64|          64|
    |select_ln685_fu_531_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln697_fu_573_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln724_1_fu_660_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln724_fu_811_p3    |    select|   0|  0|    2|           1|           2|
    |n_fu_253_p2               |       shl|   0|  0|  182|           1|          64|
    |ni_fu_327_p2              |       shl|   0|  0|  100|           1|          32|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1599|        1306|        1150|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  65|         12|    1|         12|
    |idx18_reg_213   |   9|          2|   64|        128|
    |idx_fu_94       |   9|          2|   64|        128|
    |k_02_fu_98      |   9|          2|   64|        128|
    |m_6_fu_90       |   9|          2|   64|        128|
    |t_fu_86         |   9|          2|   64|        128|
    |u_09_reg_191    |   9|          2|   63|        126|
    |v1_reg_179      |   9|          2|   64|        128|
    |v_05_reg_202    |   9|          2|   64|        128|
    |vla18_address0  |  25|          5|   13|         65|
    |vla18_address1  |  20|          4|   13|         52|
    |vla18_d0        |  14|          3|   32|         96|
    |vla18_we0       |   9|          2|    4|          8|
    |vla18_we1       |   9|          2|    4|          8|
    +----------------+----+-----------+-----+-----------+
    |Total           | 214|         44|  578|       1263|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln1354_2_reg_1033           |  64|   0|   64|          0|
    |ap_CS_fsm                       |  11|   0|   11|          0|
    |d_9_reg_1043                    |  32|   0|   32|          0|
    |dt_reg_941                      |  63|   0|   64|          1|
    |hm_reg_931                      |  63|   0|   63|          0|
    |icmp_ln1334_reg_899             |   1|   0|    1|          0|
    |idx18_reg_213                   |  64|   0|   64|          0|
    |idx_fu_94                       |  64|   0|   64|          0|
    |k_02_fu_98                      |  64|   0|   64|          0|
    |lshr_ln_reg_979                 |  13|   0|   13|          0|
    |m_6_fu_90                       |  64|   0|   64|          0|
    |mul_ln1352_reg_999              |  13|   0|   13|          0|
    |mul_ln1353_reg_1004             |  13|   0|   13|          0|
    |n_reg_917                       |  64|   0|   64|          0|
    |p_cast2_cast_cast_cast_reg_880  |  31|   0|   32|          1|
    |stride_cast1_reg_887            |   9|   0|   64|         55|
    |stride_cast_reg_893             |   9|   0|   13|          4|
    |t_fu_86                         |  64|   0|   64|          0|
    |trunc_ln_reg_947                |  13|   0|   13|          0|
    |u_09_reg_191                    |  63|   0|   63|          0|
    |u_reg_974                       |  63|   0|   63|          0|
    |v1_reg_179                      |  64|   0|   64|          0|
    |v_05_reg_202                    |  64|   0|   64|          0|
    |v_reg_1017                      |  64|   0|   64|          0|
    |vla18_addr_315_reg_1051         |  13|   0|   13|          0|
    |vla18_addr_316_reg_1022         |  13|   0|   13|          0|
    |vla18_addr_317_reg_1028         |  13|   0|   13|          0|
    |zext_ln1339_reg_922             |  31|   0|   62|         31|
    |zext_ln1343_reg_936             |  63|   0|   64|          1|
    |zext_ln1354_reg_1009            |  32|   0|   63|         31|
    |zext_ln1373_reg_966             |  32|   0|   63|         31|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |1234|   0| 1389|        155|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  modp_iNTT2_ext.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  modp_iNTT2_ext.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  modp_iNTT2_ext.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  modp_iNTT2_ext.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  modp_iNTT2_ext.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  modp_iNTT2_ext.1|  return value|
|vla18_address0  |  out|   13|   ap_memory|             vla18|         array|
|vla18_ce0       |  out|    1|   ap_memory|             vla18|         array|
|vla18_we0       |  out|    4|   ap_memory|             vla18|         array|
|vla18_d0        |  out|   32|   ap_memory|             vla18|         array|
|vla18_q0        |   in|   32|   ap_memory|             vla18|         array|
|vla18_address1  |  out|   13|   ap_memory|             vla18|         array|
|vla18_ce1       |  out|    1|   ap_memory|             vla18|         array|
|vla18_we1       |  out|    4|   ap_memory|             vla18|         array|
|vla18_d1        |  out|   32|   ap_memory|             vla18|         array|
|vla18_q1        |   in|   32|   ap_memory|             vla18|         array|
|a               |   in|   15|     ap_none|                 a|        scalar|
|stride          |   in|    9|     ap_none|            stride|        scalar|
|igm             |   in|   15|     ap_none|               igm|        scalar|
|logn            |   in|   32|     ap_none|              logn|        scalar|
|p               |   in|   25|     ap_none|                 p|        scalar|
|p0i             |   in|   31|     ap_none|               p0i|        scalar|
+----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 10 2 
2 --> 3 10 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 3 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p0i_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p0i"   --->   Operation 12 'read' 'p0i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p"   --->   Operation 13 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn"   --->   Operation 14 'read' 'logn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%igm_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %igm"   --->   Operation 15 'read' 'igm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stride_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %stride"   --->   Operation 16 'read' 'stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %a"   --->   Operation 17 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_cast2_cast_cast = sext i25 %p_read"   --->   Operation 18 'sext' 'p_cast2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_cast2_cast_cast_cast = zext i31 %p_cast2_cast_cast"   --->   Operation 19 'zext' 'p_cast2_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stride_cast1 = zext i9 %stride_read"   --->   Operation 20 'zext' 'stride_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%stride_cast = zext i9 %stride_read"   --->   Operation 21 'zext' 'stride_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 22 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 23 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.47ns)   --->   "%icmp_ln1334 = icmp_eq  i32 %logn_read, i32 0" [../FalconHLS/code_hls/keygen.c:1334]   --->   Operation 24 'icmp' 'icmp_ln1334' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1334 = br i1 %icmp_ln1334, void %if.end, void %cleanup.cont" [../FalconHLS/code_hls/keygen.c:1334]   --->   Operation 25 'br' 'br_ln1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 26 'alloca' 't' <Predicate = (!icmp_ln1334)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m_6 = alloca i32 1"   --->   Operation 27 'alloca' 'm_6' <Predicate = (!icmp_ln1334)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1337 = zext i32 %logn_read" [../FalconHLS/code_hls/keygen.c:1337]   --->   Operation 28 'zext' 'zext_ln1337' <Predicate = (!icmp_ln1334)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (4.42ns)   --->   "%n = shl i64 1, i64 %zext_ln1337" [../FalconHLS/code_hls/keygen.c:1337]   --->   Operation 29 'shl' 'n' <Predicate = (!icmp_ln1334)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1339 = zext i31 %p_cast2_cast_cast" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 30 'zext' 'zext_ln1339' <Predicate = (!icmp_ln1334)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln1339 = store i64 %n, i64 %m_6" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 31 'store' 'store_ln1339' <Predicate = (!icmp_ln1334)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln1339 = store i64 1, i64 %t" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 32 'store' 'store_ln1339' <Predicate = (!icmp_ln1334)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1339 = br void %for.cond" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 33 'br' 'br_ln1339' <Predicate = (!icmp_ln1334)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%m_9 = load i64 %m_6" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 34 'load' 'm_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_9, i32 1, i32 63" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 35 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.78ns)   --->   "%icmp_ln1339 = icmp_eq  i63 %tmp, i63 0" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 36 'icmp' 'icmp_ln1339' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1339 = br i1 %icmp_ln1339, void %iNTT_loop2, void %for.end21" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 37 'br' 'br_ln1339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%t_load_3 = load i64 %t" [../FalconHLS/code_hls/keygen.c:1344]   --->   Operation 38 'load' 't_load_3' <Predicate = (!icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln1343 = specloopname void @_ssdm_op_SpecLoopName, void @empty_73" [../FalconHLS/code_hls/keygen.c:1343]   --->   Operation 39 'specloopname' 'specloopname_ln1343' <Predicate = (!icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%hm = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_9, i32 1, i32 63" [../FalconHLS/code_hls/keygen.c:1343]   --->   Operation 40 'partselect' 'hm' <Predicate = (!icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1343 = zext i63 %hm" [../FalconHLS/code_hls/keygen.c:1343]   --->   Operation 41 'zext' 'zext_ln1343' <Predicate = (!icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%dt = shl i64 %t_load_3, i64 1" [../FalconHLS/code_hls/keygen.c:1344]   --->   Operation 42 'shl' 'dt' <Predicate = (!icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %m_9, i32 1, i32 13" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%br_ln1345 = br void %iNTT_loop3" [../FalconHLS/code_hls/keygen.c:1345]   --->   Operation 44 'br' 'br_ln1345' <Predicate = (!icmp_ln1339)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 45 'alloca' 'idx' <Predicate = (icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%k_02 = alloca i32 1"   --->   Operation 46 'alloca' 'k_02' <Predicate = (icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.55ns)   --->   "%sub_ln1372 = sub i32 31, i32 %logn_read" [../FalconHLS/code_hls/keygen.c:1372]   --->   Operation 47 'sub' 'sub_ln1372' <Predicate = (icmp_ln1339)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (4.42ns)   --->   "%ni = shl i32 1, i32 %sub_ln1372" [../FalconHLS/code_hls/keygen.c:1372]   --->   Operation 48 'shl' 'ni' <Predicate = (icmp_ln1339)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1373 = zext i32 %ni" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 49 'zext' 'zext_ln1373' <Predicate = (icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln1373 = store i64 0, i64 %k_02" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 50 'store' 'store_ln1373' <Predicate = (icmp_ln1339)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln1373 = store i64 0, i64 %idx" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 51 'store' 'store_ln1373' <Predicate = (icmp_ln1339)> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln1373 = br void %for.inc27" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 52 'br' 'br_ln1373' <Predicate = (icmp_ln1339)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%v1 = phi i64 0, void %iNTT_loop2, i64 %v1_2, void %for.inc15.loopexit"   --->   Operation 53 'phi' 'v1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%u_09 = phi i63 0, void %iNTT_loop2, i63 %u, void %for.inc15.loopexit"   --->   Operation 54 'phi' 'u_09' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.78ns)   --->   "%icmp_ln1345 = icmp_eq  i63 %u_09, i63 %hm" [../FalconHLS/code_hls/keygen.c:1345]   --->   Operation 55 'icmp' 'icmp_ln1345' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.49ns)   --->   "%u = add i63 %u_09, i63 1" [../FalconHLS/code_hls/keygen.c:1345]   --->   Operation 57 'add' 'u' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln1345 = br i1 %icmp_ln1345, void %iNTT_loop3.split, void %for.inc19.loopexit" [../FalconHLS/code_hls/keygen.c:1345]   --->   Operation 58 'br' 'br_ln1345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%t_load = load i64 %t" [../FalconHLS/code_hls/keygen.c:1329]   --->   Operation 59 'load' 't_load' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln1351 = trunc i63 %u_09" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 60 'trunc' 'trunc_ln1351' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.67ns)   --->   "%add_ln1351 = add i13 %trunc_ln1351, i13 %trunc_ln" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 61 'add' 'add_ln1351' <Predicate = (!icmp_ln1345)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1351, i2 0" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.94ns)   --->   "%add_ln1351_3 = add i15 %shl_ln, i15 %igm_read" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 63 'add' 'add_ln1351_3' <Predicate = (!icmp_ln1345)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1351_3, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 64 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1345 = trunc i64 %v1" [../FalconHLS/code_hls/keygen.c:1345]   --->   Operation 65 'trunc' 'trunc_ln1345' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_3 : Operation 66 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1352 = mul i13 %trunc_ln1345, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1352]   --->   Operation 66 'mul' 'mul_ln1352' <Predicate = (!icmp_ln1345)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1329_2 = trunc i64 %t_load" [../FalconHLS/code_hls/keygen.c:1329]   --->   Operation 67 'trunc' 'trunc_ln1329_2' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.67ns)   --->   "%add_ln1353 = add i13 %trunc_ln1345, i13 %trunc_ln1329_2" [../FalconHLS/code_hls/keygen.c:1353]   --->   Operation 68 'add' 'add_ln1353' <Predicate = (!icmp_ln1345)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1353 = mul i13 %add_ln1353, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1353]   --->   Operation 69 'mul' 'mul_ln1353' <Predicate = (!icmp_ln1345)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln1339 = store i64 %zext_ln1343, i64 %m_6" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 70 'store' 'store_ln1339' <Predicate = (icmp_ln1345)> <Delay = 1.58>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln1339 = store i64 %dt, i64 %t" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 71 'store' 'store_ln1339' <Predicate = (icmp_ln1345)> <Delay = 1.58>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln1339 = br void %for.cond" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 72 'br' 'br_ln1339' <Predicate = (icmp_ln1345)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 73 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1352 = mul i13 %trunc_ln1345, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1352]   --->   Operation 73 'mul' 'mul_ln1352' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1353 = mul i13 %add_ln1353, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1353]   --->   Operation 74 'mul' 'mul_ln1353' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1351 = zext i13 %lshr_ln" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 75 'zext' 'zext_ln1351' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln1351" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 76 'getelementptr' 'vla18_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (3.25ns)   --->   "%s = load i13 %vla18_addr" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 77 'load' 's' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 78 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1352 = mul i13 %trunc_ln1345, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1352]   --->   Operation 78 'mul' 'mul_ln1352' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1353 = mul i13 %add_ln1353, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1353]   --->   Operation 79 'mul' 'mul_ln1353' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln1341 = specloopname void @_ssdm_op_SpecLoopName, void @empty_92" [../FalconHLS/code_hls/keygen.c:1341]   --->   Operation 80 'specloopname' 'specloopname_ln1341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%s = load i13 %vla18_addr" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 81 'load' 's' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 82 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1352 = mul i13 %trunc_ln1345, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1352]   --->   Operation 82 'mul' 'mul_ln1352' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1353 = mul i13 %add_ln1353, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1353]   --->   Operation 83 'mul' 'mul_ln1353' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1354 = zext i32 %s" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 84 'zext' 'zext_ln1354' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln1354 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 85 'br' 'br_ln1354' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 6.87>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%v_05 = phi i64 0, void %iNTT_loop3.split, i64 %v, void %for.inc.split"   --->   Operation 86 'phi' 'v_05' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%idx18 = phi i64 0, void %iNTT_loop3.split, i64 %add_ln1354_2, void %for.inc.split" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 87 'phi' 'idx18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%t_load_4 = load i64 %t" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 88 'load' 't_load_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (2.77ns)   --->   "%icmp_ln1354 = icmp_eq  i64 %v_05, i64 %t_load_4" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 89 'icmp' 'icmp_ln1354' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (3.52ns)   --->   "%v = add i64 %v_05, i64 1" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 90 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln1354 = br i1 %icmp_ln1354, void %for.inc.split, void %for.inc15.loopexit" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 91 'br' 'br_ln1354' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1354 = trunc i64 %idx18" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 92 'trunc' 'trunc_ln1354' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.67ns)   --->   "%add_ln1348 = add i13 %trunc_ln1354, i13 %mul_ln1352" [../FalconHLS/code_hls/keygen.c:1348]   --->   Operation 93 'add' 'add_ln1348' <Predicate = (!icmp_ln1354)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln67 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1348, i2 0" [../FalconHLS/code_hls/keygen.c:1348]   --->   Operation 94 'bitconcatenate' 'shl_ln67' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.94ns)   --->   "%r1 = add i15 %shl_ln67, i15 %a_read" [../FalconHLS/code_hls/keygen.c:1348]   --->   Operation 95 'add' 'r1' <Predicate = (!icmp_ln1354)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.67ns)   --->   "%add_ln1348_7 = add i13 %trunc_ln1354, i13 %mul_ln1353" [../FalconHLS/code_hls/keygen.c:1348]   --->   Operation 96 'add' 'add_ln1348_7' <Predicate = (!icmp_ln1354)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln1348_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1348_7, i2 0" [../FalconHLS/code_hls/keygen.c:1348]   --->   Operation 97 'bitconcatenate' 'shl_ln1348_2' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.94ns)   --->   "%r2 = add i15 %shl_ln1348_2, i15 %a_read" [../FalconHLS/code_hls/keygen.c:1348]   --->   Operation 98 'add' 'r2' <Predicate = (!icmp_ln1354)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%lshr_ln64 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r1, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1358]   --->   Operation 99 'partselect' 'lshr_ln64' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1358 = zext i13 %lshr_ln64" [../FalconHLS/code_hls/keygen.c:1358]   --->   Operation 100 'zext' 'zext_ln1358' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%vla18_addr_316 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1358" [../FalconHLS/code_hls/keygen.c:1358]   --->   Operation 101 'getelementptr' 'vla18_addr_316' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 102 [2/2] (3.25ns)   --->   "%x = load i13 %vla18_addr_316" [../FalconHLS/code_hls/keygen.c:1358]   --->   Operation 102 'load' 'x' <Predicate = (!icmp_ln1354)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%lshr_ln65 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r2, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1359]   --->   Operation 103 'partselect' 'lshr_ln65' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1359 = zext i13 %lshr_ln65" [../FalconHLS/code_hls/keygen.c:1359]   --->   Operation 104 'zext' 'zext_ln1359' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%vla18_addr_317 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1359" [../FalconHLS/code_hls/keygen.c:1359]   --->   Operation 105 'getelementptr' 'vla18_addr_317' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (3.25ns)   --->   "%y = load i13 %vla18_addr_317" [../FalconHLS/code_hls/keygen.c:1359]   --->   Operation 106 'load' 'y' <Predicate = (!icmp_ln1354)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 107 [1/1] (3.52ns)   --->   "%add_ln1354_2 = add i64 %idx18, i64 %stride_cast1" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 107 'add' 'add_ln1354_2' <Predicate = (!icmp_ln1354)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (3.52ns)   --->   "%v1_2 = add i64 %dt, i64 %v1" [../FalconHLS/code_hls/keygen.c:1345]   --->   Operation 108 'add' 'v1_2' <Predicate = (icmp_ln1354)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln1345 = br void %iNTT_loop3" [../FalconHLS/code_hls/keygen.c:1345]   --->   Operation 109 'br' 'br_ln1345' <Predicate = (icmp_ln1354)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 41.9>
ST_8 : Operation 110 [1/2] (3.25ns)   --->   "%x = load i13 %vla18_addr_316" [../FalconHLS/code_hls/keygen.c:1358]   --->   Operation 110 'load' 'x' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 111 [1/2] (3.25ns)   --->   "%y = load i13 %vla18_addr_317" [../FalconHLS/code_hls/keygen.c:1359]   --->   Operation 111 'load' 'y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln685 = sub i32 %x, i32 %p_cast2_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 112 'sub' 'sub_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 113 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln685 = add i32 %y, i32 %sub_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 113 'add' 'add_ln685' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_14)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685, i32 31" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 114 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_14)   --->   "%select_ln685 = select i1 %tmp_191, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 115 'select' 'select_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_14)   --->   "%and_ln685 = and i25 %select_ln685, i25 %p_read" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 116 'and' 'and_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_14)   --->   "%sext_ln685 = sext i25 %and_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 117 'sext' 'sext_ln685' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_14)   --->   "%zext_ln685 = zext i31 %sext_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 118 'zext' 'zext_ln685' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln685_14 = add i32 %zext_ln685, i32 %add_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 119 'add' 'add_ln685_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln1360 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_316, i32 %add_ln685_14, i4 15" [../FalconHLS/code_hls/keygen.c:1360]   --->   Operation 120 'store' 'store_ln1360' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 121 [1/1] (2.55ns)   --->   "%sub_ln697 = sub i32 %x, i32 %y" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 121 'sub' 'sub_ln697' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697, i32 31" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 122 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%select_ln697 = select i1 %tmp_192, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 123 'select' 'select_ln697' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%and_ln697 = and i25 %select_ln697, i25 %p_read" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 124 'and' 'and_ln697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%sext_ln697 = sext i25 %and_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 125 'sext' 'sext_ln697' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%zext_ln697 = zext i31 %sext_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 126 'zext' 'zext_ln697' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln697 = add i32 %zext_ln697, i32 %sub_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 127 'add' 'add_ln697' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln721_2 = zext i32 %add_ln697" [../FalconHLS/code_hls/keygen.c:721->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 128 'zext' 'zext_ln721_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (8.51ns)   --->   "%z_100 = mul i63 %zext_ln1354, i63 %zext_ln721_2" [../FalconHLS/code_hls/keygen.c:721->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 129 'mul' 'z_100' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i63 %z_100" [../FalconHLS/code_hls/keygen.c:718->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 130 'trunc' 'trunc_ln718_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (8.24ns)   --->   "%mul_ln722_4 = mul i31 %trunc_ln718_1, i31 %p0i_read" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 131 'mul' 'mul_ln722_4' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln722_3 = zext i31 %mul_ln722_4" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 132 'zext' 'zext_ln722_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (8.24ns)   --->   "%w_60 = mul i62 %zext_ln722_3, i62 %zext_ln1339" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 133 'mul' 'w_60' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln718_1 = zext i62 %w_60" [../FalconHLS/code_hls/keygen.c:718->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 134 'zext' 'zext_ln718_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (3.49ns)   --->   "%add_ln723_1 = add i63 %zext_ln718_1, i63 %z_100" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 135 'add' 'add_ln723_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln723_1 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %add_ln723_1, i32 31, i32 62" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 136 'partselect' 'trunc_ln723_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (2.55ns)   --->   "%d_8 = sub i32 %trunc_ln723_1, i32 %p_cast2_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 137 'sub' 'd_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node d_9)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %d_8, i32 31" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 138 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node d_9)   --->   "%select_ln724_1 = select i1 %tmp_193, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 139 'select' 'select_ln724_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node d_9)   --->   "%and_ln724_1 = and i25 %select_ln724_1, i25 %p_read" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 140 'and' 'and_ln724_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node d_9)   --->   "%sext_ln724_1 = sext i25 %and_ln724_1" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 141 'sext' 'sext_ln724_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node d_9)   --->   "%zext_ln724_1 = zext i31 %sext_ln724_1" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 142 'zext' 'zext_ln724_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (2.55ns) (out node of the LUT)   --->   "%d_9 = add i32 %zext_ln724_1, i32 %d_8" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 143 'add' 'd_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln1348 = specloopname void @_ssdm_op_SpecLoopName, void @empty_101" [../FalconHLS/code_hls/keygen.c:1348]   --->   Operation 144 'specloopname' 'specloopname_ln1348' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln1361 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_317, i32 %d_9, i4 15" [../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 145 'store' 'store_ln1361' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln1354 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 146 'br' 'br_ln1354' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 5.19>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%k = load i64 %k_02" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 147 'load' 'k' <Predicate = (!icmp_ln1334)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (2.77ns)   --->   "%icmp_ln1373 = icmp_eq  i64 %k, i64 %n" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 148 'icmp' 'icmp_ln1373' <Predicate = (!icmp_ln1334)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (3.52ns)   --->   "%k_16 = add i64 %k, i64 1" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 149 'add' 'k_16' <Predicate = (!icmp_ln1334)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln1373 = br i1 %icmp_ln1373, void %for.inc27.split, void %cleanup.cont.loopexit" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 150 'br' 'br_ln1373' <Predicate = (!icmp_ln1334)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [../FalconHLS/code_hls/keygen.c:1329]   --->   Operation 151 'load' 'idx_load' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln1329 = trunc i64 %idx_load" [../FalconHLS/code_hls/keygen.c:1329]   --->   Operation 152 'trunc' 'trunc_ln1329' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln66 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln1329, i2 0" [../FalconHLS/code_hls/keygen.c:1329]   --->   Operation 153 'bitconcatenate' 'shl_ln66' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (1.94ns)   --->   "%r = add i15 %shl_ln66, i15 %a_read" [../FalconHLS/code_hls/keygen.c:1329]   --->   Operation 154 'add' 'r' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%lshr_ln63 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 155 'partselect' 'lshr_ln63' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1374 = zext i13 %lshr_ln63" [../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 156 'zext' 'zext_ln1374' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%vla18_addr_315 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1374" [../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 157 'getelementptr' 'vla18_addr_315' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 0.00>
ST_10 : Operation 158 [2/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr_315" [../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 158 'load' 'vla18_load' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 159 [1/1] (3.52ns)   --->   "%add_ln1373_2 = add i64 %idx_load, i64 %stride_cast1" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 159 'add' 'add_ln1373_2' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln1373 = store i64 %k_16, i64 %k_02" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 160 'store' 'store_ln1373' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 1.58>
ST_10 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln1373 = store i64 %add_ln1373_2, i64 %idx" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 161 'store' 'store_ln1373' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 1.58>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!icmp_ln1334 & icmp_ln1373)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln1376 = ret" [../FalconHLS/code_hls/keygen.c:1376]   --->   Operation 163 'ret' 'ret_ln1376' <Predicate = (icmp_ln1373) | (icmp_ln1334)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 40.1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln1329 = specloopname void @_ssdm_op_SpecLoopName, void @empty_100" [../FalconHLS/code_hls/keygen.c:1329]   --->   Operation 164 'specloopname' 'specloopname_ln1329' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr_315" [../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 165 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln721 = zext i32 %vla18_load" [../FalconHLS/code_hls/keygen.c:721->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 166 'zext' 'zext_ln721' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (8.51ns)   --->   "%z = mul i63 %zext_ln1373, i63 %zext_ln721" [../FalconHLS/code_hls/keygen.c:721->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 167 'mul' 'z' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i63 %z" [../FalconHLS/code_hls/keygen.c:718->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 168 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (8.24ns)   --->   "%mul_ln722 = mul i31 %trunc_ln718, i31 %p0i_read" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 169 'mul' 'mul_ln722' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln722 = zext i31 %mul_ln722" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 170 'zext' 'zext_ln722' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (8.24ns)   --->   "%w = mul i62 %zext_ln722, i62 %zext_ln1339" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 171 'mul' 'w' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln718 = zext i62 %w" [../FalconHLS/code_hls/keygen.c:718->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 172 'zext' 'zext_ln718' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (3.49ns)   --->   "%add_ln723 = add i63 %zext_ln718, i63 %z" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 173 'add' 'add_ln723' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %add_ln723, i32 31, i32 62" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 174 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (2.55ns)   --->   "%d = sub i32 %trunc_ln15, i32 %p_cast2_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 175 'sub' 'd' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node d_7)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %d, i32 31" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 176 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node d_7)   --->   "%select_ln724 = select i1 %tmp_190, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 177 'select' 'select_ln724' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node d_7)   --->   "%and_ln724 = and i25 %select_ln724, i25 %p_read" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 178 'and' 'and_ln724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node d_7)   --->   "%sext_ln724 = sext i25 %and_ln724" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 179 'sext' 'sext_ln724' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node d_7)   --->   "%zext_ln724 = zext i31 %sext_ln724" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 180 'zext' 'zext_ln724' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (2.55ns) (out node of the LUT)   --->   "%d_7 = add i32 %zext_ln724, i32 %d" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 181 'add' 'd_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln1374 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_315, i32 %d_7, i4 15" [../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 182 'store' 'store_ln1374' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln1373 = br void %for.inc27" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 183 'br' 'br_ln1373' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vla18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ igm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ logn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p0i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p0i_read                   (read                  ) [ 001111111111]
p_read                     (read                  ) [ 001111111111]
logn_read                  (read                  ) [ 001111111100]
igm_read                   (read                  ) [ 001111111100]
stride_read                (read                  ) [ 000000000000]
a_read                     (read                  ) [ 001111111111]
p_cast2_cast_cast          (sext                  ) [ 000000000000]
p_cast2_cast_cast_cast     (zext                  ) [ 001111111111]
stride_cast1               (zext                  ) [ 001111111111]
stride_cast                (zext                  ) [ 001111111100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000]
icmp_ln1334                (icmp                  ) [ 011111111111]
br_ln1334                  (br                    ) [ 000000000000]
t                          (alloca                ) [ 011111111100]
m_6                        (alloca                ) [ 011111111100]
zext_ln1337                (zext                  ) [ 000000000000]
n                          (shl                   ) [ 001111111111]
zext_ln1339                (zext                  ) [ 001111111111]
store_ln1339               (store                 ) [ 000000000000]
store_ln1339               (store                 ) [ 000000000000]
br_ln1339                  (br                    ) [ 000000000000]
m_9                        (load                  ) [ 000000000000]
tmp                        (partselect            ) [ 000000000000]
icmp_ln1339                (icmp                  ) [ 001111111100]
br_ln1339                  (br                    ) [ 000000000000]
t_load_3                   (load                  ) [ 000000000000]
specloopname_ln1343        (specloopname          ) [ 000000000000]
hm                         (partselect            ) [ 000111111100]
zext_ln1343                (zext                  ) [ 000111111100]
dt                         (shl                   ) [ 000111111100]
trunc_ln                   (partselect            ) [ 000111111100]
br_ln1345                  (br                    ) [ 001111111100]
idx                        (alloca                ) [ 001111111111]
k_02                       (alloca                ) [ 001111111111]
sub_ln1372                 (sub                   ) [ 000000000000]
ni                         (shl                   ) [ 000000000000]
zext_ln1373                (zext                  ) [ 000000000011]
store_ln1373               (store                 ) [ 000000000000]
store_ln1373               (store                 ) [ 000000000000]
br_ln1373                  (br                    ) [ 000000000000]
v1                         (phi                   ) [ 000111111100]
u_09                       (phi                   ) [ 000100000000]
icmp_ln1345                (icmp                  ) [ 001111111100]
speclooptripcount_ln0      (speclooptripcount     ) [ 000000000000]
u                          (add                   ) [ 001111111100]
br_ln1345                  (br                    ) [ 000000000000]
t_load                     (load                  ) [ 000000000000]
trunc_ln1351               (trunc                 ) [ 000000000000]
add_ln1351                 (add                   ) [ 000000000000]
shl_ln                     (bitconcatenate        ) [ 000000000000]
add_ln1351_3               (add                   ) [ 000000000000]
lshr_ln                    (partselect            ) [ 000011000000]
trunc_ln1345               (trunc                 ) [ 000011100000]
trunc_ln1329_2             (trunc                 ) [ 000000000000]
add_ln1353                 (add                   ) [ 000011100000]
store_ln1339               (store                 ) [ 000000000000]
store_ln1339               (store                 ) [ 000000000000]
br_ln1339                  (br                    ) [ 000000000000]
zext_ln1351                (zext                  ) [ 000000000000]
vla18_addr                 (getelementptr         ) [ 000000100000]
specloopname_ln1341        (specloopname          ) [ 000000000000]
s                          (load                  ) [ 000000000000]
mul_ln1352                 (mul                   ) [ 000000011100]
mul_ln1353                 (mul                   ) [ 000000011100]
zext_ln1354                (zext                  ) [ 000000011100]
br_ln1354                  (br                    ) [ 001111111100]
v_05                       (phi                   ) [ 000000010000]
idx18                      (phi                   ) [ 000000010000]
t_load_4                   (load                  ) [ 000000000000]
icmp_ln1354                (icmp                  ) [ 001111111100]
v                          (add                   ) [ 001111111100]
br_ln1354                  (br                    ) [ 000000000000]
trunc_ln1354               (trunc                 ) [ 000000000000]
add_ln1348                 (add                   ) [ 000000000000]
shl_ln67                   (bitconcatenate        ) [ 000000000000]
r1                         (add                   ) [ 000000000000]
add_ln1348_7               (add                   ) [ 000000000000]
shl_ln1348_2               (bitconcatenate        ) [ 000000000000]
r2                         (add                   ) [ 000000000000]
lshr_ln64                  (partselect            ) [ 000000000000]
zext_ln1358                (zext                  ) [ 000000000000]
vla18_addr_316             (getelementptr         ) [ 000000001000]
lshr_ln65                  (partselect            ) [ 000000000000]
zext_ln1359                (zext                  ) [ 000000000000]
vla18_addr_317             (getelementptr         ) [ 000000001100]
add_ln1354_2               (add                   ) [ 001111111100]
v1_2                       (add                   ) [ 001111111100]
br_ln1345                  (br                    ) [ 001111111100]
x                          (load                  ) [ 000000000000]
y                          (load                  ) [ 000000000000]
sub_ln685                  (sub                   ) [ 000000000000]
add_ln685                  (add                   ) [ 000000000000]
tmp_191                    (bitselect             ) [ 000000000000]
select_ln685               (select                ) [ 000000000000]
and_ln685                  (and                   ) [ 000000000000]
sext_ln685                 (sext                  ) [ 000000000000]
zext_ln685                 (zext                  ) [ 000000000000]
add_ln685_14               (add                   ) [ 000000000000]
store_ln1360               (store                 ) [ 000000000000]
sub_ln697                  (sub                   ) [ 000000000000]
tmp_192                    (bitselect             ) [ 000000000000]
select_ln697               (select                ) [ 000000000000]
and_ln697                  (and                   ) [ 000000000000]
sext_ln697                 (sext                  ) [ 000000000000]
zext_ln697                 (zext                  ) [ 000000000000]
add_ln697                  (add                   ) [ 000000000000]
zext_ln721_2               (zext                  ) [ 000000000000]
z_100                      (mul                   ) [ 000000000000]
trunc_ln718_1              (trunc                 ) [ 000000000000]
mul_ln722_4                (mul                   ) [ 000000000000]
zext_ln722_3               (zext                  ) [ 000000000000]
w_60                       (mul                   ) [ 000000000000]
zext_ln718_1               (zext                  ) [ 000000000000]
add_ln723_1                (add                   ) [ 000000000000]
trunc_ln723_1              (partselect            ) [ 000000000000]
d_8                        (sub                   ) [ 000000000000]
tmp_193                    (bitselect             ) [ 000000000000]
select_ln724_1             (select                ) [ 000000000000]
and_ln724_1                (and                   ) [ 000000000000]
sext_ln724_1               (sext                  ) [ 000000000000]
zext_ln724_1               (zext                  ) [ 000000000000]
d_9                        (add                   ) [ 000000000100]
specloopname_ln1348        (specloopname          ) [ 000000000000]
store_ln1361               (store                 ) [ 000000000000]
br_ln1354                  (br                    ) [ 001111111100]
k                          (load                  ) [ 000000000000]
icmp_ln1373                (icmp                  ) [ 000000000011]
k_16                       (add                   ) [ 000000000000]
br_ln1373                  (br                    ) [ 000000000000]
idx_load                   (load                  ) [ 000000000000]
trunc_ln1329               (trunc                 ) [ 000000000000]
shl_ln66                   (bitconcatenate        ) [ 000000000000]
r                          (add                   ) [ 000000000000]
lshr_ln63                  (partselect            ) [ 000000000000]
zext_ln1374                (zext                  ) [ 000000000000]
vla18_addr_315             (getelementptr         ) [ 000000000001]
add_ln1373_2               (add                   ) [ 000000000000]
store_ln1373               (store                 ) [ 000000000000]
store_ln1373               (store                 ) [ 000000000000]
br_ln0                     (br                    ) [ 000000000000]
ret_ln1376                 (ret                   ) [ 000000000000]
specloopname_ln1329        (specloopname          ) [ 000000000000]
vla18_load                 (load                  ) [ 000000000000]
zext_ln721                 (zext                  ) [ 000000000000]
z                          (mul                   ) [ 000000000000]
trunc_ln718                (trunc                 ) [ 000000000000]
mul_ln722                  (mul                   ) [ 000000000000]
zext_ln722                 (zext                  ) [ 000000000000]
w                          (mul                   ) [ 000000000000]
zext_ln718                 (zext                  ) [ 000000000000]
add_ln723                  (add                   ) [ 000000000000]
trunc_ln15                 (partselect            ) [ 000000000000]
d                          (sub                   ) [ 000000000000]
tmp_190                    (bitselect             ) [ 000000000000]
select_ln724               (select                ) [ 000000000000]
and_ln724                  (and                   ) [ 000000000000]
sext_ln724                 (sext                  ) [ 000000000000]
zext_ln724                 (zext                  ) [ 000000000000]
d_7                        (add                   ) [ 000000000000]
store_ln1374               (store                 ) [ 000000000000]
br_ln1373                  (br                    ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vla18">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vla18"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stride">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="igm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="igm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="logn">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logn"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p0i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p0i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_92"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_101"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_100"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="t_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="m_6_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_6/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="idx_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="k_02_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_02/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p0i_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="31" slack="0"/>
<pin id="104" dir="0" index="1" bw="31" slack="0"/>
<pin id="105" dir="1" index="2" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p0i_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="25" slack="0"/>
<pin id="110" dir="0" index="1" bw="25" slack="0"/>
<pin id="111" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="logn_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="logn_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="igm_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="15" slack="0"/>
<pin id="122" dir="0" index="1" bw="15" slack="0"/>
<pin id="123" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="igm_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="stride_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="0"/>
<pin id="128" dir="0" index="1" bw="9" slack="0"/>
<pin id="129" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="a_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="15" slack="0"/>
<pin id="134" dir="0" index="1" bw="15" slack="0"/>
<pin id="135" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="vla18_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="13" slack="0"/>
<pin id="142" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="13" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="13" slack="1"/>
<pin id="159" dir="0" index="5" bw="32" slack="0"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
<pin id="161" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s/5 x/7 y/7 store_ln1360/8 store_ln1361/9 vla18_load/10 store_ln1374/11 "/>
</bind>
</comp>

<comp id="151" class="1004" name="vla18_addr_316_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="13" slack="0"/>
<pin id="155" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_316/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="vla18_addr_317_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="13" slack="0"/>
<pin id="167" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_317/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="vla18_addr_315_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="13" slack="0"/>
<pin id="175" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_315/10 "/>
</bind>
</comp>

<comp id="179" class="1005" name="v1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v1 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="v1_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="64" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1/3 "/>
</bind>
</comp>

<comp id="191" class="1005" name="u_09_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="63" slack="1"/>
<pin id="193" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="u_09 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="u_09_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="63" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="u_09/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="v_05_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_05 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="v_05_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="64" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_05/7 "/>
</bind>
</comp>

<comp id="213" class="1005" name="idx18_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="idx18 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="idx18_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="64" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx18/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load_3/2 t_load/3 t_load_4/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_cast2_cast_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="25" slack="0"/>
<pin id="229" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast2_cast_cast/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_cast2_cast_cast_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="25" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="stride_cast1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="stride_cast1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="stride_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="0"/>
<pin id="241" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="stride_cast/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln1334_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1334/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln1337_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1337/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="n_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln1339_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="25" slack="0"/>
<pin id="261" dir="1" index="1" bw="62" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1339/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln1339_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1339/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln1339_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1339/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="m_9_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_9/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="63" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="0" index="3" bw="7" slack="0"/>
<pin id="281" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln1339_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="63" slack="0"/>
<pin id="288" dir="0" index="1" bw="63" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1339/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="hm_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="63" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="0" index="3" bw="7" slack="0"/>
<pin id="297" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="hm/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln1343_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="63" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1343/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="dt_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="dt/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="13" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="0" index="3" bw="5" slack="0"/>
<pin id="317" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sub_ln1372_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="1"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1372/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="ni_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="ni/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln1373_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1373/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln1373_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1373/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln1373_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1373/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln1345_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="63" slack="0"/>
<pin id="349" dir="0" index="1" bw="63" slack="1"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1345/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="u_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="63" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln1351_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="63" slack="0"/>
<pin id="360" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1351/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln1351_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="13" slack="0"/>
<pin id="364" dir="0" index="1" bw="13" slack="1"/>
<pin id="365" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1351/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="shl_ln_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="15" slack="0"/>
<pin id="369" dir="0" index="1" bw="13" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln1351_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="15" slack="0"/>
<pin id="377" dir="0" index="1" bw="15" slack="2"/>
<pin id="378" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1351_3/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="lshr_ln_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="13" slack="0"/>
<pin id="382" dir="0" index="1" bw="15" slack="0"/>
<pin id="383" dir="0" index="2" bw="3" slack="0"/>
<pin id="384" dir="0" index="3" bw="5" slack="0"/>
<pin id="385" dir="1" index="4" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln1345_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1345/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln1329_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1329_2/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln1353_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="13" slack="0"/>
<pin id="400" dir="0" index="1" bw="13" slack="0"/>
<pin id="401" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln1339_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="63" slack="1"/>
<pin id="406" dir="0" index="1" bw="64" slack="2"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1339/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln1339_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="1"/>
<pin id="410" dir="0" index="1" bw="64" slack="2"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1339/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln1351_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="13" slack="2"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1351/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln1354_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1354/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln1354_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1354/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="v_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln1354_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="0"/>
<pin id="434" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1354/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln1348_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="13" slack="0"/>
<pin id="438" dir="0" index="1" bw="13" slack="1"/>
<pin id="439" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1348/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="shl_ln67_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="15" slack="0"/>
<pin id="443" dir="0" index="1" bw="13" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln67/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="r1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="15" slack="0"/>
<pin id="451" dir="0" index="1" bw="15" slack="6"/>
<pin id="452" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r1/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln1348_7_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="13" slack="0"/>
<pin id="456" dir="0" index="1" bw="13" slack="1"/>
<pin id="457" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1348_7/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="shl_ln1348_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="15" slack="0"/>
<pin id="461" dir="0" index="1" bw="13" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1348_2/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="r2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="15" slack="0"/>
<pin id="469" dir="0" index="1" bw="15" slack="6"/>
<pin id="470" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r2/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="lshr_ln64_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="13" slack="0"/>
<pin id="474" dir="0" index="1" bw="15" slack="0"/>
<pin id="475" dir="0" index="2" bw="3" slack="0"/>
<pin id="476" dir="0" index="3" bw="5" slack="0"/>
<pin id="477" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln64/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln1358_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="13" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1358/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="lshr_ln65_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="13" slack="0"/>
<pin id="489" dir="0" index="1" bw="15" slack="0"/>
<pin id="490" dir="0" index="2" bw="3" slack="0"/>
<pin id="491" dir="0" index="3" bw="5" slack="0"/>
<pin id="492" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln65/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln1359_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="13" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1359/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln1354_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="0" index="1" bw="9" slack="6"/>
<pin id="505" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1354_2/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="v1_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="5"/>
<pin id="509" dir="0" index="1" bw="64" slack="4"/>
<pin id="510" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v1_2/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sub_ln685_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="31" slack="7"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln685/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln685_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln685/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_191_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="0" index="2" bw="6" slack="0"/>
<pin id="527" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_191/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln685_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="25" slack="0"/>
<pin id="534" dir="0" index="2" bw="25" slack="0"/>
<pin id="535" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln685/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="and_ln685_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="25" slack="0"/>
<pin id="541" dir="0" index="1" bw="25" slack="7"/>
<pin id="542" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln685/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln685_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="25" slack="0"/>
<pin id="546" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln685/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln685_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="25" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln685/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln685_14_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="31" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln685_14/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sub_ln697_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln697/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_192_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="6" slack="0"/>
<pin id="569" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_192/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="select_ln697_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="25" slack="0"/>
<pin id="576" dir="0" index="2" bw="25" slack="0"/>
<pin id="577" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln697/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="and_ln697_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="25" slack="0"/>
<pin id="583" dir="0" index="1" bw="25" slack="7"/>
<pin id="584" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln697/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sext_ln697_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="25" slack="0"/>
<pin id="588" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln697/8 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln697_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="25" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln697/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln697_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="31" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln697/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln721_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln721_2/8 "/>
</bind>
</comp>

<comp id="604" class="1004" name="z_100_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="2"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="z_100/8 "/>
</bind>
</comp>

<comp id="609" class="1004" name="trunc_ln718_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="63" slack="0"/>
<pin id="611" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_1/8 "/>
</bind>
</comp>

<comp id="613" class="1004" name="mul_ln722_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="31" slack="0"/>
<pin id="615" dir="0" index="1" bw="31" slack="7"/>
<pin id="616" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln722_4/8 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln722_3_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="31" slack="0"/>
<pin id="620" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln722_3/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="w_60_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="31" slack="0"/>
<pin id="624" dir="0" index="1" bw="31" slack="7"/>
<pin id="625" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="w_60/8 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln718_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="62" slack="0"/>
<pin id="629" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln718_1/8 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln723_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="62" slack="0"/>
<pin id="633" dir="0" index="1" bw="63" slack="0"/>
<pin id="634" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln723_1/8 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln723_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="63" slack="0"/>
<pin id="640" dir="0" index="2" bw="6" slack="0"/>
<pin id="641" dir="0" index="3" bw="7" slack="0"/>
<pin id="642" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln723_1/8 "/>
</bind>
</comp>

<comp id="647" class="1004" name="d_8_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="31" slack="7"/>
<pin id="650" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="d_8/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_193_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="0" index="2" bw="6" slack="0"/>
<pin id="656" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_193/8 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln724_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="25" slack="0"/>
<pin id="663" dir="0" index="2" bw="25" slack="0"/>
<pin id="664" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln724_1/8 "/>
</bind>
</comp>

<comp id="668" class="1004" name="and_ln724_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="25" slack="0"/>
<pin id="670" dir="0" index="1" bw="25" slack="7"/>
<pin id="671" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln724_1/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sext_ln724_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="25" slack="0"/>
<pin id="675" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln724_1/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln724_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="25" slack="0"/>
<pin id="679" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln724_1/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="d_9_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="31" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d_9/8 "/>
</bind>
</comp>

<comp id="687" class="1004" name="k_load_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="1"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/10 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp_ln1373_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="64" slack="0"/>
<pin id="692" dir="0" index="1" bw="64" slack="2"/>
<pin id="693" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1373/10 "/>
</bind>
</comp>

<comp id="695" class="1004" name="k_16_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_16/10 "/>
</bind>
</comp>

<comp id="701" class="1004" name="idx_load_load_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="1"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/10 "/>
</bind>
</comp>

<comp id="704" class="1004" name="trunc_ln1329_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="0"/>
<pin id="706" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1329/10 "/>
</bind>
</comp>

<comp id="708" class="1004" name="shl_ln66_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="15" slack="0"/>
<pin id="710" dir="0" index="1" bw="13" slack="0"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln66/10 "/>
</bind>
</comp>

<comp id="716" class="1004" name="r_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="15" slack="0"/>
<pin id="718" dir="0" index="1" bw="15" slack="2"/>
<pin id="719" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/10 "/>
</bind>
</comp>

<comp id="721" class="1004" name="lshr_ln63_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="13" slack="0"/>
<pin id="723" dir="0" index="1" bw="15" slack="0"/>
<pin id="724" dir="0" index="2" bw="3" slack="0"/>
<pin id="725" dir="0" index="3" bw="5" slack="0"/>
<pin id="726" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln63/10 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln1374_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="13" slack="0"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1374/10 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln1373_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="0"/>
<pin id="738" dir="0" index="1" bw="9" slack="2"/>
<pin id="739" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1373_2/10 "/>
</bind>
</comp>

<comp id="741" class="1004" name="store_ln1373_store_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="0"/>
<pin id="743" dir="0" index="1" bw="64" slack="1"/>
<pin id="744" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1373/10 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln1373_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="0"/>
<pin id="748" dir="0" index="1" bw="64" slack="1"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1373/10 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln721_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln721/11 "/>
</bind>
</comp>

<comp id="755" class="1004" name="z_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="2"/>
<pin id="757" dir="0" index="1" bw="32" slack="0"/>
<pin id="758" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="z/11 "/>
</bind>
</comp>

<comp id="760" class="1004" name="trunc_ln718_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="63" slack="0"/>
<pin id="762" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/11 "/>
</bind>
</comp>

<comp id="764" class="1004" name="mul_ln722_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="31" slack="0"/>
<pin id="766" dir="0" index="1" bw="31" slack="3"/>
<pin id="767" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln722/11 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln722_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="31" slack="0"/>
<pin id="771" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln722/11 "/>
</bind>
</comp>

<comp id="773" class="1004" name="w_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="31" slack="0"/>
<pin id="775" dir="0" index="1" bw="31" slack="3"/>
<pin id="776" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="w/11 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln718_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="62" slack="0"/>
<pin id="780" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln718/11 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln723_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="62" slack="0"/>
<pin id="784" dir="0" index="1" bw="63" slack="0"/>
<pin id="785" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln723/11 "/>
</bind>
</comp>

<comp id="788" class="1004" name="trunc_ln15_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="63" slack="0"/>
<pin id="791" dir="0" index="2" bw="6" slack="0"/>
<pin id="792" dir="0" index="3" bw="7" slack="0"/>
<pin id="793" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln15/11 "/>
</bind>
</comp>

<comp id="798" class="1004" name="d_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="31" slack="3"/>
<pin id="801" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="d/11 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_190_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="32" slack="0"/>
<pin id="806" dir="0" index="2" bw="6" slack="0"/>
<pin id="807" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_190/11 "/>
</bind>
</comp>

<comp id="811" class="1004" name="select_ln724_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="25" slack="0"/>
<pin id="814" dir="0" index="2" bw="25" slack="0"/>
<pin id="815" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln724/11 "/>
</bind>
</comp>

<comp id="819" class="1004" name="and_ln724_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="25" slack="0"/>
<pin id="821" dir="0" index="1" bw="25" slack="3"/>
<pin id="822" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln724/11 "/>
</bind>
</comp>

<comp id="824" class="1004" name="sext_ln724_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="25" slack="0"/>
<pin id="826" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln724/11 "/>
</bind>
</comp>

<comp id="828" class="1004" name="zext_ln724_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="25" slack="0"/>
<pin id="830" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln724/11 "/>
</bind>
</comp>

<comp id="832" class="1004" name="d_7_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="31" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d_7/11 "/>
</bind>
</comp>

<comp id="839" class="1007" name="grp_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="13" slack="0"/>
<pin id="841" dir="0" index="1" bw="9" slack="2"/>
<pin id="842" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352/3 "/>
</bind>
</comp>

<comp id="844" class="1007" name="grp_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="13" slack="0"/>
<pin id="846" dir="0" index="1" bw="9" slack="2"/>
<pin id="847" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1353/3 "/>
</bind>
</comp>

<comp id="849" class="1005" name="p0i_read_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="31" slack="3"/>
<pin id="851" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="p0i_read "/>
</bind>
</comp>

<comp id="855" class="1005" name="p_read_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="25" slack="3"/>
<pin id="857" dir="1" index="1" bw="25" slack="3"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="863" class="1005" name="logn_read_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="logn_read "/>
</bind>
</comp>

<comp id="868" class="1005" name="igm_read_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="15" slack="2"/>
<pin id="870" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="igm_read "/>
</bind>
</comp>

<comp id="873" class="1005" name="a_read_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="15" slack="2"/>
<pin id="875" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="880" class="1005" name="p_cast2_cast_cast_cast_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="3"/>
<pin id="882" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_cast2_cast_cast_cast "/>
</bind>
</comp>

<comp id="887" class="1005" name="stride_cast1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="64" slack="2"/>
<pin id="889" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="stride_cast1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="stride_cast_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="13" slack="2"/>
<pin id="895" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="stride_cast "/>
</bind>
</comp>

<comp id="899" class="1005" name="icmp_ln1334_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="2"/>
<pin id="901" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1334 "/>
</bind>
</comp>

<comp id="903" class="1005" name="t_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="64" slack="0"/>
<pin id="905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="910" class="1005" name="m_6_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="64" slack="0"/>
<pin id="912" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="m_6 "/>
</bind>
</comp>

<comp id="917" class="1005" name="n_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="64" slack="2"/>
<pin id="919" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="922" class="1005" name="zext_ln1339_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="62" slack="3"/>
<pin id="924" dir="1" index="1" bw="62" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1339 "/>
</bind>
</comp>

<comp id="931" class="1005" name="hm_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="63" slack="1"/>
<pin id="933" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="hm "/>
</bind>
</comp>

<comp id="936" class="1005" name="zext_ln1343_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="64" slack="1"/>
<pin id="938" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1343 "/>
</bind>
</comp>

<comp id="941" class="1005" name="dt_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="64" slack="1"/>
<pin id="943" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dt "/>
</bind>
</comp>

<comp id="947" class="1005" name="trunc_ln_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="13" slack="1"/>
<pin id="949" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="952" class="1005" name="idx_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="64" slack="0"/>
<pin id="954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="959" class="1005" name="k_02_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="64" slack="0"/>
<pin id="961" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_02 "/>
</bind>
</comp>

<comp id="966" class="1005" name="zext_ln1373_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="63" slack="2"/>
<pin id="968" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1373 "/>
</bind>
</comp>

<comp id="974" class="1005" name="u_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="63" slack="0"/>
<pin id="976" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="979" class="1005" name="lshr_ln_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="13" slack="2"/>
<pin id="981" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="984" class="1005" name="trunc_ln1345_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="13" slack="1"/>
<pin id="986" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1345 "/>
</bind>
</comp>

<comp id="989" class="1005" name="add_ln1353_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="13" slack="1"/>
<pin id="991" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1353 "/>
</bind>
</comp>

<comp id="994" class="1005" name="vla18_addr_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="13" slack="1"/>
<pin id="996" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr "/>
</bind>
</comp>

<comp id="999" class="1005" name="mul_ln1352_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="13" slack="1"/>
<pin id="1001" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1352 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="mul_ln1353_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="13" slack="1"/>
<pin id="1006" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1353 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="zext_ln1354_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="63" slack="2"/>
<pin id="1011" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1354 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="v_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="64" slack="0"/>
<pin id="1019" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="1022" class="1005" name="vla18_addr_316_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="13" slack="1"/>
<pin id="1024" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_316 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="vla18_addr_317_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="13" slack="1"/>
<pin id="1030" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_317 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="add_ln1354_2_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="64" slack="0"/>
<pin id="1035" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1354_2 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="v1_2_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="64" slack="1"/>
<pin id="1040" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v1_2 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="d_9_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_9 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="vla18_addr_315_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="13" slack="1"/>
<pin id="1053" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_315 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="48" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="182"><net_src comp="48" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="230"><net_src comp="108" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="126" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="126" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="114" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="114" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="227" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="253" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="34" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="290"><net_src comp="276" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="273" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="305"><net_src comp="292" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="224" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="30" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="273" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="28" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="195" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="195" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="54" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="195" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="56" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="362" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="58" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="60" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="375" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="62" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="64" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="393"><net_src comp="183" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="224" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="390" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="415"><net_src comp="412" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="419"><net_src comp="145" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="206" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="224" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="206" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="30" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="217" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="56" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="58" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="441" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="432" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="56" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="454" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="58" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="471"><net_src comp="459" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="478"><net_src comp="60" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="449" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="62" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="64" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="485"><net_src comp="472" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="493"><net_src comp="60" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="467" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="62" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="64" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="500"><net_src comp="487" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="506"><net_src comp="217" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="179" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="145" pin="7"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="145" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="68" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="46" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="536"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="70" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="72" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="531" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="517" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="558"><net_src comp="552" pin="2"/><net_sink comp="145" pin=5"/></net>

<net id="563"><net_src comp="145" pin="7"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="145" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="68" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="559" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="46" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="578"><net_src comp="565" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="70" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="72" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="559" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="604" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="613" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="622" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="604" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="643"><net_src comp="78" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="46" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="80" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="651"><net_src comp="637" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="657"><net_src comp="68" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="647" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="46" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="665"><net_src comp="652" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="70" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="72" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="660" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="673" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="647" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="694"><net_src comp="687" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="687" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="30" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="56" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="58" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="720"><net_src comp="708" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="727"><net_src comp="60" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="716" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="62" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="730"><net_src comp="64" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="734"><net_src comp="721" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="740"><net_src comp="701" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="695" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="750"><net_src comp="736" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="145" pin="7"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="751" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="763"><net_src comp="755" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="760" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="764" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="769" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="778" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="755" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="794"><net_src comp="78" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="796"><net_src comp="46" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="797"><net_src comp="80" pin="0"/><net_sink comp="788" pin=3"/></net>

<net id="802"><net_src comp="788" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="808"><net_src comp="68" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="798" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="46" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="816"><net_src comp="803" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="70" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="72" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="823"><net_src comp="811" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="819" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="824" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="798" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="838"><net_src comp="832" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="843"><net_src comp="390" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="848"><net_src comp="398" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="102" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="858"><net_src comp="108" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="862"><net_src comp="855" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="866"><net_src comp="114" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="871"><net_src comp="120" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="876"><net_src comp="132" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="883"><net_src comp="231" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="886"><net_src comp="880" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="890"><net_src comp="235" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="896"><net_src comp="239" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="902"><net_src comp="243" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="86" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="909"><net_src comp="903" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="913"><net_src comp="90" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="916"><net_src comp="910" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="920"><net_src comp="253" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="925"><net_src comp="259" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="934"><net_src comp="292" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="939"><net_src comp="302" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="944"><net_src comp="306" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="950"><net_src comp="312" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="955"><net_src comp="94" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="958"><net_src comp="952" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="962"><net_src comp="98" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="965"><net_src comp="959" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="969"><net_src comp="333" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="977"><net_src comp="352" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="982"><net_src comp="380" pin="4"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="987"><net_src comp="390" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="992"><net_src comp="398" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="997"><net_src comp="138" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="1002"><net_src comp="839" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="1007"><net_src comp="844" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="1012"><net_src comp="416" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1020"><net_src comp="426" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1025"><net_src comp="151" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="145" pin=4"/></net>

<net id="1031"><net_src comp="163" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="1036"><net_src comp="502" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1041"><net_src comp="507" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1046"><net_src comp="681" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1054"><net_src comp="171" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="145" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vla18 | {8 9 11 }
 - Input state : 
	Port: modp_iNTT2_ext.1 : vla18 | {5 6 7 8 10 11 }
	Port: modp_iNTT2_ext.1 : a | {1 }
	Port: modp_iNTT2_ext.1 : stride | {1 }
	Port: modp_iNTT2_ext.1 : igm | {1 }
	Port: modp_iNTT2_ext.1 : logn | {1 }
	Port: modp_iNTT2_ext.1 : p | {1 }
	Port: modp_iNTT2_ext.1 : p0i | {1 }
  - Chain level:
	State 1
		p_cast2_cast_cast_cast : 1
		br_ln1334 : 1
		n : 1
		zext_ln1339 : 1
		store_ln1339 : 2
		store_ln1339 : 1
	State 2
		tmp : 1
		icmp_ln1339 : 2
		br_ln1339 : 3
		hm : 1
		zext_ln1343 : 2
		dt : 1
		trunc_ln : 1
		ni : 1
		zext_ln1373 : 2
		store_ln1373 : 1
		store_ln1373 : 1
	State 3
		icmp_ln1345 : 1
		u : 1
		br_ln1345 : 2
		trunc_ln1351 : 1
		add_ln1351 : 2
		shl_ln : 3
		add_ln1351_3 : 4
		lshr_ln : 5
		trunc_ln1345 : 1
		mul_ln1352 : 2
		trunc_ln1329_2 : 1
		add_ln1353 : 2
		mul_ln1353 : 3
	State 4
	State 5
		vla18_addr : 1
		s : 2
	State 6
		zext_ln1354 : 1
	State 7
		icmp_ln1354 : 1
		v : 1
		br_ln1354 : 2
		trunc_ln1354 : 1
		add_ln1348 : 2
		shl_ln67 : 3
		r1 : 4
		add_ln1348_7 : 2
		shl_ln1348_2 : 3
		r2 : 4
		lshr_ln64 : 5
		zext_ln1358 : 6
		vla18_addr_316 : 7
		x : 8
		lshr_ln65 : 5
		zext_ln1359 : 6
		vla18_addr_317 : 7
		y : 8
		add_ln1354_2 : 1
	State 8
		sub_ln685 : 1
		add_ln685 : 2
		tmp_191 : 3
		select_ln685 : 4
		and_ln685 : 5
		sext_ln685 : 5
		zext_ln685 : 6
		add_ln685_14 : 7
		store_ln1360 : 8
		sub_ln697 : 1
		tmp_192 : 2
		select_ln697 : 3
		and_ln697 : 4
		sext_ln697 : 4
		zext_ln697 : 5
		add_ln697 : 6
		zext_ln721_2 : 7
		z_100 : 8
		trunc_ln718_1 : 9
		mul_ln722_4 : 10
		zext_ln722_3 : 11
		w_60 : 12
		zext_ln718_1 : 13
		add_ln723_1 : 14
		trunc_ln723_1 : 15
		d_8 : 16
		tmp_193 : 17
		select_ln724_1 : 18
		and_ln724_1 : 19
		sext_ln724_1 : 19
		zext_ln724_1 : 20
		d_9 : 21
	State 9
	State 10
		icmp_ln1373 : 1
		k_16 : 1
		br_ln1373 : 2
		trunc_ln1329 : 1
		shl_ln66 : 2
		r : 3
		lshr_ln63 : 4
		zext_ln1374 : 5
		vla18_addr_315 : 6
		vla18_load : 7
		add_ln1373_2 : 1
		store_ln1373 : 2
		store_ln1373 : 2
	State 11
		zext_ln721 : 1
		z : 2
		trunc_ln718 : 3
		mul_ln722 : 4
		zext_ln722 : 5
		w : 6
		zext_ln718 : 7
		add_ln723 : 8
		trunc_ln15 : 9
		d : 10
		tmp_190 : 11
		select_ln724 : 12
		and_ln724 : 13
		sext_ln724 : 13
		zext_ln724 : 14
		d_7 : 15
		store_ln1374 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |            u_fu_352           |    0    |    0    |    70   |
|          |       add_ln1351_fu_362       |    0    |    0    |    14   |
|          |      add_ln1351_3_fu_375      |    0    |    0    |    20   |
|          |       add_ln1353_fu_398       |    0    |    0    |    14   |
|          |            v_fu_426           |    0    |    0    |    71   |
|          |       add_ln1348_fu_436       |    0    |    0    |    14   |
|          |           r1_fu_449           |    0    |    0    |    20   |
|          |      add_ln1348_7_fu_454      |    0    |    0    |    14   |
|          |           r2_fu_467           |    0    |    0    |    20   |
|          |      add_ln1354_2_fu_502      |    0    |    0    |    71   |
|    add   |          v1_2_fu_507          |    0    |    0    |    71   |
|          |        add_ln685_fu_517       |    0    |    0    |    32   |
|          |      add_ln685_14_fu_552      |    0    |    0    |    39   |
|          |        add_ln697_fu_594       |    0    |    0    |    39   |
|          |       add_ln723_1_fu_631      |    0    |    0    |    70   |
|          |           d_9_fu_681          |    0    |    0    |    39   |
|          |          k_16_fu_695          |    0    |    0    |    71   |
|          |            r_fu_716           |    0    |    0    |    20   |
|          |      add_ln1373_2_fu_736      |    0    |    0    |    71   |
|          |        add_ln723_fu_782       |    0    |    0    |    70   |
|          |           d_7_fu_832          |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |            n_fu_253           |    0    |    0    |   100   |
|    shl   |           dt_fu_306           |    0    |    0    |    0    |
|          |           ni_fu_327           |    0    |    0    |   100   |
|----------|-------------------------------|---------|---------|---------|
|          |       sub_ln1372_fu_322       |    0    |    0    |    39   |
|          |        sub_ln685_fu_512       |    0    |    0    |    32   |
|    sub   |        sub_ln697_fu_559       |    0    |    0    |    39   |
|          |           d_8_fu_647          |    0    |    0    |    39   |
|          |            d_fu_798           |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |          z_100_fu_604         |    3    |    0    |    20   |
|          |       mul_ln722_4_fu_613      |    3    |    0    |    23   |
|          |          w_60_fu_622          |    3    |    0    |    23   |
|    mul   |            z_fu_755           |    3    |    0    |    20   |
|          |        mul_ln722_fu_764       |    3    |    0    |    23   |
|          |            w_fu_773           |    3    |    0    |    23   |
|          |           grp_fu_839          |    1    |    0    |    0    |
|          |           grp_fu_844          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln1334_fu_243      |    0    |    0    |    18   |
|          |       icmp_ln1339_fu_286      |    0    |    0    |    28   |
|   icmp   |       icmp_ln1345_fu_347      |    0    |    0    |    28   |
|          |       icmp_ln1354_fu_420      |    0    |    0    |    29   |
|          |       icmp_ln1373_fu_690      |    0    |    0    |    29   |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln685_fu_531      |    0    |    0    |    25   |
|  select  |      select_ln697_fu_573      |    0    |    0    |    25   |
|          |     select_ln724_1_fu_660     |    0    |    0    |    25   |
|          |      select_ln724_fu_811      |    0    |    0    |    25   |
|----------|-------------------------------|---------|---------|---------|
|          |        and_ln685_fu_539       |    0    |    0    |    25   |
|    and   |        and_ln697_fu_581       |    0    |    0    |    25   |
|          |       and_ln724_1_fu_668      |    0    |    0    |    25   |
|          |        and_ln724_fu_819       |    0    |    0    |    25   |
|----------|-------------------------------|---------|---------|---------|
|          |      p0i_read_read_fu_102     |    0    |    0    |    0    |
|          |       p_read_read_fu_108      |    0    |    0    |    0    |
|   read   |     logn_read_read_fu_114     |    0    |    0    |    0    |
|          |      igm_read_read_fu_120     |    0    |    0    |    0    |
|          |    stride_read_read_fu_126    |    0    |    0    |    0    |
|          |       a_read_read_fu_132      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    p_cast2_cast_cast_fu_227   |    0    |    0    |    0    |
|          |       sext_ln685_fu_544       |    0    |    0    |    0    |
|   sext   |       sext_ln697_fu_586       |    0    |    0    |    0    |
|          |      sext_ln724_1_fu_673      |    0    |    0    |    0    |
|          |       sext_ln724_fu_824       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          | p_cast2_cast_cast_cast_fu_231 |    0    |    0    |    0    |
|          |      stride_cast1_fu_235      |    0    |    0    |    0    |
|          |       stride_cast_fu_239      |    0    |    0    |    0    |
|          |       zext_ln1337_fu_249      |    0    |    0    |    0    |
|          |       zext_ln1339_fu_259      |    0    |    0    |    0    |
|          |       zext_ln1343_fu_302      |    0    |    0    |    0    |
|          |       zext_ln1373_fu_333      |    0    |    0    |    0    |
|          |       zext_ln1351_fu_412      |    0    |    0    |    0    |
|          |       zext_ln1354_fu_416      |    0    |    0    |    0    |
|          |       zext_ln1358_fu_482      |    0    |    0    |    0    |
|   zext   |       zext_ln1359_fu_497      |    0    |    0    |    0    |
|          |       zext_ln685_fu_548       |    0    |    0    |    0    |
|          |       zext_ln697_fu_590       |    0    |    0    |    0    |
|          |      zext_ln721_2_fu_600      |    0    |    0    |    0    |
|          |      zext_ln722_3_fu_618      |    0    |    0    |    0    |
|          |      zext_ln718_1_fu_627      |    0    |    0    |    0    |
|          |      zext_ln724_1_fu_677      |    0    |    0    |    0    |
|          |       zext_ln1374_fu_731      |    0    |    0    |    0    |
|          |       zext_ln721_fu_751       |    0    |    0    |    0    |
|          |       zext_ln722_fu_769       |    0    |    0    |    0    |
|          |       zext_ln718_fu_778       |    0    |    0    |    0    |
|          |       zext_ln724_fu_828       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_276          |    0    |    0    |    0    |
|          |           hm_fu_292           |    0    |    0    |    0    |
|          |        trunc_ln_fu_312        |    0    |    0    |    0    |
|          |         lshr_ln_fu_380        |    0    |    0    |    0    |
|partselect|        lshr_ln64_fu_472       |    0    |    0    |    0    |
|          |        lshr_ln65_fu_487       |    0    |    0    |    0    |
|          |      trunc_ln723_1_fu_637     |    0    |    0    |    0    |
|          |        lshr_ln63_fu_721       |    0    |    0    |    0    |
|          |       trunc_ln15_fu_788       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      trunc_ln1351_fu_358      |    0    |    0    |    0    |
|          |      trunc_ln1345_fu_390      |    0    |    0    |    0    |
|          |     trunc_ln1329_2_fu_394     |    0    |    0    |    0    |
|   trunc  |      trunc_ln1354_fu_432      |    0    |    0    |    0    |
|          |      trunc_ln718_1_fu_609     |    0    |    0    |    0    |
|          |      trunc_ln1329_fu_704      |    0    |    0    |    0    |
|          |       trunc_ln718_fu_760      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_367         |    0    |    0    |    0    |
|bitconcatenate|        shl_ln67_fu_441        |    0    |    0    |    0    |
|          |      shl_ln1348_2_fu_459      |    0    |    0    |    0    |
|          |        shl_ln66_fu_708        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_191_fu_523        |    0    |    0    |    0    |
| bitselect|         tmp_192_fu_565        |    0    |    0    |    0    |
|          |         tmp_193_fu_652        |    0    |    0    |    0    |
|          |         tmp_190_fu_803        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    20   |    0    |   1741  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|        a_read_reg_873        |   15   |
|      add_ln1353_reg_989      |   13   |
|     add_ln1354_2_reg_1033    |   64   |
|         d_9_reg_1043         |   32   |
|          dt_reg_941          |   64   |
|          hm_reg_931          |   63   |
|      icmp_ln1334_reg_899     |    1   |
|         idx18_reg_213        |   64   |
|          idx_reg_952         |   64   |
|       igm_read_reg_868       |   15   |
|         k_02_reg_959         |   64   |
|       logn_read_reg_863      |   32   |
|        lshr_ln_reg_979       |   13   |
|          m_6_reg_910         |   64   |
|      mul_ln1352_reg_999      |   13   |
|      mul_ln1353_reg_1004     |   13   |
|           n_reg_917          |   64   |
|       p0i_read_reg_849       |   31   |
|p_cast2_cast_cast_cast_reg_880|   32   |
|        p_read_reg_855        |   25   |
|     stride_cast1_reg_887     |   64   |
|      stride_cast_reg_893     |   13   |
|           t_reg_903          |   64   |
|     trunc_ln1345_reg_984     |   13   |
|       trunc_ln_reg_947       |   13   |
|         u_09_reg_191         |   63   |
|           u_reg_974          |   63   |
|         v1_2_reg_1038        |   64   |
|          v1_reg_179          |   64   |
|         v_05_reg_202         |   64   |
|          v_reg_1017          |   64   |
|    vla18_addr_315_reg_1051   |   13   |
|    vla18_addr_316_reg_1022   |   13   |
|    vla18_addr_317_reg_1028   |   13   |
|      vla18_addr_reg_994      |   13   |
|      zext_ln1339_reg_922     |   62   |
|      zext_ln1343_reg_936     |   64   |
|     zext_ln1354_reg_1009     |   63   |
|      zext_ln1373_reg_966     |   63   |
+------------------------------+--------+
|             Total            |  1599  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_145 |  p0  |   5  |  13  |   65   ||    25   |
| grp_access_fu_145 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_145 |  p2  |   4  |   0  |    0   ||    20   |
|     v1_reg_179    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_839    |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_844    |  p0  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   309  || 10.1245 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |    0   |  1741  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   81   |
|  Register |    -   |    -   |  1599  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   10   |  1599  |  1822  |
+-----------+--------+--------+--------+--------+
