============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 09 2023  12:06:01 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (9109 ps) Setup Check with Pin U5_mem_MEM_data_ecr_reg[7]/C->D
          Group: I2C
     Startpoint: (F) ram_data[7]
          Clock: (R) clock
       Endpoint: (F) U5_mem_MEM_data_ecr_reg[7]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     161                  
     Required Time:=    9839                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     530                  
             Slack:=    9109                  

#--------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                   (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------
  ram_data[7]                  -       -     F     (arrival)      1 20.5     3     0     200 
  g2978/Q                      -       A->Q  F     AND2X1         3 24.2   131   284     484 
  g2976/Q                      -       A->Q  R     AN22X1         1  9.8   265   171     656 
  g2966/Q                      -       A->Q  F     NO2X1          1  9.7   243    74     729 
  U5_mem_MEM_data_ecr_reg[7]/D -       -     F     DFRQX1         1    -     -     0     730 
#--------------------------------------------------------------------------------------------

