#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 13 19:11:53 2022
# Process ID: 37732
# Current directory: C:/work/Ethereum/keccak/vivado/src/ip
# Command line: vivado.exe -mode tcl
# Log file: C:/work/Ethereum/keccak/vivado/src/ip/vivado.log
# Journal file: C:/work/Ethereum/keccak/vivado/src/ip\vivado.jou
#-----------------------------------------------------------
Vivado% open_checkpoint .\NiFpgaAG_keccak_ip_fifo_control_export_ip.dcp
Command: open_checkpoint .NiFpgaAG_keccak_ip_fifo_control_export_ip.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 297.887 ; gain = 0.000
ERROR: [Common 17-69] Command failed: File 'C:/work/Ethereum/keccak/vivado/src/ip/.NiFpgaAG_keccak_ip_fifo_control_export_ip.dcp' does not exist

Vivado% open_checkpoint ./NiFpgaAG_keccak_ip_fifo_control_export_ip.dcp
Command: open_checkpoint ./NiFpgaAG_keccak_ip_fifo_control_export_ip.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 297.887 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7k410tffg900-2
INFO: [Netlist 29-17] Analyzing 2717 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'NiFpgaAG_keccak_ip_fifo_control_export_ip' is not ideal for floorplanning, since the cellview 'NiFpgaAG_keccak_ip_fifo_control_export_ip' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.1_AR73110
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-5435] Cannot read file, the software version for the checkpoint (2019.1.1_AR73110.2580384) does not match the current software version (2019.1.2552052).
  File : C:/work/Ethereum/keccak/vivado/src/ip/NiFpgaAG_keccak_ip_fifo_control_export_ip/NiFpgaAG_keccak_ip_fifo_control_export_ip.xbdc.
Parsing XDC File [C:/work/Ethereum/keccak/vivado/src/ip/NiFpgaAG_keccak_ip_fifo_control_export_ip/NiFpgaAG_keccak_ip_fifo_control_export_ip_early.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'rd_clk' completely overrides clock 'wr_clk'.
New: create_clock -period 25.000 -name rd_clk [get_ports Clk40], [C:/NIFPGA/iptemp/ipexport9C74E7FD03364F90875421F6B966C0E9/SynthIP.srcs/sources_1/ip/BuiltinFIFOCoreFPGAwFIFOn0/BuiltinFIFOCoreFPGAwFIFOn0_ooc.xdc:57]
Previous: create_clock -period 25.000 -name wr_clk [get_ports Clk40], [C:/NIFPGA/iptemp/ipexport9C74E7FD03364F90875421F6B966C0E9/SynthIP.srcs/sources_1/ip/BuiltinFIFOCoreFPGAwFIFOn0/BuiltinFIFOCoreFPGAwFIFOn0_ooc.xdc:55]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'wr_clk' completely overrides clock 'rd_clk'.
New: create_clock -period 25.000 -name wr_clk [get_ports Clk40], [C:/NIFPGA/iptemp/ipexport9C74E7FD03364F90875421F6B966C0E9/SynthIP.srcs/sources_1/ip/BuiltinFIFOCoreFPGAwFIFOn1/BuiltinFIFOCoreFPGAwFIFOn1_ooc.xdc:55]
Previous: create_clock -period 25.000 -name rd_clk [get_ports Clk40], [C:/NIFPGA/iptemp/ipexport9C74E7FD03364F90875421F6B966C0E9/SynthIP.srcs/sources_1/ip/BuiltinFIFOCoreFPGAwFIFOn0/BuiltinFIFOCoreFPGAwFIFOn0_ooc.xdc:57]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'rd_clk' completely overrides clock 'wr_clk'.
New: create_clock -period 25.000 -name rd_clk [get_ports Clk40], [C:/NIFPGA/iptemp/ipexport9C74E7FD03364F90875421F6B966C0E9/SynthIP.srcs/sources_1/ip/BuiltinFIFOCoreFPGAwFIFOn1/BuiltinFIFOCoreFPGAwFIFOn1_ooc.xdc:57]
Previous: create_clock -period 25.000 -name wr_clk [get_ports Clk40], [C:/NIFPGA/iptemp/ipexport9C74E7FD03364F90875421F6B966C0E9/SynthIP.srcs/sources_1/ip/BuiltinFIFOCoreFPGAwFIFOn1/BuiltinFIFOCoreFPGAwFIFOn1_ooc.xdc:55]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'wr_clk' completely overrides clock 'rd_clk'.
New: create_clock -period 25.000 -name wr_clk [get_ports Clk40], [C:/NIFPGA/iptemp/ipexport9C74E7FD03364F90875421F6B966C0E9/SynthIP.srcs/sources_1/ip/BuiltinFIFOCoreFPGAwFIFOn2/BuiltinFIFOCoreFPGAwFIFOn2_ooc.xdc:55]
Previous: create_clock -period 25.000 -name rd_clk [get_ports Clk40], [C:/NIFPGA/iptemp/ipexport9C74E7FD03364F90875421F6B966C0E9/SynthIP.srcs/sources_1/ip/BuiltinFIFOCoreFPGAwFIFOn1/BuiltinFIFOCoreFPGAwFIFOn1_ooc.xdc:57]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'rd_clk' completely overrides clock 'wr_clk'.
New: create_clock -period 25.000 -name rd_clk [get_ports Clk40], [C:/NIFPGA/iptemp/ipexport9C74E7FD03364F90875421F6B966C0E9/SynthIP.srcs/sources_1/ip/BuiltinFIFOCoreFPGAwFIFOn2/BuiltinFIFOCoreFPGAwFIFOn2_ooc.xdc:57]
Previous: create_clock -period 25.000 -name wr_clk [get_ports Clk40], [C:/NIFPGA/iptemp/ipexport9C74E7FD03364F90875421F6B966C0E9/SynthIP.srcs/sources_1/ip/BuiltinFIFOCoreFPGAwFIFOn2/BuiltinFIFOCoreFPGAwFIFOn2_ooc.xdc:55]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/work/Ethereum/keccak/vivado/src/ip/NiFpgaAG_keccak_ip_fifo_control_export_ip/NiFpgaAG_keccak_ip_fifo_control_export_ip_early.xdc]
Parsing XDC File [C:/work/Ethereum/keccak/vivado/src/ip/NiFpgaAG_keccak_ip_fifo_control_export_ip/NiFpgaAG_keccak_ip_fifo_control_export_ip_late.xdc]
Finished Parsing XDC File [C:/work/Ethereum/keccak/vivado/src/ip/NiFpgaAG_keccak_ip_fifo_control_export_ip/NiFpgaAG_keccak_ip_fifo_control_export_ip_late.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 908.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1.1_AR73110 (64-bit) build 2580384
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 908.699 ; gain = 610.812
checkpoint_NiFpgaAG_keccak_ip_fifo_control_export_ip
Vivado% write_vhdl NiFpgaAG_keccak_ip_fifo_control_export_ip.vhd
C:/work/Ethereum/keccak/vivado/src/ip/NiFpgaAG_keccak_ip_fifo_control_export_ip.vhd
Vivado% quit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 13 19:12:49 2022...
