verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/seven_seg_18.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/decoder_19.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/counter_17.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/cmp_11.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_10.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/bitshifter_12.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/adder_9.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testcmp_4.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testbool_2.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testbitshifter_5.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testadd_3.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/reset_conditioner_8.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/multi_seven_seg_6.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/failtests_7.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_1.v"
verilog work "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
