$date
	Tue Mar 03 12:48:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_jk_tb $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ t $end
$scope module f1 $end
$var wire 1 # clk $end
$var wire 1 $ t $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$scope module f1 $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 $ k $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
#20
1$
0#
#30
0$
1#
#40
1$
#50
0$
0#
#60
1#
#70
1$
0#
#80
1!
1"
1#
#90
