{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554234963283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554234963283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 15:56:03 2019 " "Processing started: Tue Apr 02 15:56:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554234963283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554234963283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bitwise -c bitwise " "Command: quartus_map --read_settings_files=on --write_settings_files=off bitwise -c bitwise" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554234963283 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554234963953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_bitwise_setlessthansigned.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_bitwise_setlessthansigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwise_setLessThanSigned-Arena_bitwise_setLessThanSigned_arch " "Found design unit 1: Arena_bitwise_setLessThanSigned-Arena_bitwise_setLessThanSigned_arch" {  } { { "Arena_bitwise_setLessThanSigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanSigned.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964643 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwise_setLessThanSigned " "Found entity 1: Arena_bitwise_setLessThanSigned" {  } { { "Arena_bitwise_setLessThanSigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanSigned.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554234964643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_bitwiseoperation_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_bitwiseoperation_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwiseOperation_decoder-Arena_bitwiseOperation_decoder_arch " "Found design unit 1: Arena_bitwiseOperation_decoder-Arena_bitwiseOperation_decoder_arch" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964653 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwiseOperation_decoder " "Found entity 1: Arena_bitwiseOperation_decoder" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554234964653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_ledreset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_ledreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ledReset-Arena_ledReset_arch " "Found design unit 1: Arena_ledReset-Arena_ledReset_arch" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964653 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ledReset " "Found entity 1: Arena_ledReset" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554234964653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwisexor-Arena_bitwisexor_arch " "Found design unit 1: Arena_bitwisexor-Arena_bitwisexor_arch" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwisexor " "Found entity 1: Arena_bitwisexor" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554234964663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwiseor-Arena_bitwiseor_arch " "Found design unit 1: Arena_bitwiseor-Arena_bitwiseor_arch" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwiseor " "Found entity 1: Arena_bitwiseor" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554234964663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisenot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisenot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwisenot-Arena_bitwisenot_arch " "Found design unit 1: Arena_bitwisenot-Arena_bitwisenot_arch" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964673 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwisenot " "Found entity 1: Arena_bitwisenot" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554234964673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwiseand-Arena_bitwiseand_arch " "Found design unit 1: Arena_bitwiseand-Arena_bitwiseand_arch" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964673 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwiseand " "Found entity 1: Arena_bitwiseand" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554234964673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitshiftright-Arena_bitshiftright_arch " "Found design unit 1: Arena_bitshiftright-Arena_bitshiftright_arch" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964673 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitshiftright " "Found entity 1: Arena_bitshiftright" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554234964673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitshiftleft-Arena_bitshiftleft_arch " "Found design unit 1: Arena_bitshiftleft-Arena_bitshiftleft_arch" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitshiftleft " "Found entity 1: Arena_bitshiftleft" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554234964683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitrotationright-Arena_bitrotationright_arch " "Found design unit 1: Arena_bitrotationright-Arena_bitrotationright_arch" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitrotationright " "Found entity 1: Arena_bitrotationright" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554234964683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitrotationleft-Arena_bitrotationleft_arch " "Found design unit 1: Arena_bitrotationleft-Arena_bitrotationleft_arch" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964693 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitrotationleft " "Found entity 1: Arena_bitrotationleft" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554234964693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/arena_bitwise.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/arena_bitwise.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwise " "Found entity 1: Arena_bitwise" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554234964693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_bitwise_setlessthanunsigned.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_bitwise_setlessthanunsigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwise_setLessThanUnsigned-Arena_bitwise_setLessThanUnsigned_arch " "Found design unit 1: Arena_bitwise_setLessThanUnsigned-Arena_bitwise_setLessThanUnsigned_arch" {  } { { "Arena_bitwise_setLessThanUnsigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanUnsigned.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964703 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwise_setLessThanUnsigned " "Found entity 1: Arena_bitwise_setLessThanUnsigned" {  } { { "Arena_bitwise_setLessThanUnsigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanUnsigned.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554234964703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554234964703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_bitwise " "Elaborating entity \"Arena_bitwise\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554234964763 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Arena_b_slamt_bslIN " "Converted elements in bus name \"Arena_b_slamt_bslIN\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Arena_b_slamt_bslIN\[5..0\] Arena_b_slamt_bslIN5..0 " "Converted element name(s) from \"Arena_b_slamt_bslIN\[5..0\]\" to \"Arena_b_slamt_bslIN5..0\"" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -600 464 594 -584 "Arena_b_slamt_bslIN\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964763 ""}  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -600 464 594 -584 "Arena_b_slamt_bslIN\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1554234964763 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Arena_b_slamt_bslIN1 " "Converted elements in bus name \"Arena_b_slamt_bslIN1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Arena_b_slamt_bslIN1\[5\] Arena_b_slamt_bslIN15 " "Converted element name(s) from \"Arena_b_slamt_bslIN1\[5\]\" to \"Arena_b_slamt_bslIN15\"" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 496 512 -760 "Arena_b_slamt_bslIN1\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964763 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Arena_b_slamt_bslIN1\[4\] Arena_b_slamt_bslIN14 " "Converted element name(s) from \"Arena_b_slamt_bslIN1\[4\]\" to \"Arena_b_slamt_bslIN14\"" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 528 544 -760 "Arena_b_slamt_bslIN1\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964763 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Arena_b_slamt_bslIN1\[3\] Arena_b_slamt_bslIN13 " "Converted element name(s) from \"Arena_b_slamt_bslIN1\[3\]\" to \"Arena_b_slamt_bslIN13\"" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 560 576 -760 "Arena_b_slamt_bslIN1\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964763 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Arena_b_slamt_bslIN1\[2\] Arena_b_slamt_bslIN12 " "Converted element name(s) from \"Arena_b_slamt_bslIN1\[2\]\" to \"Arena_b_slamt_bslIN12\"" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 592 608 -760 "Arena_b_slamt_bslIN1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964763 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Arena_b_slamt_bslIN1\[1\] Arena_b_slamt_bslIN11 " "Converted element name(s) from \"Arena_b_slamt_bslIN1\[1\]\" to \"Arena_b_slamt_bslIN11\"" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 624 640 -760 "Arena_b_slamt_bslIN1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964763 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Arena_b_slamt_bslIN1\[0\] Arena_b_slamt_bslIN10 " "Converted element name(s) from \"Arena_b_slamt_bslIN1\[0\]\" to \"Arena_b_slamt_bslIN10\"" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 656 672 -760 "Arena_b_slamt_bslIN1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964763 ""}  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 496 512 -760 "Arena_b_slamt_bslIN1\[5\]" "" } { -984 528 544 -760 "Arena_b_slamt_bslIN1\[4\]" "" } { -984 560 576 -760 "Arena_b_slamt_bslIN1\[3\]" "" } { -984 592 608 -760 "Arena_b_slamt_bslIN1\[2\]" "" } { -984 624 640 -760 "Arena_b_slamt_bslIN1\[1\]" "" } { -984 656 672 -760 "Arena_b_slamt_bslIN1\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1554234964763 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { 536 400 400 584 "" "" } { 415 216 232 536 "Arena_resultnotOUT\[5\]" "" } { 415 248 264 536 "Arena_resultnotOUT\[4\]" "" } { 415 280 296 536 "Arena_resultnotOUT\[3\]" "" } { 415 312 328 536 "Arena_resultnotOUT\[2\]" "" } { 415 344 360 536 "Arena_resultnotOUT\[1\]" "" } { 415 376 392 536 "Arena_resultnotOUT\[0\]" "" } { 536 224 232 536 "" "" } { 536 232 264 536 "" "" } { 536 264 296 536 "" "" } { 536 296 328 536 "" "" } { 536 328 360 536 "" "" } { 536 360 392 536 "" "" } { 536 392 400 536 "" "" } { 552 280 410 584 "Arena_result_notOUT\[5..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1554234964763 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_a_sltIN\[5..0\] " "Pin \"Arena_a_sltIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -488 1696 1712 -308 "Arena_a_sltIN\[5\]" "" } { -488 1728 1744 -307 "Arena_a_sltIN\[4\]" "" } { -488 1760 1776 -307 "Arena_a_sltIN\[3\]" "" } { -488 1792 1808 -307 "Arena_a_sltIN\[2\]" "" } { -488 1824 1840 -307 "Arena_a_sltIN\[1\]" "" } { -488 1856 1872 -307 "Arena_a_sltIN\[0\]" "" } { -587 1688 1704 -488 "Arena_a_sltIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964763 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_b_sltIN\[5..0\] " "Pin \"Arena_b_sltIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -896 1776 1792 -712 "Arena_b_sltIN\[5\]" "" } { -896 1808 1824 -712 "Arena_b_sltIN\[4\]" "" } { -896 1840 1856 -712 "Arena_b_sltIN\[3\]" "" } { -896 1872 1888 -712 "Arena_b_sltIN\[2\]" "" } { -896 1904 1920 -712 "Arena_b_sltIN\[1\]" "" } { -896 1936 1952 -712 "Arena_b_sltIN\[0\]" "" } { -704 1744 1760 -568 "Arena_b_sltIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964763 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_a_sltuIN\[5..0\] " "Pin \"Arena_a_sltuIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -480 2152 2168 -294 "Arena_a_sltuIN\[5\]" "" } { -480 2184 2200 -293 "Arena_a_sltuIN\[4\]" "" } { -480 2216 2232 -293 "Arena_a_sltuIN\[3\]" "" } { -480 2248 2264 -293 "Arena_a_sltuIN\[2\]" "" } { -480 2280 2296 -293 "Arena_a_sltuIN\[1\]" "" } { -480 2312 2328 -293 "Arena_a_sltuIN\[0\]" "" } { -584 2144 2160 -467 "Arena_a_sltuIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964763 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_b_sltuIN\[5..0\] " "Pin \"Arena_b_sltuIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -912 2200 2216 -720 "Arena_b_sltuIN\[5\]" "" } { -912 2232 2248 -720 "Arena_b_sltuIN\[4\]" "" } { -912 2264 2280 -720 "Arena_b_sltuIN\[3\]" "" } { -912 2296 2312 -720 "Arena_b_sltuIN\[2\]" "" } { -912 2328 2344 -720 "Arena_b_sltuIN\[1\]" "" } { -912 2360 2376 -720 "Arena_b_sltuIN\[0\]" "" } { -704 2168 2184 -568 "Arena_b_sltuIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964763 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_a_andIN\[5..0\] " "Pin \"Arena_a_andIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { 216 864 880 408 "Arena_a_andIN\[5\]" "" } { 216 896 912 408 "Arena_a_andIN\[4\]" "" } { 216 928 944 408 "Arena_a_andIN\[3\]" "" } { 216 960 976 408 "Arena_a_andIN\[2\]" "" } { 216 992 1008 408 "Arena_a_andIN\[1\]" "" } { 216 1024 1040 408 "Arena_a_andIN\[0\]" "" } { 408 856 872 528 "Arena_a_andIN\[5\]" "" } { 408 888 904 528 "Arena_a_andIN\[4\]" "" } { 408 920 936 528 "Arena_a_andIN\[3\]" "" } { 408 952 968 528 "Arena_a_andIN\[2\]" "" } { 408 984 1000 528 "Arena_a_andIN\[1\]" "" } { 408 1016 1032 528 "Arena_a_andIN\[0\]" "" } { 568 872 973 584 "Arena_a_andIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964763 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_a_brlIN\[5..0\] " "Pin \"Arena_a_brlIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -392 1264 1280 -216 "Arena_a_brlIN\[5\]" "" } { -392 1296 1312 -216 "Arena_a_brlIN\[4\]" "" } { -392 1328 1344 -216 "Arena_a_brlIN\[3\]" "" } { -392 1360 1376 -216 "Arena_a_brlIN\[2\]" "" } { -392 1392 1408 -216 "Arena_a_brlIN\[1\]" "" } { -392 1424 1440 -216 "Arena_a_brlIN\[0\]" "" } { -504 1256 1272 -392 "Arena_a_brlIN\[5\]" "" } { -496 1288 1304 -392 "Arena_a_brlIN\[4\]" "" } { -496 1320 1336 -392 "Arena_a_brlIN\[3\]" "" } { -496 1352 1368 -392 "Arena_a_brlIN\[2\]" "" } { -496 1384 1400 -392 "Arena_a_brlIN\[1\]" "" } { -496 1416 1432 -392 "Arena_a_brlIN\[0\]" "" } { -608 1288 1383 -592 "Arena_a_brlIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964763 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_a_brrIN\[5..0\] " "Pin \"Arena_a_brrIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -392 856 872 -216 "Arena_a_brrIN\[5\]" "" } { -392 888 904 -216 "Arena_a_brrIN\[4\]" "" } { -392 920 936 -216 "Arena_a_brrIN\[3\]" "" } { -392 952 968 -216 "Arena_a_brrIN\[2\]" "" } { -392 984 1000 -216 "Arena_a_brrIN\[1\]" "" } { -392 1016 1032 -216 "Arena_a_brrIN\[0\]" "" } { -504 848 864 -392 "Arena_a_brrIN\[5\]" "" } { -504 880 896 -392 "Arena_a_brrIN\[4\]" "" } { -504 912 928 -392 "Arena_a_brrIN\[3\]" "" } { -504 944 960 -392 "Arena_a_brrIN\[2\]" "" } { -504 1008 1024 -392 "Arena_a_brrIN\[0\]" "" } { -504 976 992 -392 "Arena_a_brrIN\[1\]" "" } { -608 864 960 -592 "Arena_a_brrIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964763 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_a_bslIN\[5..0\] " "Pin \"Arena_a_bslIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -392 440 456 -216 "Arena_a_bslIN\[5\]" "" } { -392 472 488 -215 "Arena_a_bslIN\[4\]" "" } { -392 504 520 -215 "Arena_a_bslIN\[3\]" "" } { -392 536 552 -215 "Arena_a_bslIN\[2\]" "" } { -392 568 584 -215 "Arena_a_bslIN\[1\]" "" } { -392 600 616 -215 "Arena_a_bslIN\[0\]" "" } { -504 592 608 -392 "Arena_a_bslIN\[0\]" "" } { -528 432 448 -392 "Arena_a_bslIN\[5\]" "" } { -504 464 480 -392 "Arena_a_bslIN\[4\]" "" } { -504 496 512 -392 "Arena_a_bslIN\[3\]" "" } { -504 528 544 -392 "Arena_a_bslIN\[2\]" "" } { -504 560 576 -392 "Arena_a_bslIN\[1\]" "" } { -616 464 561 -600 "Arena_a_bslIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964763 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_a_bsrIN\[5..0\] " "Pin \"Arena_a_bsrIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -392 24 40 -215 "Arena_a_bsrIN\[5\]" "" } { -392 88 104 -213 "Arena_a_bsrIN\[3\]" "" } { -392 120 136 -213 "Arena_a_bsrIN\[2\]" "" } { -392 152 168 -213 "Arena_a_bsrIN\[1\]" "" } { -392 184 200 -213 "Arena_a_bsrIN\[0\]" "" } { -392 56 72 -215 "Arena_a_bsrIN\[4\]" "" } { -512 176 192 -392 "Arena_a_bsrIN\[0\]" "" } { -512 144 160 -392 "Arena_a_bsrIN\[1\]" "" } { -512 112 128 -392 "Arena_a_bsrIN\[2\]" "" } { -512 80 96 -392 "Arena_a_bsrIN\[3\]" "" } { -512 48 64 -392 "Arena_a_bsrIN\[4\]" "" } { -512 16 32 -392 "Arena_a_bsrIN\[5\]" "" } { -616 0 99 -600 "Arena_a_bsrIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_a_notIN\[5..0\] " "Pin \"Arena_a_notIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { 224 184 200 416 "Arena_a_notIN\[0\]" "" } { 224 152 168 416 "Arena_a_notIN\[1\]" "" } { 224 120 136 416 "Arena_a_notIN\[2\]" "" } { 224 88 104 416 "Arena_a_notIN\[3\]" "" } { 224 56 72 416 "Arena_a_notIN\[4\]" "" } { 224 24 40 416 "Arena_a_notIN\[5\]" "" } { 416 176 192 536 "Arena_a_notIN\[0\]" "" } { 416 144 160 536 "Arena_a_notIN\[1\]" "" } { 416 112 128 536 "Arena_a_notIN\[2\]" "" } { 416 80 96 536 "Arena_a_notIN\[3\]" "" } { 416 48 64 536 "Arena_a_notIN\[4\]" "" } { 416 16 32 560 "Arena_a_notIN\[5\]" "" } { 568 -32 88 584 "Arena_a_notIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_a_orIN\[5..0\] " "Pin \"Arena_a_orIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { 232 472 488 416 "Arena_a_orIN\[4\]" "" } { 232 504 520 416 "Arena_a_orIN\[3\]" "" } { 232 536 552 416 "Arena_a_orIN\[2\]" "" } { 232 568 584 416 "Arena_a_orIN\[1\]" "" } { 232 600 616 416 "Arena_a_orIN\[0\]" "" } { 232 440 456 416 "Arena_a_orIN\[5\]" "" } { 416 432 448 536 "Arena_a_orIN\[5\]" "" } { 416 464 480 536 "Arena_a_orIN\[4\]" "" } { 416 496 512 536 "Arena_a_orIN\[3\]" "" } { 416 528 544 536 "Arena_a_orIN\[2\]" "" } { 416 560 576 536 "Arena_a_orIN\[1\]" "" } { 416 592 608 536 "Arena_a_orIN\[0\]" "" } { 576 448 541 592 "Arena_a_orIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_a_xorIN\[5..0\] " "Pin \"Arena_a_xorIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { 224 1296 1312 416 "Arena_a_xorIN\[5\]" "" } { 224 1328 1344 416 "Arena_a_xorIN\[4\]" "" } { 224 1360 1376 416 "Arena_a_xorIN\[3\]" "" } { 224 1392 1408 416 "Arena_a_xorIN\[2\]" "" } { 224 1424 1440 416 "Arena_a_xorIN\[1\]" "" } { 224 1456 1472 416 "Arena_a_xorIN\[0\]" "" } { 416 1288 1304 528 "Arena_a_xorIN\[5\]" "" } { 416 1320 1336 528 "Arena_a_xorIN\[4\]" "" } { 416 1352 1368 528 "Arena_a_xorIN\[3\]" "" } { 416 1384 1400 528 "Arena_a_xorIN\[2\]" "" } { 416 1416 1432 528 "Arena_a_xorIN\[1\]" "" } { 416 1448 1464 528 "Arena_a_xorIN\[0\]" "" } { 489 1255 1304 588 "Arena_a_xorIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_b_andIN\[5..0\] " "Pin \"Arena_b_andIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -144 880 896 40 "Arena_b_andIN\[5\]" "" } { -144 912 928 40 "Arena_b_andIN\[4\]" "" } { -144 944 960 40 "Arena_b_andIN\[3\]" "" } { -144 976 992 40 "Arena_b_andIN\[2\]" "" } { -144 1008 1024 40 "Arena_b_andIN\[1\]" "" } { -144 1040 1056 40 "Arena_b_andIN\[0\]" "" } { 40 872 888 160 "Arena_b_andIN\[5\]" "" } { 40 904 920 160 "Arena_b_andIN\[4\]" "" } { 40 936 952 160 "Arena_b_andIN\[3\]" "" } { 40 968 984 160 "Arena_b_andIN\[2\]" "" } { 40 1000 1016 160 "Arena_b_andIN\[1\]" "" } { 40 1032 1048 160 "Arena_b_andIN\[0\]" "" } { 160 832 848 605 "Arena_b_andIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_b_orIN\[5..0\] " "Pin \"Arena_b_orIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -144 472 488 40 "Arena_b_orIN\[4\]" "" } { -144 504 520 40 "Arena_b_orIN\[3\]" "" } { -144 536 552 40 "Arena_b_orIN\[2\]" "" } { -144 568 584 40 "Arena_b_orIN\[1\]" "" } { -144 600 616 40 "Arena_b_orIN\[0\]" "" } { -144 440 456 40 "Arena_b_orIN\[5\]" "" } { 40 432 448 160 "Arena_b_orIN\[5\]" "" } { 40 464 480 160 "Arena_b_orIN\[4\]" "" } { 40 496 512 160 "Arena_b_orIN\[3\]" "" } { 40 528 544 160 "Arena_b_orIN\[2\]" "" } { 40 560 576 160 "Arena_b_orIN\[1\]" "" } { 40 592 608 160 "Arena_b_orIN\[0\]" "" } { 592 424 517 608 "Arena_b_orIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_b_rlamt_brlIN\[5..0\] " "Pin \"Arena_b_rlamt_brlIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 1312 1328 -768 "Arena_b_rlamt_brlIN\[5\]" "" } { -984 1344 1360 -768 "Arena_b_rlamt_brlIN\[4\]" "" } { -976 1376 1392 -768 "Arena_b_rlamt_brlIN\[3\]" "" } { -984 1408 1424 -768 "Arena_b_rlamt_brlIN\[2\]" "" } { -984 1440 1456 -768 "Arena_b_rlamt_brlIN\[1\]" "" } { -984 1472 1488 -768 "Arena_b_rlamt_brlIN\[0\]" "" } { -765 1280 1296 -576 "Arena_b_rlamt_brlIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_b_rramt_brrIN\[5..0\] " "Pin \"Arena_b_rramt_brrIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 896 912 -768 "Arena_b_rramt_brrIN\[5\]" "" } { -984 928 944 -768 "Arena_b_rramt_brrIN\[4\]" "" } { -984 960 976 -768 "Arena_b_rramt_brrIN\[3\]" "" } { -984 992 1008 -768 "Arena_b_rramt_brrIN\[2\]" "" } { -984 1024 1040 -768 "Arena_b_rramt_brrIN\[1\]" "" } { -984 1056 1072 -768 "Arena_b_rramt_brrIN\[0\]" "" } { -759 864 880 -576 "Arena_b_rramt_brrIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_b_slamt_bslIN15 " "Pin \"Arena_b_slamt_bslIN15\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 496 512 -760 "Arena_b_slamt_bslIN1\[5\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_b_slamt_bslIN14 " "Pin \"Arena_b_slamt_bslIN14\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 528 544 -760 "Arena_b_slamt_bslIN1\[4\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_b_slamt_bslIN13 " "Pin \"Arena_b_slamt_bslIN13\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 560 576 -760 "Arena_b_slamt_bslIN1\[3\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_b_slamt_bslIN12 " "Pin \"Arena_b_slamt_bslIN12\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 592 608 -760 "Arena_b_slamt_bslIN1\[2\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_b_slamt_bslIN11 " "Pin \"Arena_b_slamt_bslIN11\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 624 640 -760 "Arena_b_slamt_bslIN1\[1\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_b_slamt_bslIN10 " "Pin \"Arena_b_slamt_bslIN10\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -984 656 672 -760 "Arena_b_slamt_bslIN1\[0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_b_sramt_bsrIN\[5..0\] " "Pin \"Arena_b_sramt_bsrIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -968 88 104 -752 "Arena_b_sramt_bsrIN\[5\]" "" } { -968 120 136 -752 "Arena_b_sramt_bsrIN\[4\]" "" } { -968 152 168 -752 "Arena_b_sramt_bsrIN\[3\]" "" } { -968 184 200 -752 "Arena_b_sramt_bsrIN\[2\]" "" } { -968 216 232 -752 "Arena_b_sramt_bsrIN\[1\]" "" } { -968 248 264 -752 "Arena_b_sramt_bsrIN\[0\]" "" } { -753 22 40 -584 "Arena_b_sramt_bsrIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_b_xorIN\[5..0\] " "Pin \"Arena_b_xorIN\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -136 1296 1312 48 "Arena_b_xorIN\[5\]" "" } { -144 1328 1344 48 "Arena_b_xorIN\[4\]" "" } { -144 1360 1376 48 "Arena_b_xorIN\[3\]" "" } { -144 1392 1408 48 "Arena_b_xorIN\[2\]" "" } { -144 1424 1440 48 "Arena_b_xorIN\[1\]" "" } { -144 1456 1472 48 "Arena_b_xorIN\[0\]" "" } { 48 1288 1304 160 "Arena_b_xorIN\[5\]" "" } { 48 1320 1336 160 "Arena_b_xorIN\[4\]" "" } { 48 1352 1368 160 "Arena_b_xorIN\[3\]" "" } { 48 1384 1400 160 "Arena_b_xorIN\[2\]" "" } { 48 1416 1432 160 "Arena_b_xorIN\[1\]" "" } { 48 1448 1464 160 "Arena_b_xorIN\[0\]" "" } { 584 1280 1379 600 "Arena_b_xorIN\[5..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_resultnotOUT\[5..0\] " "Pin \"Arena_resultnotOUT\[5..0\]\" is missing source" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { 208 224 240 416 "Arena_resultnotOUT\[5\]" "" } { 208 256 272 416 "Arena_resultnotOUT\[4\]" "" } { 208 288 304 416 "Arena_resultnotOUT\[3\]" "" } { 208 320 336 416 "Arena_resultnotOUT\[2\]" "" } { 208 352 368 416 "Arena_resultnotOUT\[1\]" "" } { 208 384 400 416 "Arena_resultnotOUT\[0\]" "" } { 415 216 232 536 "Arena_resultnotOUT\[5\]" "" } { 415 248 264 536 "Arena_resultnotOUT\[4\]" "" } { 415 280 296 536 "Arena_resultnotOUT\[3\]" "" } { 415 312 328 536 "Arena_resultnotOUT\[2\]" "" } { 415 344 360 536 "Arena_resultnotOUT\[1\]" "" } { 415 376 392 536 "Arena_resultnotOUT\[0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_bitwise_setLessThanSigned Arena_bitwise_setLessThanSigned:inst13 " "Elaborating entity \"Arena_bitwise_setLessThanSigned\" for hierarchy \"Arena_bitwise_setLessThanSigned:inst13\"" {  } { { "../Arena_bitwise.bdf" "inst13" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -616 1800 2072 -504 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964783 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_result_sltOUT Arena_bitwise_setLessThanSigned.vhd(23) " "VHDL Process Statement warning at Arena_bitwise_setLessThanSigned.vhd(23): inferring latch(es) for signal or variable \"Arena_result_sltOUT\", which holds its previous value in one or more paths through the process" {  } { { "Arena_bitwise_setLessThanSigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanSigned.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwise|Arena_bitwise_setLessThanSigned:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_sltOUT Arena_bitwise_setLessThanSigned.vhd(23) " "Inferred latch for \"Arena_result_sltOUT\" at Arena_bitwise_setLessThanSigned.vhd(23)" {  } { { "Arena_bitwise_setLessThanSigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanSigned.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwise|Arena_bitwise_setLessThanSigned:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_bitwiseOperation_decoder Arena_bitwiseOperation_decoder:inst " "Elaborating entity \"Arena_bitwiseOperation_decoder\" for hierarchy \"Arena_bitwiseOperation_decoder:inst\"" {  } { { "../Arena_bitwise.bdf" "inst" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -64 -360 -88 16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964783 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_opSelect Arena_bitwiseOperation_decoder.vhd(17) " "VHDL Process Statement warning at Arena_bitwiseOperation_decoder.vhd(17): inferring latch(es) for signal or variable \"Arena_opSelect\", which holds its previous value in one or more paths through the process" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[0\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[0\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[1\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[1\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[2\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[2\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[3\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[3\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[4\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[4\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[5\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[5\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[6\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[6\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[7\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[7\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[8\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[8\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[9\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[9\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[10\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[10\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[11\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[11\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[12\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[12\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[13\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[13\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[14\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[14\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_opSelect\[15\] Arena_bitwiseOperation_decoder.vhd(17) " "Inferred latch for \"Arena_opSelect\[15\]\" at Arena_bitwiseOperation_decoder.vhd(17)" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964783 "|Arena_bitwiseOperation_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_bitwise_setLessThanUnsigned Arena_bitwise_setLessThanUnsigned:inst14 " "Elaborating entity \"Arena_bitwise_setLessThanUnsigned\" for hierarchy \"Arena_bitwise_setLessThanUnsigned:inst14\"" {  } { { "../Arena_bitwise.bdf" "inst14" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -616 2200 2480 -504 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964793 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_result_sltuOUT Arena_bitwise_setLessThanUnsigned.vhd(23) " "VHDL Process Statement warning at Arena_bitwise_setLessThanUnsigned.vhd(23): inferring latch(es) for signal or variable \"Arena_result_sltuOUT\", which holds its previous value in one or more paths through the process" {  } { { "Arena_bitwise_setLessThanUnsigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanUnsigned.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554234964793 "|Arena_bitwise|Arena_bitwise_setLessThanUnsigned:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_sltuOUT Arena_bitwise_setLessThanUnsigned.vhd(23) " "Inferred latch for \"Arena_result_sltuOUT\" at Arena_bitwise_setLessThanUnsigned.vhd(23)" {  } { { "Arena_bitwise_setLessThanUnsigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanUnsigned.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964793 "|Arena_bitwise|Arena_bitwise_setLessThanUnsigned:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_bitwisexor Arena_bitwisexor:inst4 " "Elaborating entity \"Arena_bitwisexor\" for hierarchy \"Arena_bitwisexor:inst4\"" {  } { { "../Arena_bitwise.bdf" "inst4" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { 552 1312 1608 664 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964793 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_xorIN Arena_bitwisexor.vhd(19) " "VHDL Process Statement warning at Arena_bitwisexor.vhd(19): signal \"Arena_a_xorIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964793 "|Arena_bitwise|Arena_bitwisexor:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_xorIN Arena_bitwisexor.vhd(19) " "VHDL Process Statement warning at Arena_bitwisexor.vhd(19): signal \"Arena_b_xorIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964793 "|Arena_bitwise|Arena_bitwisexor:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_result_xorOUT Arena_bitwisexor.vhd(16) " "VHDL Process Statement warning at Arena_bitwisexor.vhd(16): inferring latch(es) for signal or variable \"Arena_result_xorOUT\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554234964793 "|Arena_bitwise|Arena_bitwisexor:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_xorOUT\[0\] Arena_bitwisexor.vhd(16) " "Inferred latch for \"Arena_result_xorOUT\[0\]\" at Arena_bitwisexor.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964793 "|Arena_bitwise|Arena_bitwisexor:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_xorOUT\[1\] Arena_bitwisexor.vhd(16) " "Inferred latch for \"Arena_result_xorOUT\[1\]\" at Arena_bitwisexor.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964793 "|Arena_bitwise|Arena_bitwisexor:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_xorOUT\[2\] Arena_bitwisexor.vhd(16) " "Inferred latch for \"Arena_result_xorOUT\[2\]\" at Arena_bitwisexor.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964793 "|Arena_bitwise|Arena_bitwisexor:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_xorOUT\[3\] Arena_bitwisexor.vhd(16) " "Inferred latch for \"Arena_result_xorOUT\[3\]\" at Arena_bitwisexor.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964793 "|Arena_bitwise|Arena_bitwisexor:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_xorOUT\[4\] Arena_bitwisexor.vhd(16) " "Inferred latch for \"Arena_result_xorOUT\[4\]\" at Arena_bitwisexor.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964793 "|Arena_bitwise|Arena_bitwisexor:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_xorOUT\[5\] Arena_bitwisexor.vhd(16) " "Inferred latch for \"Arena_result_xorOUT\[5\]\" at Arena_bitwisexor.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964793 "|Arena_bitwise|Arena_bitwisexor:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ledReset Arena_ledReset:inst10 " "Elaborating entity \"Arena_ledReset\" for hierarchy \"Arena_ledReset:inst10\"" {  } { { "../Arena_bitwise.bdf" "inst10" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { 160 -432 -192 240 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964793 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_ledOUT Arena_ledReset.vhd(16) " "VHDL Process Statement warning at Arena_ledReset.vhd(16): inferring latch(es) for signal or variable \"Arena_ledOUT\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_ledReset"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ledOUT\[0\] Arena_ledReset.vhd(16) " "Inferred latch for \"Arena_ledOUT\[0\]\" at Arena_ledReset.vhd(16)" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_ledReset"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ledOUT\[1\] Arena_ledReset.vhd(16) " "Inferred latch for \"Arena_ledOUT\[1\]\" at Arena_ledReset.vhd(16)" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_ledReset"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ledOUT\[2\] Arena_ledReset.vhd(16) " "Inferred latch for \"Arena_ledOUT\[2\]\" at Arena_ledReset.vhd(16)" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_ledReset"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ledOUT\[3\] Arena_ledReset.vhd(16) " "Inferred latch for \"Arena_ledOUT\[3\]\" at Arena_ledReset.vhd(16)" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_ledReset"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ledOUT\[4\] Arena_ledReset.vhd(16) " "Inferred latch for \"Arena_ledOUT\[4\]\" at Arena_ledReset.vhd(16)" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_ledReset"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ledOUT\[5\] Arena_ledReset.vhd(16) " "Inferred latch for \"Arena_ledOUT\[5\]\" at Arena_ledReset.vhd(16)" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_ledReset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_bitwiseand Arena_bitwiseand:inst3 " "Elaborating entity \"Arena_bitwiseand\" for hierarchy \"Arena_bitwiseand:inst3\"" {  } { { "../Arena_bitwise.bdf" "inst3" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { 552 896 1200 664 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964803 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_andIN Arena_bitwiseand.vhd(19) " "VHDL Process Statement warning at Arena_bitwiseand.vhd(19): signal \"Arena_a_andIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_bitwise|Arena_bitwiseand:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_andIN Arena_bitwiseand.vhd(19) " "VHDL Process Statement warning at Arena_bitwiseand.vhd(19): signal \"Arena_b_andIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_bitwise|Arena_bitwiseand:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_result_andOUT Arena_bitwiseand.vhd(16) " "VHDL Process Statement warning at Arena_bitwiseand.vhd(16): inferring latch(es) for signal or variable \"Arena_result_andOUT\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_bitwise|Arena_bitwiseand:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_andOUT\[0\] Arena_bitwiseand.vhd(16) " "Inferred latch for \"Arena_result_andOUT\[0\]\" at Arena_bitwiseand.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_bitwise|Arena_bitwiseand:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_andOUT\[1\] Arena_bitwiseand.vhd(16) " "Inferred latch for \"Arena_result_andOUT\[1\]\" at Arena_bitwiseand.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_bitwise|Arena_bitwiseand:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_andOUT\[2\] Arena_bitwiseand.vhd(16) " "Inferred latch for \"Arena_result_andOUT\[2\]\" at Arena_bitwiseand.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_bitwise|Arena_bitwiseand:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_andOUT\[3\] Arena_bitwiseand.vhd(16) " "Inferred latch for \"Arena_result_andOUT\[3\]\" at Arena_bitwiseand.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_bitwise|Arena_bitwiseand:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_andOUT\[4\] Arena_bitwiseand.vhd(16) " "Inferred latch for \"Arena_result_andOUT\[4\]\" at Arena_bitwiseand.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_bitwise|Arena_bitwiseand:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_andOUT\[5\] Arena_bitwiseand.vhd(16) " "Inferred latch for \"Arena_result_andOUT\[5\]\" at Arena_bitwiseand.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964803 "|Arena_bitwise|Arena_bitwiseand:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_bitrotationright Arena_bitrotationright:inst7 " "Elaborating entity \"Arena_bitrotationright\" for hierarchy \"Arena_bitrotationright:inst7\"" {  } { { "../Arena_bitwise.bdf" "inst7" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -624 888 1216 -512 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964803 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_brrIN Arena_bitrotationright.vhd(24) " "VHDL Process Statement warning at Arena_bitrotationright.vhd(24): signal \"Arena_a_brrIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitrotationright:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_rramt_integer Arena_bitrotationright.vhd(24) " "VHDL Process Statement warning at Arena_bitrotationright.vhd(24): signal \"Arena_b_rramt_integer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitrotationright:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_result_brrOUT Arena_bitrotationright.vhd(21) " "VHDL Process Statement warning at Arena_bitrotationright.vhd(21): inferring latch(es) for signal or variable \"Arena_result_brrOUT\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitrotationright:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brrOUT\[0\] Arena_bitrotationright.vhd(21) " "Inferred latch for \"Arena_result_brrOUT\[0\]\" at Arena_bitrotationright.vhd(21)" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitrotationright:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brrOUT\[1\] Arena_bitrotationright.vhd(21) " "Inferred latch for \"Arena_result_brrOUT\[1\]\" at Arena_bitrotationright.vhd(21)" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitrotationright:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brrOUT\[2\] Arena_bitrotationright.vhd(21) " "Inferred latch for \"Arena_result_brrOUT\[2\]\" at Arena_bitrotationright.vhd(21)" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitrotationright:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brrOUT\[3\] Arena_bitrotationright.vhd(21) " "Inferred latch for \"Arena_result_brrOUT\[3\]\" at Arena_bitrotationright.vhd(21)" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitrotationright:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brrOUT\[4\] Arena_bitrotationright.vhd(21) " "Inferred latch for \"Arena_result_brrOUT\[4\]\" at Arena_bitrotationright.vhd(21)" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitrotationright:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brrOUT\[5\] Arena_bitrotationright.vhd(21) " "Inferred latch for \"Arena_result_brrOUT\[5\]\" at Arena_bitrotationright.vhd(21)" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitrotationright:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_bitshiftleft Arena_bitshiftleft:inst6 " "Elaborating entity \"Arena_bitshiftleft\" for hierarchy \"Arena_bitshiftleft:inst6\"" {  } { { "../Arena_bitwise.bdf" "inst6" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -632 480 800 -520 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964813 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bslIN Arena_bitshiftleft.vhd(24) " "VHDL Process Statement warning at Arena_bitshiftleft.vhd(24): signal \"Arena_a_bslIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitshiftleft:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_slamt_integer Arena_bitshiftleft.vhd(24) " "VHDL Process Statement warning at Arena_bitshiftleft.vhd(24): signal \"Arena_b_slamt_integer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitshiftleft:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_result_bslOUT Arena_bitshiftleft.vhd(21) " "VHDL Process Statement warning at Arena_bitshiftleft.vhd(21): inferring latch(es) for signal or variable \"Arena_result_bslOUT\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitshiftleft:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bslOUT\[0\] Arena_bitshiftleft.vhd(21) " "Inferred latch for \"Arena_result_bslOUT\[0\]\" at Arena_bitshiftleft.vhd(21)" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitshiftleft:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bslOUT\[1\] Arena_bitshiftleft.vhd(21) " "Inferred latch for \"Arena_result_bslOUT\[1\]\" at Arena_bitshiftleft.vhd(21)" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitshiftleft:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bslOUT\[2\] Arena_bitshiftleft.vhd(21) " "Inferred latch for \"Arena_result_bslOUT\[2\]\" at Arena_bitshiftleft.vhd(21)" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitshiftleft:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bslOUT\[3\] Arena_bitshiftleft.vhd(21) " "Inferred latch for \"Arena_result_bslOUT\[3\]\" at Arena_bitshiftleft.vhd(21)" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitshiftleft:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bslOUT\[4\] Arena_bitshiftleft.vhd(21) " "Inferred latch for \"Arena_result_bslOUT\[4\]\" at Arena_bitshiftleft.vhd(21)" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitshiftleft:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bslOUT\[5\] Arena_bitshiftleft.vhd(21) " "Inferred latch for \"Arena_result_bslOUT\[5\]\" at Arena_bitshiftleft.vhd(21)" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964813 "|Arena_bitwise|Arena_bitshiftleft:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_bitshiftright Arena_bitshiftright:inst5 " "Elaborating entity \"Arena_bitshiftright\" for hierarchy \"Arena_bitshiftright:inst5\"" {  } { { "../Arena_bitwise.bdf" "inst5" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -632 56 384 -520 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964813 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bsrIN Arena_bitshiftright.vhd(24) " "VHDL Process Statement warning at Arena_bitshiftright.vhd(24): signal \"Arena_a_bsrIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitshiftright:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_sramt_integer Arena_bitshiftright.vhd(24) " "VHDL Process Statement warning at Arena_bitshiftright.vhd(24): signal \"Arena_b_sramt_integer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitshiftright:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_result_bsrOUT Arena_bitshiftright.vhd(21) " "VHDL Process Statement warning at Arena_bitshiftright.vhd(21): inferring latch(es) for signal or variable \"Arena_result_bsrOUT\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitshiftright:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bsrOUT\[0\] Arena_bitshiftright.vhd(21) " "Inferred latch for \"Arena_result_bsrOUT\[0\]\" at Arena_bitshiftright.vhd(21)" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitshiftright:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bsrOUT\[1\] Arena_bitshiftright.vhd(21) " "Inferred latch for \"Arena_result_bsrOUT\[1\]\" at Arena_bitshiftright.vhd(21)" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitshiftright:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bsrOUT\[2\] Arena_bitshiftright.vhd(21) " "Inferred latch for \"Arena_result_bsrOUT\[2\]\" at Arena_bitshiftright.vhd(21)" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitshiftright:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bsrOUT\[3\] Arena_bitshiftright.vhd(21) " "Inferred latch for \"Arena_result_bsrOUT\[3\]\" at Arena_bitshiftright.vhd(21)" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitshiftright:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bsrOUT\[4\] Arena_bitshiftright.vhd(21) " "Inferred latch for \"Arena_result_bsrOUT\[4\]\" at Arena_bitshiftright.vhd(21)" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitshiftright:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bsrOUT\[5\] Arena_bitshiftright.vhd(21) " "Inferred latch for \"Arena_result_bsrOUT\[5\]\" at Arena_bitshiftright.vhd(21)" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitshiftright:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_bitwiseor Arena_bitwiseor:inst2 " "Elaborating entity \"Arena_bitwiseor\" for hierarchy \"Arena_bitwiseor:inst2\"" {  } { { "../Arena_bitwise.bdf" "inst2" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { 560 488 776 672 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964823 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_orIN Arena_bitwiseor.vhd(19) " "VHDL Process Statement warning at Arena_bitwiseor.vhd(19): signal \"Arena_a_orIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitwiseor:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_orIN Arena_bitwiseor.vhd(19) " "VHDL Process Statement warning at Arena_bitwiseor.vhd(19): signal \"Arena_b_orIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitwiseor:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_result_orOUT Arena_bitwiseor.vhd(16) " "VHDL Process Statement warning at Arena_bitwiseor.vhd(16): inferring latch(es) for signal or variable \"Arena_result_orOUT\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitwiseor:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_orOUT\[0\] Arena_bitwiseor.vhd(16) " "Inferred latch for \"Arena_result_orOUT\[0\]\" at Arena_bitwiseor.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitwiseor:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_orOUT\[1\] Arena_bitwiseor.vhd(16) " "Inferred latch for \"Arena_result_orOUT\[1\]\" at Arena_bitwiseor.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitwiseor:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_orOUT\[2\] Arena_bitwiseor.vhd(16) " "Inferred latch for \"Arena_result_orOUT\[2\]\" at Arena_bitwiseor.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitwiseor:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_orOUT\[3\] Arena_bitwiseor.vhd(16) " "Inferred latch for \"Arena_result_orOUT\[3\]\" at Arena_bitwiseor.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitwiseor:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_orOUT\[4\] Arena_bitwiseor.vhd(16) " "Inferred latch for \"Arena_result_orOUT\[4\]\" at Arena_bitwiseor.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitwiseor:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_orOUT\[5\] Arena_bitwiseor.vhd(16) " "Inferred latch for \"Arena_result_orOUT\[5\]\" at Arena_bitwiseor.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964823 "|Arena_bitwise|Arena_bitwiseor:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_bitrotationleft Arena_bitrotationleft:inst8 " "Elaborating entity \"Arena_bitrotationleft\" for hierarchy \"Arena_bitrotationleft:inst8\"" {  } { { "../Arena_bitwise.bdf" "inst8" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -624 1312 1632 -512 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964823 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_brlIN Arena_bitrotationleft.vhd(24) " "VHDL Process Statement warning at Arena_bitrotationleft.vhd(24): signal \"Arena_a_brlIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitrotationleft"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_rlamt_integer Arena_bitrotationleft.vhd(24) " "VHDL Process Statement warning at Arena_bitrotationleft.vhd(24): signal \"Arena_b_rlamt_integer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitrotationleft"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_result_brlOUT Arena_bitrotationleft.vhd(21) " "VHDL Process Statement warning at Arena_bitrotationleft.vhd(21): inferring latch(es) for signal or variable \"Arena_result_brlOUT\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitrotationleft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brlOUT\[0\] Arena_bitrotationleft.vhd(21) " "Inferred latch for \"Arena_result_brlOUT\[0\]\" at Arena_bitrotationleft.vhd(21)" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitrotationleft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brlOUT\[1\] Arena_bitrotationleft.vhd(21) " "Inferred latch for \"Arena_result_brlOUT\[1\]\" at Arena_bitrotationleft.vhd(21)" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitrotationleft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brlOUT\[2\] Arena_bitrotationleft.vhd(21) " "Inferred latch for \"Arena_result_brlOUT\[2\]\" at Arena_bitrotationleft.vhd(21)" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitrotationleft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brlOUT\[3\] Arena_bitrotationleft.vhd(21) " "Inferred latch for \"Arena_result_brlOUT\[3\]\" at Arena_bitrotationleft.vhd(21)" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitrotationleft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brlOUT\[4\] Arena_bitrotationleft.vhd(21) " "Inferred latch for \"Arena_result_brlOUT\[4\]\" at Arena_bitrotationleft.vhd(21)" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitrotationleft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brlOUT\[5\] Arena_bitrotationleft.vhd(21) " "Inferred latch for \"Arena_result_brlOUT\[5\]\" at Arena_bitrotationleft.vhd(21)" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitrotationleft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_bitwisenot Arena_bitwisenot:inst1 " "Elaborating entity \"Arena_bitwisenot\" for hierarchy \"Arena_bitwisenot:inst1\"" {  } { { "../Arena_bitwise.bdf" "inst1" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { 552 88 384 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554234964833 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_notIN Arena_bitwisenot.vhd(19) " "VHDL Process Statement warning at Arena_bitwisenot.vhd(19): signal \"Arena_a_notIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitwise|Arena_bitwisenot:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_result_notOUT Arena_bitwisenot.vhd(16) " "VHDL Process Statement warning at Arena_bitwisenot.vhd(16): inferring latch(es) for signal or variable \"Arena_result_notOUT\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitwise|Arena_bitwisenot:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_notOUT\[0\] Arena_bitwisenot.vhd(16) " "Inferred latch for \"Arena_result_notOUT\[0\]\" at Arena_bitwisenot.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitwise|Arena_bitwisenot:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_notOUT\[1\] Arena_bitwisenot.vhd(16) " "Inferred latch for \"Arena_result_notOUT\[1\]\" at Arena_bitwisenot.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitwise|Arena_bitwisenot:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_notOUT\[2\] Arena_bitwisenot.vhd(16) " "Inferred latch for \"Arena_result_notOUT\[2\]\" at Arena_bitwisenot.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitwise|Arena_bitwisenot:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_notOUT\[3\] Arena_bitwisenot.vhd(16) " "Inferred latch for \"Arena_result_notOUT\[3\]\" at Arena_bitwisenot.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitwise|Arena_bitwisenot:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_notOUT\[4\] Arena_bitwisenot.vhd(16) " "Inferred latch for \"Arena_result_notOUT\[4\]\" at Arena_bitwisenot.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitwise|Arena_bitwisenot:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_notOUT\[5\] Arena_bitwisenot.vhd(16) " "Inferred latch for \"Arena_result_notOUT\[5\]\" at Arena_bitwisenot.vhd(16)" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554234964833 "|Arena_bitwise|Arena_bitwisenot:inst1"}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Arena_b_slamt_bslIN5 " "Node \"Arena_b_slamt_bslIN5\" is missing source" {  } { { "../Arena_bitwise.bdf" "Arena_b_slamt_bslIN5" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -600 464 594 -584 "Arena_b_slamt_bslIN\[5..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964903 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Arena_b_slamt_bslIN4 " "Node \"Arena_b_slamt_bslIN4\" is missing source" {  } { { "../Arena_bitwise.bdf" "Arena_b_slamt_bslIN4" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -600 464 594 -584 "Arena_b_slamt_bslIN\[5..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964903 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Arena_b_slamt_bslIN3 " "Node \"Arena_b_slamt_bslIN3\" is missing source" {  } { { "../Arena_bitwise.bdf" "Arena_b_slamt_bslIN3" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -600 464 594 -584 "Arena_b_slamt_bslIN\[5..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964903 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Arena_b_slamt_bslIN2 " "Node \"Arena_b_slamt_bslIN2\" is missing source" {  } { { "../Arena_bitwise.bdf" "Arena_b_slamt_bslIN2" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -600 464 594 -584 "Arena_b_slamt_bslIN\[5..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964903 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Arena_b_slamt_bslIN1 " "Node \"Arena_b_slamt_bslIN1\" is missing source" {  } { { "../Arena_bitwise.bdf" "Arena_b_slamt_bslIN1" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -600 464 594 -584 "Arena_b_slamt_bslIN\[5..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964903 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "Arena_b_slamt_bslIN0 " "Node \"Arena_b_slamt_bslIN0\" is missing source" {  } { { "../Arena_bitwise.bdf" "Arena_b_slamt_bslIN0" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { { -600 464 594 -584 "Arena_b_slamt_bslIN\[5..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554234964903 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 63 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554234965103 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 02 15:56:05 2019 " "Processing ended: Tue Apr 02 15:56:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554234965103 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554234965103 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554234965103 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554234965103 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 63 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 63 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554234965733 ""}
