<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Portfolio Website</title>
    <link rel="icon" type="image/jpg" href="DB.jpg">
    <link href='https://unpkg.com/boxicons@2.1.4/css/boxicons.min.css' rel='stylesheet'>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="logo-left">
        <a href="index.html" class="logo-img">
            <img src="home.png" alt="Logo" class="logo-img">
        </a>
    </div>

    <div class="logo">
        
        <a href="https://www.linkedin.com/in/moaaz-elshabasy-62a5ba222/" target="_blank"><i class='bx bxl-linkedin-square bx-lg'></i></a>
        <a href="https://github.com/MoaazElshabasy" target="_blank"><i class='bx bxl-github bx-lg'></i></a>
    </div>
    <div class="imageHeader">
        <img src="FPGA.jpg" alt="fpga">
    </div>
<div style="margin: 5vw;">
        <h1 style=" align-content: left; font-weight: bold; color: #CCDDFF">FPGA - Memory Game</h1>

        <ul class="custom-bullet-list">
            <li>Developed a VHDL-based memory game for FPGA boards.</li>
            <li>Implemented LED display of sequential patterns for player interaction. Integrated user input
via buttons for pattern repetition.</li>
<li>Developed comprehensive VHDL testbenches to simulate and verify the functionality of individual modules, including registers, counters, and display drivers.</li>
        </ul>
        <h2 style="text-align: center; font-weight: bold; color: #CCDDFF"> Skills Developed</h2>
            <ul class="horizontal-bullet-list">
            <li>VHDL</li>
            <li>Quartus</li>
            <li>Simulation</li>
            <li>Digital Logic</li>
        </ul>
    </div>
<hr style="border: none; height: 2px; background-color: #66aaff; width: 50%; margin: 0 auto;">
    <div style="margin: 5vw;">
        <h1 style=" align-content: left; font-weight: bold; color: #CCDDFF">FPGA - Digital Clock</h1>

        <ul class="custom-bullet-list">
            <li>Designed and implemented a digital clock on an FPGA development board using VHDL.</li>
            <li>Developed accurate timekeeping mechanism using a clock divider to generate a precise 1 Hz signal from the FPGA clock.</li>
            <li>Implemented separate VHDL counter modules for seconds, minutes, and hours, ensuring proper overflow and reset at 60 seconds, 60 minutes, and 24.
            </li>
        </ul>
        <h2 style="text-align: center; font-weight: bold; color: #CCDDFF"> Skills Developed</h2>
            <ul class="horizontal-bullet-list">
            <li>Signal Processing</li>
            <li>Model Sim</li>
            <li>System Integration</li>
            <li>Timing and Synchronization</li>
        </ul>

        <h2 style="text-align: center; font-weight: bold; color: #CCDDFF; margin-top: 40px">Check My Git Hub for More</h2>
    </div>
    <div class="gallery-container">
    <h1 style="text-align: center; color: #CCDDFF; font-family: monospace;">Gallery</h1>
    <section class="gallery">
        <div class="gallery-item">
            <img src="fpga1.png" alt="Image 1">
        </div>
        <div class="gallery-item">
            <img src="fpga3.png" alt="Image 2">
        </div>
        <div class="gallery-item">
            <img src="fpga2.png" alt="Image 3">
        </div>
    </section>
</div>
<footer>
    <hr>
    <code> copyright &copy; 2024 Moaaz Elshabasy </code>
</footer>    
</body>

</html>
