

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Wed Dec 14 18:16:34 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        inversekinematics
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.214 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.80>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 25 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %base_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 26 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 27 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 28 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i64 %data_V"   --->   Operation 29 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_23" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 30 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.94ns)   --->   "%b_exp = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 31 'add' 'b_exp' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.86ns)   --->   "%icmp_ln369 = icmp_eq  i12 %b_exp, i12 0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 32 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.34ns)   --->   "%icmp_ln824 = icmp_eq  i52 %tmp_24, i52 0"   --->   Operation 33 'icmp' 'icmp_ln824' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.33ns)   --->   "%x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln824" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 34 'and' 'x_is_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln964 = xor i1 %p_Result_12, i1 1"   --->   Operation 35 'xor' 'xor_ln964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.33ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln964" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 36 'and' 'x_is_p1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.85ns)   --->   "%icmp_ln824_1 = icmp_eq  i11 %tmp_23, i11 2047"   --->   Operation 37 'icmp' 'icmp_ln824_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 51"   --->   Operation 38 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%index0 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 46, i32 51"   --->   Operation 39 'partselect' 'index0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.94ns)   --->   "%b_exp_1 = add i12 %zext_ln510, i12 3074" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515]   --->   Operation 40 'add' 'b_exp_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.43ns)   --->   "%b_exp_2 = select i1 %p_Result_s, i12 %b_exp_1, i12 %b_exp" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 41 'select' 'b_exp_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln488 = zext i6 %index0"   --->   Operation 42 'zext' 'zext_ln488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64 0, i64 %zext_ln488" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 43 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.79ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 44 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 45 [1/1] (0.33ns)   --->   "%xor_ln369 = xor i1 %x_is_1, i1 1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 45 'xor' 'xor_ln369' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.85ns)   --->   "%icmp_ln407 = icmp_ne  i11 %tmp_23, i11 2047" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 46 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.85ns)   --->   "%icmp_ln407_1 = icmp_ne  i11 %tmp_23, i11 0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 47 'icmp' 'icmp_ln407_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln407_1)   --->   "%and_ln407 = and i1 %icmp_ln407_1, i1 %xor_ln369" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 48 'and' 'and_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln407_1 = and i1 %and_ln407, i1 %icmp_ln407" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 49 'and' 'and_ln407_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.85ns)   --->   "%icmp_ln407_2 = icmp_eq  i11 %tmp_23, i11 0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 50 'icmp' 'icmp_ln407_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%or_ln407_3 = or i1 %icmp_ln824_1, i1 %icmp_ln407_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 51 'or' 'or_ln407_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp13 = and i1 %or_ln407_3, i1 %xor_ln369" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 52 'and' 'sel_tmp13' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.54>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_24, i1 0"   --->   Operation 53 'bitconcatenate' 'p_Result_13' <Predicate = (!p_Result_s & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%r_V_21 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %tmp_24"   --->   Operation 54 'bitconcatenate' 'r_V_21' <Predicate = (p_Result_s & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1287_1 = zext i53 %r_V_21"   --->   Operation 55 'zext' 'zext_ln1287_1' <Predicate = (p_Result_s & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.41ns)   --->   "%b_frac_V_1 = select i1 %p_Result_s, i54 %zext_ln1287_1, i54 %p_Result_13" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 56 'select' 'b_frac_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/2] (0.79ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 57 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 58 'zext' 'zext_ln682' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (4.75ns)   --->   "%mul_ln682 = mul i54 %b_frac_V_1, i54 %zext_ln682"   --->   Operation 59 'mul' 'mul_ln682' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln682, i32 50, i32 53"   --->   Operation 60 'partselect' 'a' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i54 %mul_ln682"   --->   Operation 61 'trunc' 'trunc_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln682, i32 53"   --->   Operation 62 'bitselect' 'tmp_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.03>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%z1_V = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln682, i17 0"   --->   Operation 63 'bitconcatenate' 'z1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sf = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5 16, i54 %mul_ln682, i16 0"   --->   Operation 64 'bitconcatenate' 'sf' <Predicate = (!tmp_9 & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5 16, i54 %mul_ln682, i17 0"   --->   Operation 65 'bitconcatenate' 'tmp_7' <Predicate = (tmp_9 & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i75 %sf"   --->   Operation 66 'zext' 'zext_ln1287' <Predicate = (!tmp_9 & !sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.48ns)   --->   "%select_ln1287 = select i1 %tmp_9, i76 %tmp_7, i76 %zext_ln1287"   --->   Operation 67 'select' 'select_ln1287' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln657, i25 0"   --->   Operation 68 'bitconcatenate' 'lhs' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i75 %lhs"   --->   Operation 69 'zext' 'zext_ln1146' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_24 = add i76 %zext_ln1146, i76 %select_ln1287"   --->   Operation 70 'add' 'ret_V_24' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i4 %a"   --->   Operation 71 'zext' 'zext_ln1070' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i71 %z1_V"   --->   Operation 72 'zext' 'zext_ln1072' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (5.98ns)   --->   "%r_V_22 = mul i75 %zext_ln1072, i75 %zext_ln1070"   --->   Operation 73 'mul' 'r_V_22' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 5.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1147 = zext i75 %r_V_22"   --->   Operation 74 'zext' 'zext_ln1147' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%ret_V_2 = sub i76 %ret_V_24, i76 %zext_ln1147"   --->   Operation 75 'sub' 'ret_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%z2_V = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %ret_V_2, i32 3, i32 75"   --->   Operation 76 'partselect' 'z2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %ret_V_2, i32 70, i32 75"   --->   Operation 77 'partselect' 'a_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %ret_V_2, i32 3, i32 69"   --->   Operation 78 'partselect' 'tmp_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.18>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln662 = zext i73 %z2_V"   --->   Operation 79 'zext' 'zext_ln662' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i5.i76, i5 16, i76 %zext_ln662"   --->   Operation 80 'bitconcatenate' 'eZ' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_8, i14 0"   --->   Operation 81 'bitconcatenate' 'lhs_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1146_1 = zext i81 %lhs_2"   --->   Operation 82 'zext' 'zext_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i81 %eZ"   --->   Operation 83 'zext' 'zext_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_25 = add i82 %zext_ln1146_1, i82 %zext_ln657"   --->   Operation 84 'add' 'ret_V_25' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1070_1 = zext i6 %a_1"   --->   Operation 85 'zext' 'zext_ln1070_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i73 %z2_V"   --->   Operation 86 'zext' 'zext_ln1072_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (6.10ns)   --->   "%r_V_23 = mul i79 %zext_ln1072_1, i79 %zext_ln1070_1"   --->   Operation 87 'mul' 'r_V_23' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 6.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%rhs_3 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %r_V_23, i1 0"   --->   Operation 88 'bitconcatenate' 'rhs_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1147_1 = zext i80 %rhs_3"   --->   Operation 89 'zext' 'zext_ln1147_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%ret_V_4 = sub i82 %ret_V_25, i82 %zext_ln1147_1"   --->   Operation 90 'sub' 'ret_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %ret_V_4, i32 76, i32 81"   --->   Operation 91 'partselect' 'a_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln657_3 = trunc i82 %ret_V_4"   --->   Operation 92 'trunc' 'trunc_ln657_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.56>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%z3_V = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %ret_V_4, i1 0"   --->   Operation 93 'bitconcatenate' 'z3_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1070_2 = zext i6 %a_2"   --->   Operation 94 'zext' 'zext_ln1070_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i83 %z3_V"   --->   Operation 95 'zext' 'zext_ln1072_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (6.56ns)   --->   "%r_V_24 = mul i89 %zext_ln1072_2, i89 %zext_ln1070_2"   --->   Operation 96 'mul' 'r_V_24' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 6.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.15>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13 4096, i82 %ret_V_4, i1 0"   --->   Operation 97 'bitconcatenate' 'eZ_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln657_3, i25 0"   --->   Operation 98 'bitconcatenate' 'lhs_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1146_2 = zext i101 %lhs_4"   --->   Operation 99 'zext' 'zext_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i96 %eZ_1"   --->   Operation 100 'zext' 'zext_ln657_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = add i102 %zext_ln1146_2, i102 %zext_ln657_1"   --->   Operation 101 'add' 'ret_V_26' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%rhs_6 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %r_V_24, i6 0"   --->   Operation 102 'bitconcatenate' 'rhs_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1147_2 = zext i95 %rhs_6"   --->   Operation 103 'zext' 'zext_ln1147_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.15ns) (root node of TernaryAdder)   --->   "%ret_V_6 = sub i102 %ret_V_26, i102 %zext_ln1147_2"   --->   Operation 104 'sub' 'ret_V_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%z4_V = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %ret_V_6, i32 10, i32 101"   --->   Operation 105 'partselect' 'z4_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %ret_V_6, i32 10, i32 95"   --->   Operation 106 'partselect' 'tmp_s' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %ret_V_6, i32 96, i32 101"   --->   Operation 107 'partselect' 'tmp_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.62>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1070_4 = zext i6 %tmp_1"   --->   Operation 108 'zext' 'zext_ln1070_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1072_6 = zext i92 %z4_V"   --->   Operation 109 'zext' 'zext_ln1072_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (6.62ns)   --->   "%r_V_25 = mul i98 %zext_ln1072_6, i98 %zext_ln1070_4"   --->   Operation 110 'mul' 'r_V_25' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 6.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.22>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln662_1 = zext i92 %z4_V"   --->   Operation 111 'zext' 'zext_ln662_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i102, i8 128, i102 %zext_ln662_1"   --->   Operation 112 'bitconcatenate' 'eZ_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_s, i34 0"   --->   Operation 113 'bitconcatenate' 'lhs_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1146_3 = zext i120 %lhs_6"   --->   Operation 114 'zext' 'zext_ln1146_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i110 %eZ_2"   --->   Operation 115 'zext' 'zext_ln657_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_27 = add i121 %zext_ln1146_3, i121 %zext_ln657_2"   --->   Operation 116 'add' 'ret_V_27' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%rhs_9 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %r_V_25, i11 0"   --->   Operation 117 'bitconcatenate' 'rhs_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1147_3 = zext i109 %rhs_9"   --->   Operation 118 'zext' 'zext_ln1147_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%ret_V_8 = sub i121 %ret_V_27, i121 %zext_ln1147_3"   --->   Operation 119 'sub' 'ret_V_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %ret_V_8, i32 34, i32 120"   --->   Operation 120 'partselect' 'tmp_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %ret_V_8, i32 34, i32 114"   --->   Operation 121 'partselect' 'tmp_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %ret_V_8, i32 115, i32 120"   --->   Operation 122 'partselect' 'tmp_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1070_5 = zext i6 %tmp_5"   --->   Operation 123 'zext' 'zext_ln1070_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1072_7 = zext i87 %tmp_3"   --->   Operation 124 'zext' 'zext_ln1072_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (6.58ns)   --->   "%r_V_26 = mul i93 %zext_ln1072_7, i93 %zext_ln1070_5"   --->   Operation 125 'mul' 'r_V_26' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 6.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.24>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23 4194304, i87 %tmp_3"   --->   Operation 126 'bitconcatenate' 'eZ_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_4, i44 0"   --->   Operation 127 'bitconcatenate' 'lhs_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1146_4 = zext i125 %lhs_8"   --->   Operation 128 'zext' 'zext_ln1146_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln657_3 = zext i110 %eZ_3"   --->   Operation 129 'zext' 'zext_ln657_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = add i126 %zext_ln1146_4, i126 %zext_ln657_3"   --->   Operation 130 'add' 'ret_V_28' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%rhs_12 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %r_V_26, i16 0"   --->   Operation 131 'bitconcatenate' 'rhs_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1147_4 = zext i109 %rhs_12"   --->   Operation 132 'zext' 'zext_ln1147_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (1.24ns) (root node of TernaryAdder)   --->   "%ret_V_10 = sub i126 %ret_V_28, i126 %zext_ln1147_4"   --->   Operation 133 'sub' 'ret_V_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.24> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %ret_V_10, i32 44, i32 125"   --->   Operation 134 'partselect' 'tmp_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %ret_V_10, i32 44, i32 119"   --->   Operation 135 'partselect' 'tmp_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %ret_V_10, i32 120, i32 125"   --->   Operation 136 'partselect' 'tmp_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.55>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1070_6 = zext i6 %tmp_11"   --->   Operation 137 'zext' 'zext_ln1070_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1072_8 = zext i82 %tmp_6"   --->   Operation 138 'zext' 'zext_ln1072_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (6.55ns)   --->   "%r_V_27 = mul i88 %zext_ln1072_8, i88 %zext_ln1070_6"   --->   Operation 139 'mul' 'r_V_27' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 6.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.26>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28 134217728, i82 %tmp_6"   --->   Operation 140 'bitconcatenate' 'eZ_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%lhs_10 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_10, i54 0"   --->   Operation 141 'bitconcatenate' 'lhs_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1146_5 = zext i130 %lhs_10"   --->   Operation 142 'zext' 'zext_ln1146_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln657_4 = zext i110 %eZ_4"   --->   Operation 143 'zext' 'zext_ln657_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = add i131 %zext_ln1146_5, i131 %zext_ln657_4"   --->   Operation 144 'add' 'ret_V_29' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%rhs_15 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %r_V_27, i21 0"   --->   Operation 145 'bitconcatenate' 'rhs_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1147_5 = zext i109 %rhs_15"   --->   Operation 146 'zext' 'zext_ln1147_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (1.26ns) (root node of TernaryAdder)   --->   "%ret_V_12 = sub i131 %ret_V_29, i131 %zext_ln1147_5"   --->   Operation 147 'sub' 'ret_V_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.26> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %ret_V_12, i32 54, i32 130"   --->   Operation 148 'partselect' 'tmp_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %ret_V_12, i32 54, i32 124"   --->   Operation 149 'partselect' 'tmp_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %ret_V_12, i32 125, i32 130"   --->   Operation 150 'partselect' 'tmp_14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.35>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i64 0, i64 %zext_ln488" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 151 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 152 [2/2] (1.35ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 152 'load' 'log_sum_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln488_1 = zext i4 %a"   --->   Operation 153 'zext' 'zext_ln488_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i64 0, i64 %zext_ln488_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 154 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 155 [2/2] (1.35ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 155 'load' 'logn_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln488_6 = zext i6 %a_1"   --->   Operation 156 'zext' 'zext_ln488_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i64 0, i64 %zext_ln488_6" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 157 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 158 [2/2] (1.35ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 158 'load' 'logn_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln488_7 = zext i6 %a_2"   --->   Operation 159 'zext' 'zext_ln488_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i64 0, i64 %zext_ln488_7" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 160 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 161 [2/2] (1.35ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 161 'load' 'logn_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln488_8 = zext i6 %tmp_1"   --->   Operation 162 'zext' 'zext_ln488_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i64 0, i64 %zext_ln488_8" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 163 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 164 [2/2] (1.35ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 164 'load' 'logn_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln488_9 = zext i6 %tmp_5"   --->   Operation 165 'zext' 'zext_ln488_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i64 0, i64 %zext_ln488_9" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 166 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 167 [2/2] (1.35ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 167 'load' 'logn_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln488_10 = zext i6 %tmp_11"   --->   Operation 168 'zext' 'zext_ln488_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i64 0, i64 %zext_ln488_10" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 169 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 170 [2/2] (1.35ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 170 'load' 'logn_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1070_7 = zext i6 %tmp_14"   --->   Operation 171 'zext' 'zext_ln1070_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1072_9 = zext i77 %tmp_12"   --->   Operation 172 'zext' 'zext_ln1072_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (6.35ns)   --->   "%r_V_28 = mul i83 %zext_ln1072_9, i83 %zext_ln1070_7"   --->   Operation 173 'mul' 'r_V_28' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 6.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln488_11 = zext i6 %tmp_14"   --->   Operation 174 'zext' 'zext_ln488_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i64 0, i64 %zext_ln488_11" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 175 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 176 [2/2] (1.35ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 176 'load' 'logn_V_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i12 %b_exp_2"   --->   Operation 177 'sext' 'sext_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (6.54ns)   --->   "%Elog2_V = mul i90 %sext_ln657, i90 418981761686000620659953"   --->   Operation 178 'mul' 'Elog2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/2] (1.35ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 179 'load' 'log_sum_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_14 : Operation 180 [1/2] (1.35ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 180 'load' 'logn_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i105 %logn_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 181 'zext' 'zext_ln223' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 182 [1/2] (1.35ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 182 'load' 'logn_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i102 %logn_V_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 183 'zext' 'zext_ln223_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 184 [1/2] (1.35ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 184 'load' 'logn_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i97 %logn_V_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 185 'zext' 'zext_ln223_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 186 [1/2] (1.35ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 186 'load' 'logn_V_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i92 %logn_V_3" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 187 'zext' 'zext_ln223_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 188 [1/2] (1.35ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 188 'load' 'logn_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i87 %logn_V_4" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 189 'zext' 'zext_ln223_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 190 [1/2] (1.35ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 190 'load' 'logn_V_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i82 %logn_V_5" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 191 'zext' 'zext_ln223_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33 4294967296, i77 %tmp_12"   --->   Operation 192 'bitconcatenate' 'eZ_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%lhs_12 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_13, i64 0"   --->   Operation 193 'bitconcatenate' 'lhs_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1146_6 = zext i135 %lhs_12"   --->   Operation 194 'zext' 'zext_ln1146_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln657_5 = zext i110 %eZ_5"   --->   Operation 195 'zext' 'zext_ln657_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_30 = add i136 %zext_ln1146_6, i136 %zext_ln657_5"   --->   Operation 196 'add' 'ret_V_30' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%rhs_18 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %r_V_28, i26 0"   --->   Operation 197 'bitconcatenate' 'rhs_18' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1147_6 = zext i109 %rhs_18"   --->   Operation 198 'zext' 'zext_ln1147_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (1.27ns) (root node of TernaryAdder)   --->   "%ret_V_14 = sub i136 %ret_V_30, i136 %zext_ln1147_6"   --->   Operation 199 'sub' 'ret_V_14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 200 [1/2] (1.35ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 200 'load' 'logn_V_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln223_6 = zext i77 %logn_V_6" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 201 'zext' 'zext_ln223_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (1.64ns)   --->   "%add_ln657 = add i109 %zext_ln223, i109 %log_sum_V"   --->   Operation 202 'add' 'add_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (1.61ns)   --->   "%add_ln657_1 = add i103 %zext_ln223_1, i103 %zext_ln223_2"   --->   Operation 203 'add' 'add_ln657_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln657_6 = zext i103 %add_ln657_1"   --->   Operation 204 'zext' 'zext_ln657_6' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657_2 = add i109 %zext_ln657_6, i109 %add_ln657"   --->   Operation 205 'add' 'add_ln657_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657_3 = add i93 %zext_ln223_3, i93 %zext_ln223_4"   --->   Operation 206 'add' 'add_ln657_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 207 [1/1] (1.53ns)   --->   "%add_ln657_4 = add i83 %zext_ln223_5, i83 %zext_ln223_6"   --->   Operation 207 'add' 'add_ln657_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln657_7 = zext i83 %add_ln657_4"   --->   Operation 208 'zext' 'zext_ln657_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (1.11ns) (root node of TernaryAdder)   --->   "%add_ln657_5 = add i93 %zext_ln657_7, i93 %add_ln657_3"   --->   Operation 209 'add' 'add_ln657_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.11> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln657_8 = zext i93 %add_ln657_5"   --->   Operation 210 'zext' 'zext_ln657_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (1.17ns) (root node of TernaryAdder)   --->   "%log_sum_V_1 = add i109 %zext_ln657_8, i109 %add_ln657_2"   --->   Operation 211 'add' 'log_sum_V_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.17> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %ret_V_14, i32 64, i32 135"   --->   Operation 212 'partselect' 'tmp_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %ret_V_14, i32 96, i32 135"   --->   Operation 213 'partselect' 'tmp_16' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1069_2 = zext i40 %tmp_16"   --->   Operation 214 'zext' 'zext_ln1069_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (3.96ns)   --->   "%r_V_29 = mul i80 %zext_ln1069_2, i80 %zext_ln1069_2"   --->   Operation 215 'mul' 'r_V_29' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 3.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%rhs_s = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %r_V_29, i32 1, i32 79"   --->   Operation 216 'partselect' 'rhs_s' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_15, i45 0"   --->   Operation 217 'bitconcatenate' 'lhs_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1147_7 = zext i117 %lhs_V"   --->   Operation 218 'zext' 'zext_ln1147_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln1147_8 = zext i79 %rhs_s"   --->   Operation 219 'zext' 'zext_ln1147_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (1.67ns)   --->   "%ret_V = sub i118 %zext_ln1147_7, i118 %zext_ln1147_8"   --->   Operation 220 'sub' 'ret_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %ret_V, i32 45, i32 117"   --->   Operation 221 'partselect' 'trunc_ln1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.30>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2_V, i30 0"   --->   Operation 222 'bitconcatenate' 'lhs_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1146 = sext i109 %log_sum_V_1"   --->   Operation 223 'sext' 'sext_ln1146' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_15 = add i120 %lhs_V_2, i120 %sext_ln1146"   --->   Operation 224 'add' 'ret_V_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1146_1 = sext i73 %trunc_ln1"   --->   Operation 225 'sext' 'sext_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (1.21ns) (root node of TernaryAdder)   --->   "%ret_V_16 = add i120 %ret_V_15, i120 %sext_ln1146_1"   --->   Operation 226 'add' 'ret_V_16' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i120.i32.i32, i120 %ret_V_16, i32 104, i32 119"   --->   Operation 227 'partselect' 'm_fix_hi_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_16, i32 119"   --->   Operation 228 'bitselect' 'p_Result_14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1070 = sext i16 %m_fix_hi_V"   --->   Operation 229 'sext' 'sext_ln1070' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_15 : Operation 230 [3/3] (1.08ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_30 = mul i31 %sext_ln1070, i31 23637"   --->   Operation 230 'mul' 'r_V_30' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i120.i32.i32, i120 %ret_V_16, i32 49, i32 107"   --->   Operation 231 'partselect' 'trunc_ln2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.08>
ST_16 : Operation 232 [2/3] (1.08ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_30 = mul i31 %sext_ln1070, i31 23637"   --->   Operation 232 'mul' 'r_V_30' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 0.83>
ST_17 : Operation 233 [1/3] (0.00ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_30 = mul i31 %sext_ln1070, i31 23637"   --->   Operation 233 'mul' 'r_V_30' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%rhs_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_14, i18 131072"   --->   Operation 234 'bitconcatenate' 'rhs_19' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1146_2 = sext i19 %rhs_19"   --->   Operation 235 'sext' 'sext_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_17 : Operation 236 [2/2] (0.83ns) (root node of the DSP)   --->   "%ret_V_31 = add i31 %sext_ln1146_2, i31 %r_V_30"   --->   Operation 236 'add' 'ret_V_31' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.29>
ST_18 : Operation 237 [1/2] (0.83ns) (root node of the DSP)   --->   "%ret_V_31 = add i31 %sext_ln1146_2, i31 %r_V_30"   --->   Operation 237 'add' 'ret_V_31' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%ret_V_25_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_31, i32 18, i32 30"   --->   Operation 238 'partselect' 'ret_V_25_cast' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node ret_V_32)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_31, i32 30"   --->   Operation 239 'bitselect' 'p_Result_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %ret_V_31"   --->   Operation 240 'trunc' 'trunc_ln805' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.89ns)   --->   "%icmp_ln805 = icmp_eq  i18 %trunc_ln805, i18 0"   --->   Operation 241 'icmp' 'icmp_ln805' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 242 [1/1] (0.97ns)   --->   "%ret_V_18 = add i13 %ret_V_25_cast, i13 1"   --->   Operation 242 'add' 'ret_V_18' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node ret_V_32)   --->   "%select_ln804 = select i1 %icmp_ln805, i13 %ret_V_25_cast, i13 %ret_V_18"   --->   Operation 243 'select' 'select_ln804' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 244 [1/1] (0.48ns) (out node of the LUT)   --->   "%ret_V_32 = select i1 %p_Result_5, i13 %select_ln804, i13 %ret_V_25_cast"   --->   Operation 244 'select' 'ret_V_32' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.98>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1069 = sext i13 %ret_V_32"   --->   Operation 245 'sext' 'sext_ln1069' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (5.98ns)   --->   "%r_V_15 = mul i71 %sext_ln1069, i71 1636647506585939924452"   --->   Operation 246 'mul' 'r_V_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 5.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln657_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_15, i32 12, i32 70"   --->   Operation 247 'partselect' 'trunc_ln657_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.75>
ST_20 : Operation 248 [1/1] (1.40ns)   --->   "%m_diff_V = sub i59 %trunc_ln2, i59 %trunc_ln657_1"   --->   Operation 248 'sub' 'm_diff_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 249 'partselect' 'm_diff_hi_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 250 'partselect' 'Z2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 251 'partselect' 'Z3_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 252 'trunc' 'Z4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 253 'partselect' 'Z4_ind' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln488_3 = zext i8 %Z4_ind"   --->   Operation 254 'zext' 'zext_ln488_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_3"   --->   Operation 255 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 256 [2/2] (1.35ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 256 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln488_4 = zext i8 %Z3_V"   --->   Operation 257 'zext' 'zext_ln488_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_4"   --->   Operation 258 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 259 [2/2] (1.35ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 259 'load' 'f_Z3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 21 <SV = 20> <Delay = 6.98>
ST_21 : Operation 260 [1/2] (1.35ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 260 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_21 : Operation 261 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32 16, i32 25"   --->   Operation 261 'partselect' 'r' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln657_9 = zext i35 %Z4"   --->   Operation 262 'zext' 'zext_ln657_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln657_10 = zext i10 %r"   --->   Operation 263 'zext' 'zext_ln657_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 264 [1/1] (1.21ns)   --->   "%ret_V_33 = add i36 %zext_ln657_9, i36 %zext_ln657_10"   --->   Operation 264 'add' 'ret_V_33' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 265 [1/2] (1.35ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 265 'load' 'f_Z3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_21 : Operation 266 [1/1] (0.00ns)   --->   "%ret_V_34 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 266 'bitconcatenate' 'ret_V_34' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1069 = zext i43 %ret_V_34"   --->   Operation 267 'zext' 'zext_ln1069' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln1072_3 = zext i36 %ret_V_33"   --->   Operation 268 'zext' 'zext_ln1072_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 269 [1/1] (4.41ns)   --->   "%r_V_17 = mul i79 %zext_ln1069, i79 %zext_ln1072_3"   --->   Operation 269 'mul' 'r_V_17' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln657_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_17, i32 59, i32 78"   --->   Operation 270 'partselect' 'trunc_ln657_s' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln488_5 = zext i8 %Z2_V"   --->   Operation 271 'zext' 'zext_ln488_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_5"   --->   Operation 272 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_21 : Operation 273 [2/2] (1.35ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 273 'load' 'f_Z2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 22 <SV = 21> <Delay = 7.14>
ST_22 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln488_2 = zext i8 %m_diff_hi_V"   --->   Operation 274 'zext' 'zext_ln488_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 275 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln488_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 275 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 276 [2/2] (1.35ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 276 'load' 'exp_Z1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_22 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1146_7 = zext i43 %ret_V_34"   --->   Operation 277 'zext' 'zext_ln1146_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln657_11 = zext i20 %trunc_ln657_s"   --->   Operation 278 'zext' 'zext_ln657_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 279 [1/1] (1.21ns)   --->   "%add_ln657_7 = add i36 %ret_V_33, i36 %zext_ln657_11"   --->   Operation 279 'add' 'add_ln657_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln657_12 = zext i36 %add_ln657_7"   --->   Operation 280 'zext' 'zext_ln657_12' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (1.24ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln657_12, i44 %zext_ln1146_7"   --->   Operation 281 'add' 'exp_Z2P_m_1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 282 [1/2] (1.35ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 282 'load' 'f_Z2_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_22 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 283 'partselect' 'tmp_17' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_17"   --->   Operation 284 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1069_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 285 'zext' 'zext_ln1069_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln1072_4 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 286 'zext' 'zext_ln1072_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (4.68ns)   --->   "%r_V_19 = mul i93 %zext_ln1069_1, i93 %zext_ln1072_4"   --->   Operation 287 'mul' 'r_V_19' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln657_2 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_19, i32 57, i32 92"   --->   Operation 288 'partselect' 'trunc_ln657_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.21>
ST_23 : Operation 289 [1/2] (1.35ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 289 'load' 'exp_Z1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_17, i2 0"   --->   Operation 290 'bitconcatenate' 'lhs_V_4' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln1146_8 = zext i51 %lhs_V_4"   --->   Operation 291 'zext' 'zext_ln1146_8' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln657_13 = zext i36 %trunc_ln657_2"   --->   Operation 292 'zext' 'zext_ln657_13' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 293 [1/1] (1.25ns)   --->   "%add_ln657_9 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln657_13"   --->   Operation 293 'add' 'add_ln657_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln657_14 = zext i44 %add_ln657_9"   --->   Operation 294 'zext' 'zext_ln657_14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 295 [1/1] (1.29ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln657_14, i52 %zext_ln1146_8"   --->   Operation 295 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.29> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 296 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 297 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 297 'partselect' 'exp_Z1_hi_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln1070_3 = zext i50 %exp_Z1_hi_V"   --->   Operation 298 'zext' 'zext_ln1070_3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1072_5 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 299 'zext' 'zext_ln1072_5' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (4.67ns)   --->   "%r_V = mul i100 %zext_ln1072_5, i100 %zext_ln1070_3"   --->   Operation 300 'mul' 'r_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 4.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.95>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 301 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln828 = xor i1 %icmp_ln824, i1 1"   --->   Operation 302 'xor' 'xor_ln828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [1/1] (0.33ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln824_1, i1 %xor_ln828" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 303 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 304 'or' 'or_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%select_ln407 = select i1 %x_is_p1, i64 1, i64 nan" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 305 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_1 = or i1 %x_is_1, i1 %x_is_NaN" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 306 'or' 'or_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 307 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 307 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_2 = or i1 %x_is_1, i1 %icmp_ln824_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 308 'or' 'or_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407_2 = select i1 %or_ln407_1, i64 %select_ln407_1, i64 inf" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 309 'select' 'select_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 310 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln407_3 = select i1 %or_ln407_2, i64 %select_ln407_2, i64 0" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 310 'select' 'select_ln407_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 311 [1/1] (1.38ns)   --->   "%ret_V_35 = add i58 %exp_Z1_V, i58 16"   --->   Operation 311 'add' 'ret_V_35' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_35, i49 0"   --->   Operation 312 'bitconcatenate' 'lhs_V_7' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln1146_9 = zext i100 %r_V"   --->   Operation 313 'zext' 'zext_ln1146_9' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1146_10 = zext i100 %r_V"   --->   Operation 314 'zext' 'zext_ln1146_10' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i58 %ret_V_35"   --->   Operation 315 'trunc' 'trunc_ln1146' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1146, i49 0"   --->   Operation 316 'bitconcatenate' 'trunc_ln3' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln1146_11 = zext i100 %r_V"   --->   Operation 317 'zext' 'zext_ln1146_11' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln1146_2 = trunc i58 %ret_V_35"   --->   Operation 318 'trunc' 'trunc_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln1146_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1146_2, i49 0"   --->   Operation 319 'bitconcatenate' 'trunc_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 320 [1/1] (1.63ns)   --->   "%ret_V_23 = add i107 %lhs_V_7, i107 %zext_ln1146_9"   --->   Operation 320 'add' 'ret_V_23' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 321 [1/1] (1.62ns)   --->   "%add_ln1146_1 = add i105 %trunc_ln1146_1, i105 %zext_ln1146_11"   --->   Operation 321 'add' 'add_ln1146_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 322 [1/1] (1.63ns)   --->   "%add_ln1146_2 = add i106 %trunc_ln3, i106 %zext_ln1146_10"   --->   Operation 322 'add' 'add_ln1146_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_23, i32 106"   --->   Operation 323 'bitselect' 'tmp_19' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 324 [1/1] (0.97ns)   --->   "%r_exp_V = add i13 %ret_V_32, i13 8191"   --->   Operation 324 'add' 'r_exp_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 325 [1/1] (0.48ns)   --->   "%r_exp_V_2 = select i1 %tmp_19, i13 %ret_V_32, i13 %r_exp_V" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 325 'select' 'r_exp_V_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 326 'partselect' 'tmp_20' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 327 [1/1] (0.69ns)   --->   "%icmp_ln840 = icmp_sgt  i3 %tmp_20, i3 0"   --->   Operation 327 'icmp' 'icmp_ln840' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_16, i32 119"   --->   Operation 328 'bitselect' 'tmp_21' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_21, i64 0, i64 inf" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 329 'select' 'select_ln658' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 330 [1/1] (0.86ns)   --->   "%icmp_ln844 = icmp_slt  i13 %r_exp_V_2, i13 7170"   --->   Operation 330 'icmp' 'icmp_ln844' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1146_2, i32 54, i32 105"   --->   Operation 331 'partselect' 'tmp' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_2 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1146_1, i32 53, i32 104"   --->   Operation 332 'partselect' 'tmp_2' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_25 = select i1 %tmp_19, i52 %tmp, i52 %tmp_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 333 'select' 'tmp_25' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i13 %r_exp_V_2"   --->   Operation 334 'trunc' 'trunc_ln167' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (0.94ns)   --->   "%out_exp_V = add i11 %trunc_ln167, i11 1023"   --->   Operation 335 'add' 'out_exp_V' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%p_Result_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %tmp_25"   --->   Operation 336 'bitconcatenate' 'p_Result_15' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%bitcast_ln521 = bitcast i64 %p_Result_15" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521]   --->   Operation 337 'bitcast' 'bitcast_ln521' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00>
ST_24 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657 = and i1 %and_ln407_1, i1 %icmp_ln840" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 338 'and' 'and_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 339 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657, i64 %select_ln658, i64 %bitcast_ln521" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 339 'select' 'select_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln844)   --->   "%sel_tmp14 = select i1 %sel_tmp13, i64 %select_ln407_3, i64 %select_ln657" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 340 'select' 'sel_tmp14' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln844)   --->   "%xor_ln657 = xor i1 %icmp_ln840, i1 1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 341 'xor' 'xor_ln657' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln844)   --->   "%and_ln844 = and i1 %icmp_ln844, i1 %xor_ln657"   --->   Operation 342 'and' 'and_ln844' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln844)   --->   "%and_ln844_1 = and i1 %and_ln844, i1 %and_ln407_1"   --->   Operation 343 'and' 'and_ln844_1' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 344 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln844 = select i1 %and_ln844_1, i64 0, i64 %sel_tmp14"   --->   Operation 344 'select' 'select_ln844' <Predicate = (!sel_tmp13 & !x_is_1)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln369 = select i1 %x_is_1, i64 %select_ln407_1, i64 %select_ln844" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 345 'select' 'select_ln369' <Predicate = (!sel_tmp13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 346 [1/1] (0.49ns) (out node of the LUT)   --->   "%UnifiedRetVal = select i1 %sel_tmp13, i64 %select_ln407_3, i64 %select_ln369" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 346 'select' 'UnifiedRetVal' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 347 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %UnifiedRetVal" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 347 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.8ns
The critical path consists of the following:
	wire read on port 'base_r' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483) [27]  (0 ns)
	'add' operation ('b_exp', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [33]  (0.948 ns)
	'icmp' operation ('icmp_ln369', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369) [34]  (0.861 ns)
	'and' operation ('x_is_1', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369) [36]  (0.331 ns)
	'xor' operation ('xor_ln369', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369) [315]  (0.331 ns)
	'and' operation ('and_ln407', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [318]  (0 ns)
	'and' operation ('and_ln407_1', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [319]  (0.331 ns)

 <State 2>: 5.54ns
The critical path consists of the following:
	'load' operation ('b_frac_tilde_inverse.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531) on array 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V' [61]  (0.79 ns)
	'mul' operation ('mul_ln682') [65]  (4.75 ns)

 <State 3>: 7.04ns
The critical path consists of the following:
	'mul' operation ('r.V') [79]  (5.98 ns)
	'sub' operation ('ret.V') [81]  (1.05 ns)

 <State 4>: 7.18ns
The critical path consists of the following:
	'mul' operation ('r.V') [97]  (6.11 ns)
	'sub' operation ('ret.V') [100]  (1.08 ns)

 <State 5>: 6.56ns
The critical path consists of the following:
	'mul' operation ('r.V') [115]  (6.56 ns)

 <State 6>: 1.15ns
The critical path consists of the following:
	'add' operation ('ret.V') [112]  (0 ns)
	'sub' operation ('ret.V') [118]  (1.15 ns)

 <State 7>: 6.62ns
The critical path consists of the following:
	'mul' operation ('r.V') [134]  (6.62 ns)

 <State 8>: 1.22ns
The critical path consists of the following:
	'add' operation ('ret.V') [130]  (0 ns)
	'sub' operation ('ret.V') [137]  (1.22 ns)

 <State 9>: 6.59ns
The critical path consists of the following:
	'mul' operation ('r.V') [152]  (6.59 ns)

 <State 10>: 1.24ns
The critical path consists of the following:
	'add' operation ('ret.V') [148]  (0 ns)
	'sub' operation ('ret.V') [155]  (1.24 ns)

 <State 11>: 6.55ns
The critical path consists of the following:
	'mul' operation ('r.V') [170]  (6.55 ns)

 <State 12>: 1.26ns
The critical path consists of the following:
	'add' operation ('ret.V') [166]  (0 ns)
	'sub' operation ('ret.V') [173]  (1.26 ns)

 <State 13>: 6.35ns
The critical path consists of the following:
	'mul' operation ('r.V') [188]  (6.35 ns)

 <State 14>: 6.92ns
The critical path consists of the following:
	'add' operation ('ret.V') [184]  (0 ns)
	'sub' operation ('ret.V') [191]  (1.28 ns)
	'mul' operation ('r.V') [209]  (3.96 ns)
	'sub' operation ('ret.V') [214]  (1.68 ns)

 <State 15>: 2.31ns
The critical path consists of the following:
	'add' operation ('ret.V') [218]  (0 ns)
	'add' operation ('ret.V') [220]  (1.22 ns)
	'mul' operation of DSP[227] ('r.V') [224]  (1.09 ns)

 <State 16>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[227] ('r.V') [224]  (1.09 ns)

 <State 17>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[227] ('r.V') [224]  (0 ns)
	'add' operation of DSP[227] ('ret.V') [227]  (0.831 ns)

 <State 18>: 2.3ns
The critical path consists of the following:
	'add' operation of DSP[227] ('ret.V') [227]  (0.831 ns)
	'add' operation ('ret.V') [232]  (0.975 ns)
	'select' operation ('select_ln804') [233]  (0 ns)
	'select' operation ('ret.V') [234]  (0.49 ns)

 <State 19>: 5.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [236]  (5.98 ns)

 <State 20>: 2.75ns
The critical path consists of the following:
	'sub' operation ('m_diff.V') [239]  (1.4 ns)
	'getelementptr' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr') [249]  (0 ns)
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [250]  (1.35 ns)

 <State 21>: 6.98ns
The critical path consists of the following:
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [250]  (1.35 ns)
	'add' operation ('ret.V') [254]  (1.22 ns)
	'mul' operation ('r.V') [262]  (4.42 ns)

 <State 22>: 7.15ns
The critical path consists of the following:
	'add' operation ('add_ln657_7') [265]  (1.22 ns)
	'add' operation ('exp_Z2P_m_1.V') [267]  (1.25 ns)
	'mul' operation ('r.V') [275]  (4.68 ns)

 <State 23>: 7.21ns
The critical path consists of the following:
	'add' operation ('add_ln657_9') [280]  (1.25 ns)
	'add' operation ('exp_Z1P_m_1_l.V') [282]  (1.29 ns)
	'mul' operation ('r.V') [288]  (4.67 ns)

 <State 24>: 5.96ns
The critical path consists of the following:
	'add' operation ('ret.V') [285]  (1.39 ns)
	'add' operation ('ret.V') [297]  (1.64 ns)
	'select' operation ('r_exp.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651) [302]  (0.49 ns)
	'add' operation ('out.exp.V') [312]  (0.948 ns)
	'select' operation ('select_ln657', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657) [321]  (0.499 ns)
	'select' operation ('sel_tmp14', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [325]  (0 ns)
	'select' operation ('select_ln844') [329]  (0.499 ns)
	'select' operation ('select_ln369', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369) [330]  (0 ns)
	'select' operation ('UnifiedRetVal', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [331]  (0.499 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
