strict digraph "" {
	node [label="\N"];
	"3935:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b4af10>",
		fillcolor=turquoise,
		label="3935:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3936:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b4af50>",
		fillcolor=springgreen,
		label="3936:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3935:BL" -> "3936:IF"	 [cond="[]",
		lineno=None];
	"3937:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6ad81d0>",
		fillcolor=firebrick,
		label="3937:NS
bus_free_cnt <= #Tp bus_free_cnt + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6ad81d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3936:IF" -> "3937:NS"	 [cond="['sampled_bit', 'bus_free_cnt_en', 'bus_free_cnt']",
		label="(sampled_bit & bus_free_cnt_en & (bus_free_cnt < 4'd10))",
		lineno=3936];
	"3939:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b4af90>",
		fillcolor=firebrick,
		label="3939:NS
bus_free_cnt <= #Tp 4'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b4af90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3936:IF" -> "3939:NS"	 [cond="['sampled_bit', 'bus_free_cnt_en', 'bus_free_cnt']",
		label="!((sampled_bit & bus_free_cnt_en & (bus_free_cnt < 4'd10)))",
		lineno=3936];
	"3931:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6ad86d0>",
		fillcolor=turquoise,
		label="3931:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3932:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6ad8710>",
		fillcolor=springgreen,
		label="3932:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3931:BL" -> "3932:IF"	 [cond="[]",
		lineno=None];
	"3933:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6ad8810>",
		fillcolor=firebrick,
		label="3933:NS
bus_free_cnt <= 4'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6ad8810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3932:IF" -> "3933:NS"	 [cond="['rst']",
		label=rst,
		lineno=3932];
	"3934:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6ad8750>",
		fillcolor=springgreen,
		label="3934:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3932:IF" -> "3934:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=3932];
	"3930:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6ad89d0>",
		clk_sens=True,
		fillcolor=gold,
		label="3930:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'sample_point', 'bus_free_cnt_en', 'sampled_bit', 'bus_free_cnt']"];
	"3930:AL" -> "3931:BL"	 [cond="[]",
		lineno=None];
	"Leaf_3930:AL"	 [def_var="['bus_free_cnt']",
		label="Leaf_3930:AL"];
	"3937:NS" -> "Leaf_3930:AL"	 [cond="[]",
		lineno=None];
	"3933:NS" -> "Leaf_3930:AL"	 [cond="[]",
		lineno=None];
	"3939:NS" -> "Leaf_3930:AL"	 [cond="[]",
		lineno=None];
	"3934:IF" -> "3935:BL"	 [cond="['sample_point']",
		label=sample_point,
		lineno=3934];
}
