//
// Copyright (c) 2011 NVIDIA Corporation. 
// All rights reserved. 
// 
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions are met: 
// 
// Redistributions of source code must retain the above copyright notice, 
// this list of conditions and the following disclaimer. 
// 
// Redistributions in binary form must reproduce the above copyright notice, 
// this list of conditions and the following disclaimer in the documentation 
// and/or other materials provided with the distribution. 
// 
// Neither the name of the NVIDIA Corporation nor the names of its contributors 
// may be used to endorse or promote products derived from this software 
// without specific prior written permission. 
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE 
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 
// POSSIBILITY OF SUCH DAMAGE. 
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARMC_H_INC_
#define ___ARMC_H_INC_

// Register MC_INTSTATUS_0  
#define MC_INTSTATUS_0                  _MK_ADDR_CONST(0x0)
#define MC_INTSTATUS_0_SECURE                   0x0
#define MC_INTSTATUS_0_WORD_COUNT                       0x1
#define MC_INTSTATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_RESET_MASK                       _MK_MASK_CONST(0x740)
#define MC_INTSTATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x740)
#define MC_INTSTATUS_0_READ_MASK                        _MK_MASK_CONST(0x740)
#define MC_INTSTATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x740)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_SHIFT                    _MK_SHIFT_CONST(6)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_FIELD                    _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_DECERR_EMEM_INT_SHIFT)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_RANGE                    6:6
#define MC_INTSTATUS_0_DECERR_EMEM_INT_WOFFSET                  0x0
#define MC_INTSTATUS_0_DECERR_EMEM_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_INIT_ENUM                        CLEAR
#define MC_INTSTATUS_0_DECERR_EMEM_INT_CLEAR                    _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_DECERR_EMEM_INT_SET                      _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SHIFT                     _MK_SHIFT_CONST(8)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_FIELD                     _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SHIFT)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_RANGE                     8:8
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_WOFFSET                   0x0
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_INIT_ENUM                 CLEAR
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_CLEAR                     _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_SECURITY_VIOLATION_INT_SET                       _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SHIFT                       _MK_SHIFT_CONST(9)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_FIELD                       _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SHIFT)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_RANGE                       9:9
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_WOFFSET                     0x0
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_INIT_ENUM                   CLEAR
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_CLEAR                       _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_ARBITRATION_EMEM_INT_SET                 _MK_ENUM_CONST(1)

#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_FIELD                      _MK_FIELD_CONST(0x1, MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SHIFT)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_RANGE                      10:10
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_WOFFSET                    0x0
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_INIT_ENUM                  CLEAR
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_CLEAR                      _MK_ENUM_CONST(0)
#define MC_INTSTATUS_0_INVALID_SMMU_PAGE_INT_SET                        _MK_ENUM_CONST(1)


// Register MC_INTMASK_0  
#define MC_INTMASK_0                    _MK_ADDR_CONST(0x4)
#define MC_INTMASK_0_SECURE                     0x0
#define MC_INTMASK_0_WORD_COUNT                         0x1
#define MC_INTMASK_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_RESET_MASK                         _MK_MASK_CONST(0x740)
#define MC_INTMASK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x740)
#define MC_INTMASK_0_READ_MASK                  _MK_MASK_CONST(0x740)
#define MC_INTMASK_0_WRITE_MASK                         _MK_MASK_CONST(0x740)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_SHIFT                  _MK_SHIFT_CONST(6)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_FIELD                  _MK_FIELD_CONST(0x1, MC_INTMASK_0_DECERR_EMEM_INTMASK_SHIFT)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_RANGE                  6:6
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_WOFFSET                        0x0
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_INIT_ENUM                      MASKED
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_MASKED                 _MK_ENUM_CONST(0)
#define MC_INTMASK_0_DECERR_EMEM_INTMASK_UNMASKED                       _MK_ENUM_CONST(1)

#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_SHIFT                   _MK_SHIFT_CONST(8)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_SHIFT)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_RANGE                   8:8
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_WOFFSET                 0x0
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_INIT_ENUM                       MASKED
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define MC_INTMASK_0_SECURITY_VIOLATION_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)

#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_SHIFT                     _MK_SHIFT_CONST(9)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_FIELD                     _MK_FIELD_CONST(0x1, MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_SHIFT)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_RANGE                     9:9
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_WOFFSET                   0x0
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_INIT_ENUM                 MASKED
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_MASKED                    _MK_ENUM_CONST(0)
#define MC_INTMASK_0_ARBITRATION_EMEM_INTMASK_UNMASKED                  _MK_ENUM_CONST(1)

#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_SHIFT                    _MK_SHIFT_CONST(10)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_FIELD                    _MK_FIELD_CONST(0x1, MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_SHIFT)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_RANGE                    10:10
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_WOFFSET                  0x0
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_INIT_ENUM                        MASKED
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_MASKED                   _MK_ENUM_CONST(0)
#define MC_INTMASK_0_INVALID_SMMU_PAGE_INTMASK_UNMASKED                 _MK_ENUM_CONST(1)


// Register MC_ERR_STATUS_0  
#define MC_ERR_STATUS_0                 _MK_ADDR_CONST(0x8)
#define MC_ERR_STATUS_0_SECURE                  0x0
#define MC_ERR_STATUS_0_WORD_COUNT                      0x1
#define MC_ERR_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x7e03007f)
#define MC_ERR_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ID_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_ERR_STATUS_0_ERR_ID_FIELD                    _MK_FIELD_CONST(0x7f, MC_ERR_STATUS_0_ERR_ID_SHIFT)
#define MC_ERR_STATUS_0_ERR_ID_RANGE                    6:0
#define MC_ERR_STATUS_0_ERR_ID_WOFFSET                  0x0
#define MC_ERR_STATUS_0_ERR_ID_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_RW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_ERR_STATUS_0_ERR_RW_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_RW_SHIFT)
#define MC_ERR_STATUS_0_ERR_RW_RANGE                    16:16
#define MC_ERR_STATUS_0_ERR_RW_WOFFSET                  0x0
#define MC_ERR_STATUS_0_ERR_RW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_RW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_RW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_RW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_RW_READ                     _MK_ENUM_CONST(0)
#define MC_ERR_STATUS_0_ERR_RW_WRITE                    _MK_ENUM_CONST(1)

#define MC_ERR_STATUS_0_ERR_SECURITY_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_ERR_STATUS_0_ERR_SECURITY_FIELD                      _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_SECURITY_SHIFT)
#define MC_ERR_STATUS_0_ERR_SECURITY_RANGE                      17:17
#define MC_ERR_STATUS_0_ERR_SECURITY_WOFFSET                    0x0
#define MC_ERR_STATUS_0_ERR_SECURITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SECURITY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SECURITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SECURITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_SECURITY_NONSECURE                  _MK_ENUM_CONST(0)
#define MC_ERR_STATUS_0_ERR_SECURITY_SECURE                     _MK_ENUM_CONST(1)

#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_SHIFT                   _MK_SHIFT_CONST(25)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_FIELD                   _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_SHIFT)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_RANGE                   25:25
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_WOFFSET                 0x0
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_NONSECURE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_SHIFT                    _MK_SHIFT_CONST(26)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_SHIFT)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_RANGE                    26:26
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_WOFFSET                  0x0
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_WRITABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_SHIFT                    _MK_SHIFT_CONST(27)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_SHIFT)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_RANGE                    27:27
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_WOFFSET                  0x0
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_INVALID_SMMU_PAGE_READABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_ERR_STATUS_0_ERR_TYPE_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_ERR_STATUS_0_ERR_TYPE_FIELD                  _MK_FIELD_CONST(0x7, MC_ERR_STATUS_0_ERR_TYPE_SHIFT)
#define MC_ERR_STATUS_0_ERR_TYPE_RANGE                  30:28
#define MC_ERR_STATUS_0_ERR_TYPE_WOFFSET                        0x0
#define MC_ERR_STATUS_0_ERR_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_ERR_STATUS_0_ERR_TYPE_RSVD                   _MK_ENUM_CONST(0)
#define MC_ERR_STATUS_0_ERR_TYPE_DECERR_EMEM                    _MK_ENUM_CONST(2)
#define MC_ERR_STATUS_0_ERR_TYPE_SECURITY_TRUSTZONE                     _MK_ENUM_CONST(3)
#define MC_ERR_STATUS_0_ERR_TYPE_SECURITY_CARVEOUT                      _MK_ENUM_CONST(4)
#define MC_ERR_STATUS_0_ERR_TYPE_INVALID_SMMU_PAGE                      _MK_ENUM_CONST(6)


// Register MC_ERR_ADR_0  
#define MC_ERR_ADR_0                    _MK_ADDR_CONST(0xc)
#define MC_ERR_ADR_0_SECURE                     0x0
#define MC_ERR_ADR_0_WORD_COUNT                         0x1
#define MC_ERR_ADR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_ERR_ADR_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_ERR_ADR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_ERR_ADR_0_ERR_ADR_FIELD                      _MK_FIELD_CONST(0xffffffff, MC_ERR_ADR_0_ERR_ADR_SHIFT)
#define MC_ERR_ADR_0_ERR_ADR_RANGE                      31:0
#define MC_ERR_ADR_0_ERR_ADR_WOFFSET                    0x0
#define MC_ERR_ADR_0_ERR_ADR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_ERR_ADR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_ERR_ADR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_ERR_ADR_0_ERR_ADR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_SMMU_CONFIG_0  
#define MC_SMMU_CONFIG_0                        _MK_ADDR_CONST(0x10)
#define MC_SMMU_CONFIG_0_SECURE                         0x1
#define MC_SMMU_CONFIG_0_WORD_COUNT                     0x1
#define MC_SMMU_CONFIG_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_CONFIG_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_CONFIG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_CONFIG_0_SMMU_ENABLE_SHIFT)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_RANGE                      0:0
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SMMU_TLB_CONFIG_0  
#define MC_SMMU_TLB_CONFIG_0                    _MK_ADDR_CONST(0x14)
#define MC_SMMU_TLB_CONFIG_0_SECURE                     0x0
#define MC_SMMU_TLB_CONFIG_0_WORD_COUNT                         0x1
#define MC_SMMU_TLB_CONFIG_0_RESET_VAL                  _MK_MASK_CONST(0x20000010)
#define MC_SMMU_TLB_CONFIG_0_RESET_MASK                         _MK_MASK_CONST(0xe000001f)
#define MC_SMMU_TLB_CONFIG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x20000010)
#define MC_SMMU_TLB_CONFIG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xe000001f)
#define MC_SMMU_TLB_CONFIG_0_READ_MASK                  _MK_MASK_CONST(0xe000001f)
#define MC_SMMU_TLB_CONFIG_0_WRITE_MASK                         _MK_MASK_CONST(0xe000001f)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_FIELD                     _MK_FIELD_CONST(0x1f, MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_SHIFT)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_RANGE                     4:0
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_WOFFSET                   0x0
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_DEFAULT                   _MK_MASK_CONST(0x10)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_SW_DEFAULT                        _MK_MASK_CONST(0x10)
#define MC_SMMU_TLB_CONFIG_0_TLB_ACTIVE_LINES_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)

#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_SHIFT                   _MK_SHIFT_CONST(29)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_SHIFT)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_RANGE                   29:29
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_WOFFSET                 0x0
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_INIT_ENUM                       ENABLE
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_CONFIG_0_TLB_HIT_UNDER_MISS_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_SHIFT)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_RANGE                       30:30
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_WOFFSET                     0x0
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_INIT_ENUM                   DISABLE
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_TEST_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_SHIFT                     _MK_SHIFT_CONST(31)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_SHIFT)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_RANGE                     31:31
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_INIT_ENUM                 DISABLE
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_CONFIG_0_TLB_STATS_ENABLE_ENABLE                    _MK_ENUM_CONST(1)


// Register MC_SMMU_PTC_CONFIG_0  
#define MC_SMMU_PTC_CONFIG_0                    _MK_ADDR_CONST(0x18)
#define MC_SMMU_PTC_CONFIG_0_SECURE                     0x0
#define MC_SMMU_PTC_CONFIG_0_WORD_COUNT                         0x1
#define MC_SMMU_PTC_CONFIG_0_RESET_VAL                  _MK_MASK_CONST(0x2000003f)
#define MC_SMMU_PTC_CONFIG_0_RESET_MASK                         _MK_MASK_CONST(0xe000003f)
#define MC_SMMU_PTC_CONFIG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x2000003f)
#define MC_SMMU_PTC_CONFIG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xe000003f)
#define MC_SMMU_PTC_CONFIG_0_READ_MASK                  _MK_MASK_CONST(0xe000003f)
#define MC_SMMU_PTC_CONFIG_0_WRITE_MASK                         _MK_MASK_CONST(0xe000003f)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_FIELD                        _MK_FIELD_CONST(0x3f, MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_SHIFT)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_RANGE                        5:0
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_WOFFSET                      0x0
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_DEFAULT                      _MK_MASK_CONST(0x3f)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_SW_DEFAULT                   _MK_MASK_CONST(0x3f)
#define MC_SMMU_PTC_CONFIG_0_PTC_INDEX_MAP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)

#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_SHIFT                     _MK_SHIFT_CONST(29)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_SHIFT)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_RANGE                     29:29
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_WOFFSET                   0x0
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_PTC_CONFIG_0_PTC_CACHE_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_SHIFT)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_RANGE                       30:30
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_WOFFSET                     0x0
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_INIT_ENUM                   DISABLE
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_TEST_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_SHIFT                     _MK_SHIFT_CONST(31)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_SHIFT)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_RANGE                     31:31
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_WOFFSET                   0x0
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_INIT_ENUM                 DISABLE
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_PTC_CONFIG_0_PTC_STATS_ENABLE_ENABLE                    _MK_ENUM_CONST(1)


// Register MC_SMMU_PTB_ASID_0  
#define MC_SMMU_PTB_ASID_0                      _MK_ADDR_CONST(0x1c)
#define MC_SMMU_PTB_ASID_0_SECURE                       0x0
#define MC_SMMU_PTB_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_PTB_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_SMMU_PTB_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_FIELD                   _MK_FIELD_CONST(0x3, MC_SMMU_PTB_ASID_0_CURRENT_ASID_SHIFT)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_RANGE                   1:0
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_WOFFSET                 0x0
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_ASID_0_CURRENT_ASID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_SMMU_PTB_DATA_0  
#define MC_SMMU_PTB_DATA_0                      _MK_ADDR_CONST(0x20)
#define MC_SMMU_PTB_DATA_0_SECURE                       0x0
#define MC_SMMU_PTB_DATA_0_WORD_COUNT                   0x1
#define MC_SMMU_PTB_DATA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_READ_MASK                    _MK_MASK_CONST(0xe00fffff)
#define MC_SMMU_PTB_DATA_0_WRITE_MASK                   _MK_MASK_CONST(0xe00fffff)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_FIELD                  _MK_FIELD_CONST(0xfffff, MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_SHIFT)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_RANGE                  19:0
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_WOFFSET                        0x0
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_PDE_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_SHIFT                 _MK_SHIFT_CONST(29)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_PTB_DATA_0_ASID_NONSECURE_SHIFT)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_RANGE                 29:29
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_WOFFSET                       0x0
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_NONSECURE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_SHIFT                  _MK_SHIFT_CONST(30)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_PTB_DATA_0_ASID_WRITABLE_SHIFT)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_RANGE                  30:30
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_WOFFSET                        0x0
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_WRITABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_SMMU_PTB_DATA_0_ASID_READABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_PTB_DATA_0_ASID_READABLE_SHIFT)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_RANGE                  31:31
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_WOFFSET                        0x0
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTB_DATA_0_ASID_READABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 36 [0x24] 

// Reserved address 40 [0x28] 

// Reserved address 44 [0x2c] 

// Register MC_SMMU_TLB_FLUSH_0  
#define MC_SMMU_TLB_FLUSH_0                     _MK_ADDR_CONST(0x30)
#define MC_SMMU_TLB_FLUSH_0_SECURE                      0x0
#define MC_SMMU_TLB_FLUSH_0_WORD_COUNT                  0x1
#define MC_SMMU_TLB_FLUSH_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_READ_MASK                   _MK_MASK_CONST(0xe00fffff)
#define MC_SMMU_TLB_FLUSH_0_WRITE_MASK                  _MK_MASK_CONST(0xe00fffff)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_FIELD                    _MK_FIELD_CONST(0x3, MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SHIFT)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_RANGE                    1:0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_WOFFSET                  0x0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_ALL                      _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_SECTION                  _MK_ENUM_CONST(2)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_MATCH_GROUP                    _MK_ENUM_CONST(3)

#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_SHIFT                    _MK_SHIFT_CONST(2)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_FIELD                    _MK_FIELD_CONST(0x3ffff, MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_SHIFT)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_RANGE                    19:2
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_WOFFSET                  0x0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_VA_GROUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_SHIFT                        _MK_SHIFT_CONST(29)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_FIELD                        _MK_FIELD_CONST(0x3, MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_SHIFT)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_RANGE                        30:29
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_WOFFSET                      0x0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_SHIFT)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_RANGE                  31:31
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_WOFFSET                        0x0
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TLB_FLUSH_0_TLB_FLUSH_ASID_MATCH_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_PTC_FLUSH_0  
#define MC_SMMU_PTC_FLUSH_0                     _MK_ADDR_CONST(0x34)
#define MC_SMMU_PTC_FLUSH_0_SECURE                      0x0
#define MC_SMMU_PTC_FLUSH_0_WORD_COUNT                  0x1
#define MC_SMMU_PTC_FLUSH_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_READ_MASK                   _MK_MASK_CONST(0xfffffff1)
#define MC_SMMU_PTC_FLUSH_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffff1)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_SHIFT)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_RANGE                        0:0
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_WOFFSET                      0x0
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_ALL                  _MK_ENUM_CONST(0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_TYPE_ADR                  _MK_ENUM_CONST(1)

#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_SHIFT                 _MK_SHIFT_CONST(4)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_FIELD                 _MK_FIELD_CONST(0xfffffff, MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_SHIFT)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_RANGE                 31:4
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_WOFFSET                       0x0
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PTC_FLUSH_0_PTC_FLUSH_ADR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_SMMU_ASID_SECURITY_0  
#define MC_SMMU_ASID_SECURITY_0                 _MK_ADDR_CONST(0x38)
#define MC_SMMU_ASID_SECURITY_0_SECURE                  0x1
#define MC_SMMU_ASID_SECURITY_0_WORD_COUNT                      0x1
#define MC_SMMU_ASID_SECURITY_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_RESET_MASK                      _MK_MASK_CONST(0xf000f)
#define MC_SMMU_ASID_SECURITY_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xf000f)
#define MC_SMMU_ASID_SECURITY_0_READ_MASK                       _MK_MASK_CONST(0xf000f)
#define MC_SMMU_ASID_SECURITY_0_WRITE_MASK                      _MK_MASK_CONST(0xf000f)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_FIELD                      _MK_FIELD_CONST(0xf, MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_SHIFT)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_RANGE                      3:0
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_WOFFSET                    0x0
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_SECURE_ASIDS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf)

#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_FIELD                   _MK_FIELD_CONST(0xf, MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_SHIFT)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_RANGE                   19:16
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_WOFFSET                 0x0
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_ASID_SECURITY_0_PROMOTING_ASIDS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)


// Reserved address 60 [0x3c] 

// Reserved address 64 [0x40] 

// Reserved address 68 [0x44] 

// Reserved address 72 [0x48] 

// Reserved address 76 [0x4c] 

// Register MC_EMEM_CFG_0  
#define MC_EMEM_CFG_0                   _MK_ADDR_CONST(0x50)
#define MC_EMEM_CFG_0_SECURE                    0x0
#define MC_EMEM_CFG_0_WORD_COUNT                        0x1
#define MC_EMEM_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x7ff)
#define MC_EMEM_CFG_0_RESET_MASK                        _MK_MASK_CONST(0xfff)
#define MC_EMEM_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x7ff)
#define MC_EMEM_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define MC_EMEM_CFG_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define MC_EMEM_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_FIELD                        _MK_FIELD_CONST(0xfff, MC_EMEM_CFG_0_EMEM_SIZE_MB_SHIFT)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_RANGE                        11:0
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_WOFFSET                      0x0
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_DEFAULT                      _MK_MASK_CONST(0x7ff)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_DEFAULT_MASK                 _MK_MASK_CONST(0xfff)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_SW_DEFAULT                   _MK_MASK_CONST(0x7ff)
#define MC_EMEM_CFG_0_EMEM_SIZE_MB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)


// Register MC_EMEM_ADR_CFG_0  
#define MC_EMEM_ADR_CFG_0                       _MK_ADDR_CONST(0x54)
#define MC_EMEM_ADR_CFG_0_SECURE                        0x0
#define MC_EMEM_ADR_CFG_0_WORD_COUNT                    0x1
#define MC_EMEM_ADR_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_SHIFT)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_RANGE                     0:0
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_WOFFSET                   0x0
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_INIT_ENUM                 N1
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_N1                        _MK_ENUM_CONST(0)
#define MC_EMEM_ADR_CFG_0_EMEM_NUMDEV_N2                        _MK_ENUM_CONST(1)


// Register MC_EMEM_ADR_CFG_DEV0_0  
#define MC_EMEM_ADR_CFG_DEV0_0                  _MK_ADDR_CONST(0x58)
#define MC_EMEM_ADR_CFG_DEV0_0_SECURE                   0x0
#define MC_EMEM_ADR_CFG_DEV0_0_WORD_COUNT                       0x1
#define MC_EMEM_ADR_CFG_DEV0_0_RESET_VAL                        _MK_MASK_CONST(0x40202)
#define MC_EMEM_ADR_CFG_DEV0_0_RESET_MASK                       _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x40202)
#define MC_EMEM_ADR_CFG_DEV0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV0_0_READ_MASK                        _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV0_0_WRITE_MASK                       _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_FIELD                 _MK_FIELD_CONST(0x7, MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_SHIFT)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_RANGE                 2:0
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_WOFFSET                       0x0
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_DEFAULT                       _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_INIT_ENUM                     W9
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_W8                    _MK_ENUM_CONST(1)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_W9                    _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_W10                   _MK_ENUM_CONST(3)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_COLWIDTH_W11                   _MK_ENUM_CONST(4)

#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_SHIFT                        _MK_SHIFT_CONST(8)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_FIELD                        _MK_FIELD_CONST(0x3, MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_SHIFT)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_RANGE                        9:8
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_WOFFSET                      0x0
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_DEFAULT                      _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_SW_DEFAULT                   _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_INIT_ENUM                    W2
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_W2                   _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_BANKWIDTH_W3                   _MK_ENUM_CONST(3)

#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_FIELD                  _MK_FIELD_CONST(0xf, MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_SHIFT)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_RANGE                  19:16
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_WOFFSET                        0x0
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_DEFAULT                        _MK_MASK_CONST(0x4)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_SW_DEFAULT                     _MK_MASK_CONST(0x4)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_INIT_ENUM                      D64MB
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D16MB                  _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D32MB                  _MK_ENUM_CONST(3)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D64MB                  _MK_ENUM_CONST(4)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D128MB                 _MK_ENUM_CONST(5)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D256MB                 _MK_ENUM_CONST(6)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D512MB                 _MK_ENUM_CONST(7)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D1024MB                        _MK_ENUM_CONST(8)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D1GB                   _MK_ENUM_CONST(8)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D2048MB                        _MK_ENUM_CONST(9)
#define MC_EMEM_ADR_CFG_DEV0_0_EMEM_DEV0_DEVSIZE_D2GB                   _MK_ENUM_CONST(9)


// Register MC_EMEM_ADR_CFG_DEV1_0  
#define MC_EMEM_ADR_CFG_DEV1_0                  _MK_ADDR_CONST(0x5c)
#define MC_EMEM_ADR_CFG_DEV1_0_SECURE                   0x0
#define MC_EMEM_ADR_CFG_DEV1_0_WORD_COUNT                       0x1
#define MC_EMEM_ADR_CFG_DEV1_0_RESET_VAL                        _MK_MASK_CONST(0x40202)
#define MC_EMEM_ADR_CFG_DEV1_0_RESET_MASK                       _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x40202)
#define MC_EMEM_ADR_CFG_DEV1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV1_0_READ_MASK                        _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV1_0_WRITE_MASK                       _MK_MASK_CONST(0xf0307)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_FIELD                 _MK_FIELD_CONST(0x7, MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_SHIFT)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_RANGE                 2:0
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_WOFFSET                       0x0
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_DEFAULT                       _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_INIT_ENUM                     W9
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_W8                    _MK_ENUM_CONST(1)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_W9                    _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_W10                   _MK_ENUM_CONST(3)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_COLWIDTH_W11                   _MK_ENUM_CONST(4)

#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_SHIFT                        _MK_SHIFT_CONST(8)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_FIELD                        _MK_FIELD_CONST(0x3, MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_SHIFT)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_RANGE                        9:8
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_WOFFSET                      0x0
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_DEFAULT                      _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_SW_DEFAULT                   _MK_MASK_CONST(0x2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_INIT_ENUM                    W2
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_W2                   _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_BANKWIDTH_W3                   _MK_ENUM_CONST(3)

#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_FIELD                  _MK_FIELD_CONST(0xf, MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_SHIFT)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_RANGE                  19:16
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_WOFFSET                        0x0
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_DEFAULT                        _MK_MASK_CONST(0x4)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_SW_DEFAULT                     _MK_MASK_CONST(0x4)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_INIT_ENUM                      D64MB
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D16MB                  _MK_ENUM_CONST(2)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D32MB                  _MK_ENUM_CONST(3)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D64MB                  _MK_ENUM_CONST(4)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D128MB                 _MK_ENUM_CONST(5)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D256MB                 _MK_ENUM_CONST(6)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D512MB                 _MK_ENUM_CONST(7)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D1024MB                        _MK_ENUM_CONST(8)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D1GB                   _MK_ENUM_CONST(8)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D2048MB                        _MK_ENUM_CONST(9)
#define MC_EMEM_ADR_CFG_DEV1_0_EMEM_DEV1_DEVSIZE_D2GB                   _MK_ENUM_CONST(9)


// Reserved address 96 [0x60] 

// Reserved address 100 [0x64] 

// Reserved address 104 [0x68] 

// Reserved address 108 [0x6c] 

// Register MC_SECURITY_CFG0_0  
#define MC_SECURITY_CFG0_0                      _MK_ADDR_CONST(0x70)
#define MC_SECURITY_CFG0_0_SECURE                       0x1
#define MC_SECURITY_CFG0_0_WORD_COUNT                   0x1
#define MC_SECURITY_CFG0_0_RESET_VAL                    _MK_MASK_CONST(0x80000000)
#define MC_SECURITY_CFG0_0_RESET_MASK                   _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x80000000)
#define MC_SECURITY_CFG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG0_0_READ_MASK                    _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG0_0_WRITE_MASK                   _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_FIELD                   _MK_FIELD_CONST(0xfff, MC_SECURITY_CFG0_0_SECURITY_BOM_SHIFT)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_RANGE                   31:20
#define MC_SECURITY_CFG0_0_SECURITY_BOM_WOFFSET                 0x0
#define MC_SECURITY_CFG0_0_SECURITY_BOM_DEFAULT                 _MK_MASK_CONST(0x800)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_DEFAULT_MASK                    _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_SW_DEFAULT                      _MK_MASK_CONST(0x800)
#define MC_SECURITY_CFG0_0_SECURITY_BOM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xfff)


// Register MC_SECURITY_CFG1_0  
#define MC_SECURITY_CFG1_0                      _MK_ADDR_CONST(0x74)
#define MC_SECURITY_CFG1_0_SECURE                       0x1
#define MC_SECURITY_CFG1_0_WORD_COUNT                   0x1
#define MC_SECURITY_CFG1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG1_0_RESET_MASK                   _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG1_0_READ_MASK                    _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG1_0_WRITE_MASK                   _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_FIELD                       _MK_FIELD_CONST(0xfff, MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_SHIFT)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_RANGE                       11:0
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_WOFFSET                     0x0
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_DEFAULT_MASK                        _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SECURITY_CFG1_0_SECURITY_SIZE_MB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)


// Register MC_SECURITY_CFG2_0  
#define MC_SECURITY_CFG2_0                      _MK_ADDR_CONST(0x78)
#define MC_SECURITY_CFG2_0_SECURE                       0x1
#define MC_SECURITY_CFG2_0_WORD_COUNT                   0x1
#define MC_SECURITY_CFG2_0_RESET_VAL                    _MK_MASK_CONST(0x80000000)
#define MC_SECURITY_CFG2_0_RESET_MASK                   _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x80000000)
#define MC_SECURITY_CFG2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG2_0_READ_MASK                    _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG2_0_WRITE_MASK                   _MK_MASK_CONST(0xfff00000)
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_FIELD                   _MK_FIELD_CONST(0xfff, MC_SECURITY_CFG2_0_CARVEOUT_BOM_SHIFT)
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_RANGE                   31:20
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_WOFFSET                 0x0
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_DEFAULT                 _MK_MASK_CONST(0x800)
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_DEFAULT_MASK                    _MK_MASK_CONST(0xfff)
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_SW_DEFAULT                      _MK_MASK_CONST(0x800)
#define MC_SECURITY_CFG2_0_CARVEOUT_BOM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xfff)


// Register MC_SECURITY_RSV_0  
#define MC_SECURITY_RSV_0                       _MK_ADDR_CONST(0x7c)
#define MC_SECURITY_RSV_0_SECURE                        0x1
#define MC_SECURITY_RSV_0_WORD_COUNT                    0x1
#define MC_SECURITY_RSV_0_RESET_VAL                     _MK_MASK_CONST(0xff00ff00)
#define MC_SECURITY_RSV_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SECURITY_RSV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0xff00ff00)
#define MC_SECURITY_RSV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_SECURITY_RSV_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_SECURITY_RSV_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_FIELD                      _MK_FIELD_CONST(0xff, MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_SHIFT)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_RANGE                      7:0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_WOFFSET                    0x0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_FIELD                      _MK_FIELD_CONST(0xff, MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_SHIFT)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_RANGE                      15:8
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_WOFFSET                    0x0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_SW_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_FIELD                      _MK_FIELD_CONST(0xff, MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_SHIFT)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_RANGE                      23:16
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_WOFFSET                    0x0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_SHIFT                      _MK_SHIFT_CONST(24)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_FIELD                      _MK_FIELD_CONST(0xff, MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_SHIFT)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_RANGE                      31:24
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_WOFFSET                    0x0
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_SW_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_SECURITY_RSV_0_SEC_RESERVED_BYTE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)


// Reserved address 128 [0x80] 

// Reserved address 132 [0x84] 

// Reserved address 136 [0x88] 

// Reserved address 140 [0x8c] 

// Register MC_EMEM_ARB_CFG_0  
#define MC_EMEM_ARB_CFG_0                       _MK_ADDR_CONST(0x90)
#define MC_EMEM_ARB_CFG_0_SECURE                        0x0
#define MC_EMEM_ARB_CFG_0_WORD_COUNT                    0x1
#define MC_EMEM_ARB_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x1f01ff)
#define MC_EMEM_ARB_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1f01ff)
#define MC_EMEM_ARB_CFG_0_READ_MASK                     _MK_MASK_CONST(0x1f01ff)
#define MC_EMEM_ARB_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x1f01ff)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FIELD                       _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_SHIFT)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_RANGE                       8:0
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_WOFFSET                     0x0
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_DEFAULT                     _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_SW_DEFAULT                  _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1ff)

#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FIELD                  _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_SHIFT)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_RANGE                  20:16
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_WOFFSET                        0x0
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)


// Register MC_EMEM_ARB_OUTSTANDING_REQ_0  
#define MC_EMEM_ARB_OUTSTANDING_REQ_0                   _MK_ADDR_CONST(0x94)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_SECURE                    0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_WORD_COUNT                        0x1
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_RESET_VAL                         _MK_MASK_CONST(0x80000080)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_RESET_MASK                        _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x80000080)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_READ_MASK                         _MK_MASK_CONST(0xc1ff01ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_WRITE_MASK                        _MK_MASK_CONST(0xc00001ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_FIELD                 _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_RANGE                 8:0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_WOFFSET                       0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_DEFAULT                       _MK_MASK_CONST(0x80)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_SW_DEFAULT                    _MK_MASK_CONST(0x80)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)

#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_FIELD                       _MK_FIELD_CONST(0x1ff, MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_RANGE                       24:16
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_WOFFSET                     0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_OUTSTANDING_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RANGE                       30:30
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_SHIFT                   _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_SHIFT)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_RANGE                   31:31
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_WOFFSET                 0x0
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_INIT_ENUM                       ENABLE
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_ENABLE                  _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_TIMING_RCD_0  
#define MC_EMEM_ARB_TIMING_RCD_0                        _MK_ADDR_CONST(0x98)
#define MC_EMEM_ARB_TIMING_RCD_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_RCD_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_RCD_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_RCD_0_RCD_SHIFT)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_SW_DEFAULT                 _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RCD_0_RCD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)


// Register MC_EMEM_ARB_TIMING_RP_0  
#define MC_EMEM_ARB_TIMING_RP_0                 _MK_ADDR_CONST(0x9c)
#define MC_EMEM_ARB_TIMING_RP_0_SECURE                  0x0
#define MC_EMEM_ARB_TIMING_RP_0_WORD_COUNT                      0x1
#define MC_EMEM_ARB_TIMING_RP_0_RESET_VAL                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_RESET_MASK                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_READ_MASK                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_WRITE_MASK                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_RP_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RP_0_RP_FIELD                        _MK_FIELD_CONST(0x7f, MC_EMEM_ARB_TIMING_RP_0_RP_SHIFT)
#define MC_EMEM_ARB_TIMING_RP_0_RP_RANGE                        6:0
#define MC_EMEM_ARB_TIMING_RP_0_RP_WOFFSET                      0x0
#define MC_EMEM_ARB_TIMING_RP_0_RP_DEFAULT                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_RP_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_RP_SW_DEFAULT                   _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RP_0_RP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)


// Register MC_EMEM_ARB_TIMING_RC_0  
#define MC_EMEM_ARB_TIMING_RC_0                 _MK_ADDR_CONST(0xa0)
#define MC_EMEM_ARB_TIMING_RC_0_SECURE                  0x0
#define MC_EMEM_ARB_TIMING_RC_0_WORD_COUNT                      0x1
#define MC_EMEM_ARB_TIMING_RC_0_RESET_VAL                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_RESET_MASK                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_READ_MASK                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_WRITE_MASK                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_RC_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RC_0_RC_FIELD                        _MK_FIELD_CONST(0x7f, MC_EMEM_ARB_TIMING_RC_0_RC_SHIFT)
#define MC_EMEM_ARB_TIMING_RC_0_RC_RANGE                        6:0
#define MC_EMEM_ARB_TIMING_RC_0_RC_WOFFSET                      0x0
#define MC_EMEM_ARB_TIMING_RC_0_RC_DEFAULT                      _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_RC_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_RC_SW_DEFAULT                   _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_RC_0_RC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)


// Register MC_EMEM_ARB_TIMING_RAS_0  
#define MC_EMEM_ARB_TIMING_RAS_0                        _MK_ADDR_CONST(0xa4)
#define MC_EMEM_ARB_TIMING_RAS_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_RAS_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_RAS_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_RAS_0_RAS_SHIFT)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_SW_DEFAULT                 _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAS_0_RAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)


// Register MC_EMEM_ARB_TIMING_FAW_0  
#define MC_EMEM_ARB_TIMING_FAW_0                        _MK_ADDR_CONST(0xa8)
#define MC_EMEM_ARB_TIMING_FAW_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_FAW_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_FAW_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_FAW_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_FAW_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_FAW_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_FAW_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_FAW_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_FAW_0_FAW_SHIFT)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_SW_DEFAULT                 _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_FAW_0_FAW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)


// Register MC_EMEM_ARB_TIMING_RRD_0  
#define MC_EMEM_ARB_TIMING_RRD_0                        _MK_ADDR_CONST(0xac)
#define MC_EMEM_ARB_TIMING_RRD_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_RRD_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_RRD_0_RESET_VAL                      _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_FIELD                      _MK_FIELD_CONST(0xf, MC_EMEM_ARB_TIMING_RRD_0_RRD_SHIFT)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_RANGE                      3:0
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_DEFAULT                    _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_SW_DEFAULT                 _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_TIMING_RRD_0_RRD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf)


// Register MC_EMEM_ARB_TIMING_RAP2PRE_0  
#define MC_EMEM_ARB_TIMING_RAP2PRE_0                    _MK_ADDR_CONST(0xb0)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_SECURE                     0x0
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_WORD_COUNT                         0x1
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RESET_VAL                  _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_SHIFT)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_SW_DEFAULT                 _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)


// Register MC_EMEM_ARB_TIMING_WAP2PRE_0  
#define MC_EMEM_ARB_TIMING_WAP2PRE_0                    _MK_ADDR_CONST(0xb4)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_SECURE                     0x0
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WORD_COUNT                         0x1
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_RESET_VAL                  _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_RESET_MASK                         _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_READ_MASK                  _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WRITE_MASK                         _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_FIELD                      _MK_FIELD_CONST(0x7f, MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_SHIFT)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_RANGE                      6:0
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_DEFAULT                    _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_SW_DEFAULT                 _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)


// Register MC_EMEM_ARB_TIMING_R2R_0  
#define MC_EMEM_ARB_TIMING_R2R_0                        _MK_ADDR_CONST(0xb8)
#define MC_EMEM_ARB_TIMING_R2R_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_R2R_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_R2R_0_RESET_VAL                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_FIELD                      _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_TIMING_R2R_0_R2R_SHIFT)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_RANGE                      4:0
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_DEFAULT                    _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_SW_DEFAULT                 _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_R2R_0_R2R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)


// Register MC_EMEM_ARB_TIMING_W2W_0  
#define MC_EMEM_ARB_TIMING_W2W_0                        _MK_ADDR_CONST(0xbc)
#define MC_EMEM_ARB_TIMING_W2W_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_W2W_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_W2W_0_RESET_VAL                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_FIELD                      _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_TIMING_W2W_0_W2W_SHIFT)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_RANGE                      4:0
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_DEFAULT                    _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_SW_DEFAULT                 _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_TIMING_W2W_0_W2W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)


// Register MC_EMEM_ARB_TIMING_R2W_0  
#define MC_EMEM_ARB_TIMING_R2W_0                        _MK_ADDR_CONST(0xc0)
#define MC_EMEM_ARB_TIMING_R2W_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_R2W_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_R2W_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_R2W_0_R2W_SHIFT)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_SW_DEFAULT                 _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_R2W_0_R2W_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)


// Register MC_EMEM_ARB_TIMING_W2R_0  
#define MC_EMEM_ARB_TIMING_W2R_0                        _MK_ADDR_CONST(0xc4)
#define MC_EMEM_ARB_TIMING_W2R_0_SECURE                         0x0
#define MC_EMEM_ARB_TIMING_W2R_0_WORD_COUNT                     0x1
#define MC_EMEM_ARB_TIMING_W2R_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_FIELD                      _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_TIMING_W2R_0_W2R_SHIFT)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_RANGE                      5:0
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_WOFFSET                    0x0
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_DEFAULT                    _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_SW_DEFAULT                 _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_TIMING_W2R_0_W2R_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)


// Reserved address 200 [0xc8] 

// Reserved address 204 [0xcc] 

// Register MC_EMEM_ARB_DA_TURNS_0  
#define MC_EMEM_ARB_DA_TURNS_0                  _MK_ADDR_CONST(0xd0)
#define MC_EMEM_ARB_DA_TURNS_0_SECURE                   0x0
#define MC_EMEM_ARB_DA_TURNS_0_WORD_COUNT                       0x1
#define MC_EMEM_ARB_DA_TURNS_0_RESET_VAL                        _MK_MASK_CONST(0xf0f0205)
#define MC_EMEM_ARB_DA_TURNS_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_DA_TURNS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0xf0f0205)
#define MC_EMEM_ARB_DA_TURNS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_DA_TURNS_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_DA_TURNS_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_FIELD                   _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_SHIFT)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_RANGE                   7:0
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_WOFFSET                 0x0
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_DEFAULT                 _MK_MASK_CONST(0x5)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_SW_DEFAULT                      _MK_MASK_CONST(0x5)
#define MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_SHIFT                   _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_FIELD                   _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_SHIFT)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_RANGE                   15:8
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_WOFFSET                 0x0
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_DEFAULT                 _MK_MASK_CONST(0x2)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_SW_DEFAULT                      _MK_MASK_CONST(0x2)
#define MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_FIELD                   _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_SHIFT)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_RANGE                   23:16
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_WOFFSET                 0x0
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_DEFAULT                 _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_SW_DEFAULT                      _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_SHIFT                   _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_FIELD                   _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_SHIFT)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_RANGE                   31:24
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_WOFFSET                 0x0
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_DEFAULT                 _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_SW_DEFAULT                      _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)


// Register MC_EMEM_ARB_DA_COVERS_0  
#define MC_EMEM_ARB_DA_COVERS_0                 _MK_ADDR_CONST(0xd4)
#define MC_EMEM_ARB_DA_COVERS_0_SECURE                  0x0
#define MC_EMEM_ARB_DA_COVERS_0_WORD_COUNT                      0x1
#define MC_EMEM_ARB_DA_COVERS_0_RESET_VAL                       _MK_MASK_CONST(0xf0f0f)
#define MC_EMEM_ARB_DA_COVERS_0_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define MC_EMEM_ARB_DA_COVERS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0xf0f0f)
#define MC_EMEM_ARB_DA_COVERS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xffffff)
#define MC_EMEM_ARB_DA_COVERS_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define MC_EMEM_ARB_DA_COVERS_0_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_FIELD                  _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_COVERS_0_RC_COVER_SHIFT)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_RANGE                  7:0
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_WOFFSET                        0x0
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_DEFAULT                        _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_SW_DEFAULT                     _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RC_COVER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_SHIFT                       _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_FIELD                       _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_SHIFT)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_RANGE                       15:8
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_WOFFSET                     0x0
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_DEFAULT                     _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_SW_DEFAULT                  _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_FIELD                       _MK_FIELD_CONST(0xff, MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_SHIFT)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_RANGE                       23:16
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_WOFFSET                     0x0
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_DEFAULT                     _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_SW_DEFAULT                  _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)


// Register MC_EMEM_ARB_MISC0_0  
#define MC_EMEM_ARB_MISC0_0                     _MK_ADDR_CONST(0xd8)
#define MC_EMEM_ARB_MISC0_0_SECURE                      0x0
#define MC_EMEM_ARB_MISC0_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_MISC0_0_RESET_VAL                   _MK_MASK_CONST(0x720a4010)
#define MC_EMEM_ARB_MISC0_0_RESET_MASK                  _MK_MASK_CONST(0x7fff7fff)
#define MC_EMEM_ARB_MISC0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x720a4010)
#define MC_EMEM_ARB_MISC0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff7fff)
#define MC_EMEM_ARB_MISC0_0_READ_MASK                   _MK_MASK_CONST(0x7fff7fff)
#define MC_EMEM_ARB_MISC0_0_WRITE_MASK                  _MK_MASK_CONST(0x7fff7fff)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_FIELD                       _MK_FIELD_CONST(0xff, MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_RANGE                       7:0
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_WOFFSET                     0x0
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_DEFAULT                     _MK_MASK_CONST(0x10)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_SW_DEFAULT                  _MK_MASK_CONST(0x10)
#define MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_SHIFT                  _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_FIELD                  _MK_FIELD_CONST(0x7f, MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_RANGE                  14:8
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_WOFFSET                        0x0
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_DEFAULT                        _MK_MASK_CONST(0x40)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_SW_DEFAULT                     _MK_MASK_CONST(0x40)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)

#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_FIELD                      _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_RANGE                      20:16
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_WOFFSET                    0x0
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_DEFAULT                    _MK_MASK_CONST(0xa)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_SW_DEFAULT                 _MK_MASK_CONST(0xa)
#define MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)

#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_FIELD                 _MK_FIELD_CONST(0x3f, MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_RANGE                 26:21
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_WOFFSET                       0x0
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x10)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x10)
#define MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)

#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_SHIFT                      _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_SHIFT)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_RANGE                      27:27
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_WOFFSET                    0x0
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_SHIFT                  _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_FIELD                  _MK_FIELD_CONST(0x7, MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_SHIFT)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_RANGE                  30:28
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_WOFFSET                        0x0
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_DEFAULT                        _MK_MASK_CONST(0x7)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_SW_DEFAULT                     _MK_MASK_CONST(0x7)
#define MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7)


// Register MC_EMEM_ARB_MISC1_0  
#define MC_EMEM_ARB_MISC1_0                     _MK_ADDR_CONST(0xdc)
#define MC_EMEM_ARB_MISC1_0_SECURE                      0x0
#define MC_EMEM_ARB_MISC1_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_MISC1_0_RESET_VAL                   _MK_MASK_CONST(0x80000000)
#define MC_EMEM_ARB_MISC1_0_RESET_MASK                  _MK_MASK_CONST(0xfb000000)
#define MC_EMEM_ARB_MISC1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x80000000)
#define MC_EMEM_ARB_MISC1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xfb000000)
#define MC_EMEM_ARB_MISC1_0_READ_MASK                   _MK_MASK_CONST(0xfb000000)
#define MC_EMEM_ARB_MISC1_0_WRITE_MASK                  _MK_MASK_CONST(0xfb000000)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_SHIFT                   _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_FIELD                   _MK_FIELD_CONST(0x3, MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_SHIFT)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_RANGE                   25:24
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_WOFFSET                 0x0
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_INIT_ENUM                       NORMAL
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_NORMAL                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_ISO                     _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_NONE                    _MK_ENUM_CONST(2)

#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_SHIFT                      _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_SHIFT)
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_RANGE                      27:27
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_WOFFSET                    0x0
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_MISC1_0_COALESCE_FOR_PERFORMANCE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SHIFT                   _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_FIELD                   _MK_FIELD_CONST(0xf, MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SHIFT)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_RANGE                   31:28
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_WOFFSET                 0x0
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_DEFAULT                 _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SW_DEFAULT                      _MK_MASK_CONST(0x8)
#define MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)


// Register MC_EMEM_ARB_RING1_THROTTLE_0  
#define MC_EMEM_ARB_RING1_THROTTLE_0                    _MK_ADDR_CONST(0xe0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_SECURE                     0x0
#define MC_EMEM_ARB_RING1_THROTTLE_0_WORD_COUNT                         0x1
#define MC_EMEM_ARB_RING1_THROTTLE_0_RESET_VAL                  _MK_MASK_CONST(0x1f0000)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RESET_MASK                         _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x1f0000)
#define MC_EMEM_ARB_RING1_THROTTLE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_READ_MASK                  _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_WRITE_MASK                         _MK_MASK_CONST(0x1f001f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_FIELD                    _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_SHIFT)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_RANGE                    4:0
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_WOFFSET                  0x0
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)

#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_FIELD                   _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_SHIFT)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_RANGE                   20:16
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_WOFFSET                 0x0
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_DEFAULT                 _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_SW_DEFAULT                      _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)


// Register MC_EMEM_ARB_RING3_THROTTLE_0  
#define MC_EMEM_ARB_RING3_THROTTLE_0                    _MK_ADDR_CONST(0xe4)
#define MC_EMEM_ARB_RING3_THROTTLE_0_SECURE                     0x0
#define MC_EMEM_ARB_RING3_THROTTLE_0_WORD_COUNT                         0x1
#define MC_EMEM_ARB_RING3_THROTTLE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_WRITE_MASK                         _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_FIELD                        _MK_FIELD_CONST(0x1f, MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_SHIFT)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_RANGE                        4:0
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_WOFFSET                      0x0
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RING3_THROTTLE_0_RING3_THROTTLE_CYCLES_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)


// Register MC_EMEM_ARB_OVERRIDE_0  
#define MC_EMEM_ARB_OVERRIDE_0                  _MK_ADDR_CONST(0xe8)
#define MC_EMEM_ARB_OVERRIDE_0_SECURE                   0x0
#define MC_EMEM_ARB_OVERRIDE_0_WORD_COUNT                       0x1
#define MC_EMEM_ARB_OVERRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x80)
#define MC_EMEM_ARB_OVERRIDE_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_OVERRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x80)
#define MC_EMEM_ARB_OVERRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_OVERRIDE_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_OVERRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_RANGE                       31:31
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_DEADLOCK_CHECK_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_RANGE                   30:30
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_WOFFSET                 0x0
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BANK_OVERRIDE_OVERRIDE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(29)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_RANGE                    29:29
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ADAPTIVE_PRIINV_THRESHOLDS_BUS_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_RANGE                      28:28
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_WOFFSET                    0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_SPO_OVERRIDE_OVERRIDE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_RANGE                       27:27
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(26)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_RANGE                      26:26
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_WOFFSET                    0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_OVERRIDE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(25)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_RANGE                   25:25
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_WOFFSET                 0x0
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_ENABLE                  _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_WR_COAL_REORDER_OVERRIDE_OVERRIDE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_RANGE                 24:24
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_WOFFSET                       0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_COALESCE_OVERRIDE_OVERRIDE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_RANGE                    23:23
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_TA_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_RANGE                    22:22
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_DA_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_RANGE                  21:21
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_WOFFSET                        0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_INHERIT_ON_PRIINV_OVERRIDE_OVERRIDE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_RANGE                       20:20
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BC_CAUSE_PRIINV_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_RANGE                    19:19
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_BA_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_RANGE                    18:18
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ISO_AA_OVERRIDE_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_RANGE                       17:17
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_BUBBLECALC_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_RANGE                    16:16
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_ENABLE                   _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_OVERRIDE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_RANGE                      15:15
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_WOFFSET                    0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_ENABLE                     _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BUS_OVERRIDE_OVERRIDE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_RANGE                     14:14
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_WOFFSET                   0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_ISO_THRESHOLD_BANK_OVERRIDE_OVERRIDE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_RANGE                  13:13
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_WOFFSET                        0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BUS_OVERRIDE_OVERRIDE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_SHIFT                 _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_RANGE                 12:12
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_WOFFSET                       0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_THRESHOLD_BANK_OVERRIDE_OVERRIDE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_RANGE                       11:11
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_WOFFSET                     0x0
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_PRIORITY_INVERSION_EQ_PRI_LEN_LIMIT_OVERRIDE_OVERRIDE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_RANGE                        10:10
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_WOFFSET                      0x0
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_OVERRIDE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(9)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_RANGE                     9:9
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_WOFFSET                   0x0
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_BC2AA_HOLDOFF_OVERRIDE_OVERRIDE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_RANGE                     8:8
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_WOFFSET                   0x0
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_EMEM_ARB_OVERRIDE_0_TS2AA_HOLDOFF_OVERRIDE_OVERRIDE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_OVERRIDE_0_OVERRIDE_RESERVED_BYTE0_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_OVERRIDE_0_OVERRIDE_RESERVED_BYTE0_FIELD                    _MK_FIELD_CONST(0xff, MC_EMEM_ARB_OVERRIDE_0_OVERRIDE_RESERVED_BYTE0_SHIFT)
#define MC_EMEM_ARB_OVERRIDE_0_OVERRIDE_RESERVED_BYTE0_RANGE                    7:0
#define MC_EMEM_ARB_OVERRIDE_0_OVERRIDE_RESERVED_BYTE0_WOFFSET                  0x0
#define MC_EMEM_ARB_OVERRIDE_0_OVERRIDE_RESERVED_BYTE0_DEFAULT                  _MK_MASK_CONST(0x80)
#define MC_EMEM_ARB_OVERRIDE_0_OVERRIDE_RESERVED_BYTE0_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_OVERRIDE_0_OVERRIDE_RESERVED_BYTE0_SW_DEFAULT                       _MK_MASK_CONST(0x80)
#define MC_EMEM_ARB_OVERRIDE_0_OVERRIDE_RESERVED_BYTE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)


// Register MC_EMEM_ARB_RSV_0  
#define MC_EMEM_ARB_RSV_0                       _MK_ADDR_CONST(0xec)
#define MC_EMEM_ARB_RSV_0_SECURE                        0x0
#define MC_EMEM_ARB_RSV_0_WORD_COUNT                    0x1
#define MC_EMEM_ARB_RSV_0_RESET_VAL                     _MK_MASK_CONST(0xff00ff00)
#define MC_EMEM_ARB_RSV_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_RSV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0xff00ff00)
#define MC_EMEM_ARB_RSV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_RSV_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_RSV_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_FIELD                 _MK_FIELD_CONST(0xff, MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_SHIFT)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_RANGE                 7:0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_WOFFSET                       0x0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_SHIFT                 _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_FIELD                 _MK_FIELD_CONST(0xff, MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_SHIFT)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_RANGE                 15:8
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_WOFFSET                       0x0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_DEFAULT                       _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_SW_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_FIELD                 _MK_FIELD_CONST(0xff, MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_SHIFT)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_RANGE                 23:16
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_WOFFSET                       0x0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)

#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_FIELD                 _MK_FIELD_CONST(0xff, MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_SHIFT)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_RANGE                 31:24
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_WOFFSET                       0x0
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_DEFAULT                       _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_SW_DEFAULT                    _MK_MASK_CONST(0xff)
#define MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff)


// Reserved address 240 [0xf0] 

// Register MC_CLKEN_OVERRIDE_0  
#define MC_CLKEN_OVERRIDE_0                     _MK_ADDR_CONST(0xf4)
#define MC_CLKEN_OVERRIDE_0_SECURE                      0x0
#define MC_CLKEN_OVERRIDE_0_WORD_COUNT                  0x1
#define MC_CLKEN_OVERRIDE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_RESET_MASK                  _MK_MASK_CONST(0x1ed)
#define MC_CLKEN_OVERRIDE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1ed)
#define MC_CLKEN_OVERRIDE_0_READ_MASK                   _MK_MASK_CONST(0x1ed)
#define MC_CLKEN_OVERRIDE_0_WRITE_MASK                  _MK_MASK_CONST(0x1ed)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_FIELD                 _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_RANGE                 0:0
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_WOFFSET                       0x0
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_INIT_ENUM                     CLK_GATED
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_CLK_GATED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_CLK_ALWAYS_ON                 _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_CIF_CLKEN_OVR_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_RANGE                        2:2
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_WOFFSET                      0x0
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_EARB_CLKEN_OVR_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_RANGE                        3:3
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_WOFFSET                      0x0
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_REGS_CLKEN_OVR_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_SHIFT                  _MK_SHIFT_CONST(5)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_FIELD                  _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_RANGE                  5:5
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_WOFFSET                        0x0
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_INIT_ENUM                      CLK_GATED
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_CLK_GATED                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_CLK_ALWAYS_ON                  _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_ENABLE                 _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_DISABLED                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_WB_CLKEN_OVR_ENABLED                        _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_FIELD                 _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_RANGE                 6:6
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_WOFFSET                       0x0
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_INIT_ENUM                     CLK_GATED
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_CLK_GATED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_CLK_ALWAYS_ON                 _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_TLB_CLKEN_OVR_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_SHIFT                 _MK_SHIFT_CONST(7)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_FIELD                 _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_RANGE                 7:7
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_WOFFSET                       0x0
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_INIT_ENUM                     CLK_GATED
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_CLK_GATED                     _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_CLK_ALWAYS_ON                 _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CLKEN_OVR_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_SHIFT                   _MK_SHIFT_CONST(8)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_FIELD                   _MK_FIELD_CONST(0x1, MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_SHIFT)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_RANGE                   8:8
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_WOFFSET                 0x0
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_INIT_ENUM                       CLK_GATED
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_CLK_GATED                       _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_CLK_ALWAYS_ON                   _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_ENABLE                  _MK_ENUM_CONST(1)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_DISABLED                        _MK_ENUM_CONST(0)
#define MC_CLKEN_OVERRIDE_0_PTC_CACHE_CLKEN_OVR_ENABLED                 _MK_ENUM_CONST(1)


// Register MC_TIMING_CONTROL_DBG_0  
#define MC_TIMING_CONTROL_DBG_0                 _MK_ADDR_CONST(0xf8)
#define MC_TIMING_CONTROL_DBG_0_SECURE                  0x0
#define MC_TIMING_CONTROL_DBG_0_WORD_COUNT                      0x1
#define MC_TIMING_CONTROL_DBG_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define MC_TIMING_CONTROL_DBG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xf)
#define MC_TIMING_CONTROL_DBG_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MASK                      _MK_MASK_CONST(0xf)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_FIELD                  _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_DBG_0_READ_MUX_SHIFT)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_RANGE                  0:0
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_WOFFSET                        0x0
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_INIT_ENUM                      ACTIVE
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_ACTIVE                 _MK_ENUM_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_READ_MUX_ASSEMBLY                       _MK_ENUM_CONST(1)

#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_FIELD                 _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_DBG_0_WRITE_MUX_SHIFT)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_RANGE                 1:1
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_WOFFSET                       0x0
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_INIT_ENUM                     ASSEMBLY
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_ASSEMBLY                      _MK_ENUM_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_WRITE_MUX_ACTIVE                        _MK_ENUM_CONST(1)

#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_SHIFT                      _MK_SHIFT_CONST(2)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_FIELD                      _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_SHIFT)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_RANGE                      2:2
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_WOFFSET                    0x0
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_INIT_ENUM                  DISABLED
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_DISABLED                   _MK_ENUM_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_FORCE_UPDATE_ENABLED                    _MK_ENUM_CONST(1)

#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_SHIFT                       _MK_SHIFT_CONST(3)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_FIELD                       _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_SHIFT)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_RANGE                       3:3
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_WOFFSET                     0x0
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_INIT_ENUM                   DISABLED
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_DISABLED                    _MK_ENUM_CONST(0)
#define MC_TIMING_CONTROL_DBG_0_IGNORE_EMC_TRIGGERS_ENABLED                     _MK_ENUM_CONST(1)


// Register MC_TIMING_CONTROL_0  
#define MC_TIMING_CONTROL_0                     _MK_ADDR_CONST(0xfc)
#define MC_TIMING_CONTROL_0_SECURE                      0x0
#define MC_TIMING_CONTROL_0_WORD_COUNT                  0x1
#define MC_TIMING_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_FIELD                 _MK_FIELD_CONST(0x1, MC_TIMING_CONTROL_0_TIMING_UPDATE_SHIFT)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_RANGE                 0:0
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_WOFFSET                       0x0
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_TIMING_CONTROL_0_TIMING_UPDATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_STAT_CONTROL_0  
#define MC_STAT_CONTROL_0                       _MK_ADDR_CONST(0x100)
#define MC_STAT_CONTROL_0_SECURE                        0x0
#define MC_STAT_CONTROL_0_WORD_COUNT                    0x1
#define MC_STAT_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define MC_STAT_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define MC_STAT_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define MC_STAT_CONTROL_0_EMC_GATHER_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STAT_CONTROL_0_EMC_GATHER_FIELD                      _MK_FIELD_CONST(0x3, MC_STAT_CONTROL_0_EMC_GATHER_SHIFT)
#define MC_STAT_CONTROL_0_EMC_GATHER_RANGE                      1:0
#define MC_STAT_CONTROL_0_EMC_GATHER_WOFFSET                    0x0
#define MC_STAT_CONTROL_0_EMC_GATHER_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_GATHER_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_CONTROL_0_EMC_GATHER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_GATHER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_CONTROL_0_EMC_GATHER_INIT_ENUM                  RST
#define MC_STAT_CONTROL_0_EMC_GATHER_RST                        _MK_ENUM_CONST(0)
#define MC_STAT_CONTROL_0_EMC_GATHER_DISABLE                    _MK_ENUM_CONST(2)
#define MC_STAT_CONTROL_0_EMC_GATHER_ENABLE                     _MK_ENUM_CONST(3)


// Register MC_STAT_STATUS_0  
#define MC_STAT_STATUS_0                        _MK_ADDR_CONST(0x104)
#define MC_STAT_STATUS_0_SECURE                         0x0
#define MC_STAT_STATUS_0_WORD_COUNT                     0x1
#define MC_STAT_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_EMC_LIMIT_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_STAT_STATUS_0_EMC_LIMIT_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_STATUS_0_EMC_LIMIT_SHIFT)
#define MC_STAT_STATUS_0_EMC_LIMIT_RANGE                        0:0
#define MC_STAT_STATUS_0_EMC_LIMIT_WOFFSET                      0x0
#define MC_STAT_STATUS_0_EMC_LIMIT_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_EMC_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_EMC_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_STATUS_0_EMC_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_CLOCK_LIMIT_0  
#define MC_STAT_EMC_CLOCK_LIMIT_0                       _MK_ADDR_CONST(0x108)
#define MC_STAT_EMC_CLOCK_LIMIT_0_SECURE                        0x0
#define MC_STAT_EMC_CLOCK_LIMIT_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_CLOCK_LIMIT_0_RESET_VAL                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_SHIFT)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_RANGE                 31:0
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_WOFFSET                       0x0
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_DEFAULT                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_0_EMC_CLOCK_LIMIT_INIT_ENUM                     -1


// Register MC_STAT_EMC_CLOCK_LIMIT_MSBS_0  
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0                  _MK_ADDR_CONST(0x10c)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_SECURE                   0x0
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_RESET_VAL                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_FIELD                       _MK_FIELD_CONST(0xffff, MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_SHIFT)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_RANGE                       15:0
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_WOFFSET                     0x0
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_DEFAULT                     _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCK_LIMIT_MSBS_0_EMC_CLOCK_LIMIT_MSBS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_CLOCKS_0  
#define MC_STAT_EMC_CLOCKS_0                    _MK_ADDR_CONST(0x110)
#define MC_STAT_EMC_CLOCKS_0_SECURE                     0x0
#define MC_STAT_EMC_CLOCKS_0_WORD_COUNT                         0x1
#define MC_STAT_EMC_CLOCKS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCKS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCKS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_FIELD                   _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_SHIFT)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_RANGE                   31:0
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_WOFFSET                 0x0
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_0_EMC_CLOCKS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_CLOCKS_MSBS_0  
#define MC_STAT_EMC_CLOCKS_MSBS_0                       _MK_ADDR_CONST(0x114)
#define MC_STAT_EMC_CLOCKS_MSBS_0_SECURE                        0x0
#define MC_STAT_EMC_CLOCKS_MSBS_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_CLOCKS_MSBS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCKS_MSBS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCKS_MSBS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_FIELD                 _MK_FIELD_CONST(0xffff, MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_SHIFT)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_RANGE                 15:0
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_WOFFSET                       0x0
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_CLOCKS_MSBS_0_EMC_CLOCKS_MSBS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0  
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0                  _MK_ADDR_CONST(0x118)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0_EMC_FILTER_SET0_ADR_LIMIT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0  
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0                  _MK_ADDR_CONST(0x11c)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_RESET_VAL                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_DEFAULT                     _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0_EMC_FILTER_SET0_ADR_LIMIT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0  
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0                   _MK_ADDR_CONST(0x120)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_SECURE                    0x0
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_WORD_COUNT                        0x1
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_RESET_VAL                         _MK_MASK_CONST(0x7fff8000)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_FIELD                      _MK_FIELD_CONST(0xffff, MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_RANGE                      15:0
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_DEFAULT                    _MK_MASK_CONST(0x8000)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_LO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_FIELD                      _MK_FIELD_CONST(0xffff, MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_RANGE                      31:16
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_DEFAULT                    _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0_EMC_FILTER_SET0_SLACK_LIMIT_HI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0  
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0                 _MK_ADDR_CONST(0x124)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_SECURE                  0x0
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_WORD_COUNT                      0x1
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_FIELD                 _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_RANGE                 1:0
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_INIT_ENUM                     DISABLE
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_MATCH                 _MK_ENUM_CONST(3)
#define MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0_EMC_FILTER_SET0_COALESCED_MATCH_INVERTED                        _MK_ENUM_CONST(2)


// Register MC_STAT_EMC_FILTER_SET0_CLIENT_0_0  
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0                      _MK_ADDR_CONST(0x128)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_RESET_VAL                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_RANGE                    0:0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PTCR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_SHIFT                       _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_RANGE                       1:1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0A_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_SHIFT                      _MK_SHIFT_CONST(2)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_RANGE                      2:2
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0AB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_SHIFT                       _MK_SHIFT_CONST(3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_RANGE                       3:3
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0B_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_SHIFT                      _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_RANGE                      4:4
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0BB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_SHIFT                       _MK_SHIFT_CONST(5)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_RANGE                       5:5
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0C_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_SHIFT                      _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_RANGE                      6:6
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY0CB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1B_SHIFT                       _MK_SHIFT_CONST(7)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1B_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1B_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1B_RANGE                       7:7
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1B_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1B_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1B_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1B_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1B_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1BB_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1BB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1BB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1BB_RANGE                      8:8
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1BB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1BB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1BB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1BB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1BB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1BB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1BB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAY1BB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_SHIFT                   _MK_SHIFT_CONST(9)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_RANGE                   9:9
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_EPPUP_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_SHIFT                    _MK_SHIFT_CONST(10)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_RANGE                    10:10
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2PR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_SHIFT                    _MK_SHIFT_CONST(11)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_RANGE                    11:11
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2SR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBR_SHIFT                       _MK_SHIFT_CONST(12)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBR_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBR_RANGE                       12:12
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBR_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBR_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBR_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_VIRUV_SHIFT                   _MK_SHIFT_CONST(13)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_VIRUV_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_VIRUV_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_VIRUV_RANGE                   13:13
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_VIRUV_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_VIRUV_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_VIRUV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_VIRUV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_VIRUV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_VIRUV_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_VIRUV_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_VIRUV_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_SHIFT                    _MK_SHIFT_CONST(14)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_RANGE                    14:14
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AFIR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_SHIFT                       _MK_SHIFT_CONST(15)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_RANGE                       15:15
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_AVPCARM7R_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_RANGE                       16:16
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHC_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_RANGE                      17:17
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_DISPLAYHCB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_SHIFT                  _MK_SHIFT_CONST(18)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_RANGE                  18:18
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_SHIFT                 _MK_SHIFT_CONST(19)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_RANGE                 19:19
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_FDCDRD2_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_SHIFT                    _MK_SHIFT_CONST(20)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_RANGE                    20:20
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_G2DR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_SHIFT                    _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_RANGE                    21:21
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HDAR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_SHIFT                      _MK_SHIFT_CONST(22)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_RANGE                      22:22
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XDMAR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_SHIFT                 _MK_SHIFT_CONST(23)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_RANGE                 23:23
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_HOST1XR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_SHIFT                  _MK_SHIFT_CONST(24)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_RANGE                  24:24
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD2_SHIFT                 _MK_SHIFT_CONST(25)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD2_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD2_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD2_RANGE                 25:25
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD2_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD2_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD2_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD2_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_IDXSRD2_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPE_IPRED_SHIFT                       _MK_SHIFT_CONST(26)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPE_IPRED_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPE_IPRED_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPE_IPRED_RANGE                       26:26
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPE_IPRED_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPE_IPRED_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPE_IPRED_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPE_IPRED_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPE_IPRED_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPE_IPRED_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPE_IPRED_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPE_IPRED_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEAMEMRD_SHIFT                       _MK_SHIFT_CONST(27)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEAMEMRD_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEAMEMRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEAMEMRD_RANGE                       27:27
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEAMEMRD_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEAMEMRD_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEAMEMRD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEAMEMRD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEAMEMRD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEAMEMRD_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEAMEMRD_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPEAMEMRD_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPECSRD_SHIFT                 _MK_SHIFT_CONST(28)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPECSRD_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPECSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPECSRD_RANGE                 28:28
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPECSRD_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPECSRD_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPECSRD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPECSRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPECSRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPECSRD_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPECSRD_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_MPECSRD_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_SHIFT                     _MK_SHIFT_CONST(29)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_RANGE                     29:29
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAR_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_SHIFT                     _MK_SHIFT_CONST(30)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_RANGE                     30:30
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVR_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_SHIFT                   _MK_SHIFT_CONST(31)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_RANGE                   31:31
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_0_0_EMC_FILTER_SET0_CLIENT_SATAR_ENABLE                  _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET0_CLIENT_1_0  
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0                      _MK_ADDR_CONST(0x12c)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_RESET_VAL                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD_RANGE                  0:0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD2_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD2_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD2_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD2_RANGE                 1:1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD2_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD2_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD2_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD2_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_TEXSRD2_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_RANGE                        2:2
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_RANGE                 3:3
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMBER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_SHIFT                 _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_RANGE                 4:4
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEMCER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_RANGE                 5:5
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDETPER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_SHIFT                       _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_RANGE                       6:6
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_SHIFT                 _MK_SHIFT_CONST(7)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_RANGE                 7:7
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_SHIFT                    _MK_SHIFT_CONST(8)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_RANGE                    8:8
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPU_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_SHIFT                    _MK_SHIFT_CONST(9)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_RANGE                    9:9
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPV_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_SHIFT                    _MK_SHIFT_CONST(10)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_RANGE                    10:10
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_EPPY_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBW_SHIFT                       _MK_SHIFT_CONST(11)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBW_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBW_RANGE                       11:11
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBW_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBW_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPEUNIFBW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_SHIFT                   _MK_SHIFT_CONST(12)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_RANGE                   12:12
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWSB_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_SHIFT                    _MK_SHIFT_CONST(13)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_RANGE                    13:13
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWU_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_SHIFT                    _MK_SHIFT_CONST(14)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_RANGE                    14:14
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWV_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_SHIFT                    _MK_SHIFT_CONST(15)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_RANGE                    15:15
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VIWY_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_RANGE                    16:16
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_G2DW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_SHIFT                    _MK_SHIFT_CONST(17)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_RANGE                    17:17
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AFIW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_SHIFT                       _MK_SHIFT_CONST(18)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_RANGE                       18:18
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_AVPCARM7W_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_SHIFT                  _MK_SHIFT_CONST(19)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_RANGE                  19:19
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_SHIFT                 _MK_SHIFT_CONST(20)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_RANGE                 20:20
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_FDCDWR2_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_SHIFT                    _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_RANGE                    21:21
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HDAW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_SHIFT                 _MK_SHIFT_CONST(22)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_RANGE                 22:22
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_HOST1XW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_SHIFT                    _MK_SHIFT_CONST(23)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_RANGE                    23:23
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_ISPW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_SHIFT                       _MK_SHIFT_CONST(24)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_RANGE                       24:24
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCORELPW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_SHIFT                 _MK_SHIFT_CONST(25)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_RANGE                 25:25
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPCOREW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPECSWR_SHIFT                 _MK_SHIFT_CONST(26)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPECSWR_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPECSWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPECSWR_RANGE                 26:26
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPECSWR_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPECSWR_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPECSWR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPECSWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPECSWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPECSWR_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPECSWR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_MPECSWR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_SHIFT                     _MK_SHIFT_CONST(27)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_RANGE                     27:27
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBDMAW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_SHIFT                     _MK_SHIFT_CONST(28)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_RANGE                     28:28
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_PPCSAHBSLVW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_SHIFT                   _MK_SHIFT_CONST(29)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_RANGE                   29:29
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_SATAW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_SHIFT                        _MK_SHIFT_CONST(30)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_RANGE                        30:30
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEBSEVW_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_SHIFT                 _MK_SHIFT_CONST(31)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_RANGE                 31:31
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_1_0_EMC_FILTER_SET0_CLIENT_VDEDBGW_ENABLE                        _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET0_CLIENT_2_0  
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0                      _MK_ADDR_CONST(0x130)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_RESET_VAL                    _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_RANGE                 0:0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDEMBEW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_SHIFT)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_RANGE                 1:1
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET0_CLIENT_2_0_EMC_FILTER_SET0_CLIENT_VDETPMW_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 308 [0x134] 

// Register MC_STAT_EMC_SET0_COUNT_0  
#define MC_STAT_EMC_SET0_COUNT_0                        _MK_ADDR_CONST(0x138)
#define MC_STAT_EMC_SET0_COUNT_0_SECURE                         0x0
#define MC_STAT_EMC_SET0_COUNT_0_WORD_COUNT                     0x1
#define MC_STAT_EMC_SET0_COUNT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_COUNT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_COUNT_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_FIELD                   _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_SHIFT)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_RANGE                   31:0
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_WOFFSET                 0x0
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_0_EMC_SET0_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_COUNT_MSBS_0  
#define MC_STAT_EMC_SET0_COUNT_MSBS_0                   _MK_ADDR_CONST(0x13c)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_SECURE                    0x0
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_WORD_COUNT                        0x1
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_FIELD                 _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_RANGE                 15:0
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_WOFFSET                       0x0
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_COUNT_MSBS_0_EMC_SET0_COUNT_MSBS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_SLACK_ACCUM_0  
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0                  _MK_ADDR_CONST(0x140)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_SECURE                   0x0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_SHIFT)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_RANGE                       31:0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_WOFFSET                     0x0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_0_EMC_SET0_SLACK_ACCUM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0  
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0                     _MK_ADDR_CONST(0x144)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_SECURE                      0x0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_FIELD                     _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_SHIFT)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_RANGE                     31:0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_WOFFSET                   0x0
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0_EMC_SET0_SLACK_ACCUM_MSBS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_HISTO_COUNT_0  
#define MC_STAT_EMC_SET0_HISTO_COUNT_0                  _MK_ADDR_CONST(0x148)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_SECURE                   0x0
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_SHIFT)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_RANGE                       31:0
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_WOFFSET                     0x0
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_0_EMC_SET0_HISTO_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0  
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0                     _MK_ADDR_CONST(0x14c)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_SECURE                      0x0
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_FIELD                     _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_RANGE                     15:0
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_WOFFSET                   0x0
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0_EMC_SET0_HISTO_COUNT_MSBS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0  
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0                       _MK_ADDR_CONST(0x150)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_SECURE                        0x0
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_RESET_VAL                     _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_SHIFT)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_RANGE                 31:0
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_WOFFSET                       0x0
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_DEFAULT                       _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0_EMC_SET0_MINIMUM_SLACK_OBSERVED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 340 [0x154] 

// Register MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0  
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0                  _MK_ADDR_CONST(0x158)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0_EMC_FILTER_SET1_ADR_LIMIT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0  
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0                  _MK_ADDR_CONST(0x15c)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_SECURE                   0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_RESET_VAL                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_READ_MASK                        _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_SHIFT                       _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_FIELD                       _MK_FIELD_CONST(0xfffffff, MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_RANGE                       31:4
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_DEFAULT                     _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0xfffffff)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0_EMC_FILTER_SET1_ADR_LIMIT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0  
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0                   _MK_ADDR_CONST(0x160)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_SECURE                    0x0
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_WORD_COUNT                        0x1
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_RESET_VAL                         _MK_MASK_CONST(0x7fff8000)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_FIELD                      _MK_FIELD_CONST(0xffff, MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_RANGE                      15:0
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_DEFAULT                    _MK_MASK_CONST(0x8000)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_LO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_FIELD                      _MK_FIELD_CONST(0xffff, MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_RANGE                      31:16
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_DEFAULT                    _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0_EMC_FILTER_SET1_SLACK_LIMIT_HI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0  
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0                 _MK_ADDR_CONST(0x164)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_SECURE                  0x0
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_WORD_COUNT                      0x1
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_FIELD                 _MK_FIELD_CONST(0x3, MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_RANGE                 1:0
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_INIT_ENUM                     DISABLE
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_MATCH                 _MK_ENUM_CONST(3)
#define MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0_EMC_FILTER_SET1_COALESCED_MATCH_INVERTED                        _MK_ENUM_CONST(2)


// Register MC_STAT_EMC_FILTER_SET1_CLIENT_0_0  
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0                      _MK_ADDR_CONST(0x168)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_RESET_VAL                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_RANGE                    0:0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PTCR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_SHIFT                       _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_RANGE                       1:1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0A_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_SHIFT                      _MK_SHIFT_CONST(2)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_RANGE                      2:2
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0AB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_SHIFT                       _MK_SHIFT_CONST(3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_RANGE                       3:3
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0B_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_SHIFT                      _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_RANGE                      4:4
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0BB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_SHIFT                       _MK_SHIFT_CONST(5)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_RANGE                       5:5
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0C_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_SHIFT                      _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_RANGE                      6:6
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY0CB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1B_SHIFT                       _MK_SHIFT_CONST(7)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1B_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1B_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1B_RANGE                       7:7
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1B_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1B_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1B_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1B_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1B_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1BB_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1BB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1BB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1BB_RANGE                      8:8
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1BB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1BB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1BB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1BB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1BB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1BB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1BB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAY1BB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_SHIFT                   _MK_SHIFT_CONST(9)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_RANGE                   9:9
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_EPPUP_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_SHIFT                    _MK_SHIFT_CONST(10)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_RANGE                    10:10
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2PR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_SHIFT                    _MK_SHIFT_CONST(11)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_RANGE                    11:11
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2SR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBR_SHIFT                       _MK_SHIFT_CONST(12)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBR_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBR_RANGE                       12:12
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBR_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBR_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBR_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_VIRUV_SHIFT                   _MK_SHIFT_CONST(13)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_VIRUV_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_VIRUV_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_VIRUV_RANGE                   13:13
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_VIRUV_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_VIRUV_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_VIRUV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_VIRUV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_VIRUV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_VIRUV_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_VIRUV_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_VIRUV_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_SHIFT                    _MK_SHIFT_CONST(14)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_RANGE                    14:14
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AFIR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_SHIFT                       _MK_SHIFT_CONST(15)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_RANGE                       15:15
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_AVPCARM7R_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_RANGE                       16:16
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHC_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_RANGE                      17:17
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_DISPLAYHCB_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_SHIFT                  _MK_SHIFT_CONST(18)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_RANGE                  18:18
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_SHIFT                 _MK_SHIFT_CONST(19)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_RANGE                 19:19
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_FDCDRD2_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_SHIFT                    _MK_SHIFT_CONST(20)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_RANGE                    20:20
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_G2DR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_SHIFT                    _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_RANGE                    21:21
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HDAR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_SHIFT                      _MK_SHIFT_CONST(22)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_FIELD                      _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_RANGE                      22:22
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_WOFFSET                    0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_INIT_ENUM                  ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XDMAR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_SHIFT                 _MK_SHIFT_CONST(23)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_RANGE                 23:23
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_HOST1XR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_SHIFT                  _MK_SHIFT_CONST(24)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_RANGE                  24:24
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD2_SHIFT                 _MK_SHIFT_CONST(25)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD2_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD2_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD2_RANGE                 25:25
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD2_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD2_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD2_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD2_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_IDXSRD2_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPE_IPRED_SHIFT                       _MK_SHIFT_CONST(26)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPE_IPRED_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPE_IPRED_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPE_IPRED_RANGE                       26:26
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPE_IPRED_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPE_IPRED_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPE_IPRED_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPE_IPRED_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPE_IPRED_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPE_IPRED_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPE_IPRED_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPE_IPRED_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEAMEMRD_SHIFT                       _MK_SHIFT_CONST(27)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEAMEMRD_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEAMEMRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEAMEMRD_RANGE                       27:27
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEAMEMRD_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEAMEMRD_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEAMEMRD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEAMEMRD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEAMEMRD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEAMEMRD_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEAMEMRD_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPEAMEMRD_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPECSRD_SHIFT                 _MK_SHIFT_CONST(28)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPECSRD_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPECSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPECSRD_RANGE                 28:28
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPECSRD_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPECSRD_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPECSRD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPECSRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPECSRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPECSRD_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPECSRD_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_MPECSRD_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_SHIFT                     _MK_SHIFT_CONST(29)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_RANGE                     29:29
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAR_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_SHIFT                     _MK_SHIFT_CONST(30)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_RANGE                     30:30
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVR_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_SHIFT                   _MK_SHIFT_CONST(31)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_RANGE                   31:31
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_0_0_EMC_FILTER_SET1_CLIENT_SATAR_ENABLE                  _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET1_CLIENT_1_0  
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0                      _MK_ADDR_CONST(0x16c)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_RESET_VAL                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD_RANGE                  0:0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD2_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD2_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD2_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD2_RANGE                 1:1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD2_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD2_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD2_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD2_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_TEXSRD2_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_RANGE                        2:2
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_RANGE                 3:3
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMBER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_SHIFT                 _MK_SHIFT_CONST(4)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_RANGE                 4:4
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEMCER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_RANGE                 5:5
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDETPER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_SHIFT                       _MK_SHIFT_CONST(6)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_RANGE                       6:6
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_SHIFT                 _MK_SHIFT_CONST(7)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_RANGE                 7:7
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORER_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_SHIFT                    _MK_SHIFT_CONST(8)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_RANGE                    8:8
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPU_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_SHIFT                    _MK_SHIFT_CONST(9)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_RANGE                    9:9
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPV_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_SHIFT                    _MK_SHIFT_CONST(10)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_RANGE                    10:10
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_EPPY_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBW_SHIFT                       _MK_SHIFT_CONST(11)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBW_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBW_RANGE                       11:11
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBW_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBW_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPEUNIFBW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_SHIFT                   _MK_SHIFT_CONST(12)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_RANGE                   12:12
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWSB_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_SHIFT                    _MK_SHIFT_CONST(13)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_RANGE                    13:13
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWU_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_SHIFT                    _MK_SHIFT_CONST(14)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_RANGE                    14:14
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWV_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_SHIFT                    _MK_SHIFT_CONST(15)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_RANGE                    15:15
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VIWY_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_RANGE                    16:16
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_G2DW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_SHIFT                    _MK_SHIFT_CONST(17)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_RANGE                    17:17
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AFIW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_SHIFT                       _MK_SHIFT_CONST(18)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_RANGE                       18:18
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_AVPCARM7W_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_SHIFT                  _MK_SHIFT_CONST(19)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_FIELD                  _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_RANGE                  19:19
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_WOFFSET                        0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_INIT_ENUM                      ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_SHIFT                 _MK_SHIFT_CONST(20)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_RANGE                 20:20
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_FDCDWR2_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_SHIFT                    _MK_SHIFT_CONST(21)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_RANGE                    21:21
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HDAW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_SHIFT                 _MK_SHIFT_CONST(22)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_RANGE                 22:22
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_HOST1XW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_SHIFT                    _MK_SHIFT_CONST(23)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_FIELD                    _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_RANGE                    23:23
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_WOFFSET                  0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_INIT_ENUM                        ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_DISABLE                  _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_ISPW_ENABLE                   _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_SHIFT                       _MK_SHIFT_CONST(24)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_FIELD                       _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_RANGE                       24:24
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_WOFFSET                     0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_INIT_ENUM                   ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCORELPW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_SHIFT                 _MK_SHIFT_CONST(25)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_RANGE                 25:25
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPCOREW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPECSWR_SHIFT                 _MK_SHIFT_CONST(26)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPECSWR_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPECSWR_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPECSWR_RANGE                 26:26
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPECSWR_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPECSWR_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPECSWR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPECSWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPECSWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPECSWR_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPECSWR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_MPECSWR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_SHIFT                     _MK_SHIFT_CONST(27)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_RANGE                     27:27
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBDMAW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_SHIFT                     _MK_SHIFT_CONST(28)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_FIELD                     _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_RANGE                     28:28
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_WOFFSET                   0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_INIT_ENUM                 ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_PPCSAHBSLVW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_SHIFT                   _MK_SHIFT_CONST(29)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_FIELD                   _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_RANGE                   29:29
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_WOFFSET                 0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_INIT_ENUM                       ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_SATAW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_SHIFT                        _MK_SHIFT_CONST(30)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_FIELD                        _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_RANGE                        30:30
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_WOFFSET                      0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_INIT_ENUM                    ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_DISABLE                      _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEBSEVW_ENABLE                       _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_SHIFT                 _MK_SHIFT_CONST(31)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_RANGE                 31:31
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_1_0_EMC_FILTER_SET1_CLIENT_VDEDBGW_ENABLE                        _MK_ENUM_CONST(1)


// Register MC_STAT_EMC_FILTER_SET1_CLIENT_2_0  
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0                      _MK_ADDR_CONST(0x170)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_SECURE                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_WORD_COUNT                   0x1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_RESET_VAL                    _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_RANGE                 0:0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDEMBEW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_FIELD                 _MK_FIELD_CONST(0x1, MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_SHIFT)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_RANGE                 1:1
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_WOFFSET                       0x0
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_INIT_ENUM                     ENABLE
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_STAT_EMC_FILTER_SET1_CLIENT_2_0_EMC_FILTER_SET1_CLIENT_VDETPMW_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 372 [0x174] 

// Register MC_STAT_EMC_SET1_COUNT_0  
#define MC_STAT_EMC_SET1_COUNT_0                        _MK_ADDR_CONST(0x178)
#define MC_STAT_EMC_SET1_COUNT_0_SECURE                         0x0
#define MC_STAT_EMC_SET1_COUNT_0_WORD_COUNT                     0x1
#define MC_STAT_EMC_SET1_COUNT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_COUNT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_COUNT_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_FIELD                   _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_SHIFT)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_RANGE                   31:0
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_WOFFSET                 0x0
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_0_EMC_SET1_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_COUNT_MSBS_0  
#define MC_STAT_EMC_SET1_COUNT_MSBS_0                   _MK_ADDR_CONST(0x17c)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_SECURE                    0x0
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_WORD_COUNT                        0x1
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_FIELD                 _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_RANGE                 15:0
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_WOFFSET                       0x0
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_COUNT_MSBS_0_EMC_SET1_COUNT_MSBS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_SLACK_ACCUM_0  
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0                  _MK_ADDR_CONST(0x180)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_SECURE                   0x0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_SHIFT)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_RANGE                       31:0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_WOFFSET                     0x0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_0_EMC_SET1_SLACK_ACCUM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0  
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0                     _MK_ADDR_CONST(0x184)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_SECURE                      0x0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_FIELD                     _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_SHIFT)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_RANGE                     31:0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_WOFFSET                   0x0
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0_EMC_SET1_SLACK_ACCUM_MSBS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_HISTO_COUNT_0  
#define MC_STAT_EMC_SET1_HISTO_COUNT_0                  _MK_ADDR_CONST(0x188)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_SECURE                   0x0
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_WORD_COUNT                       0x1
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_SHIFT)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_RANGE                       31:0
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_WOFFSET                     0x0
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_0_EMC_SET1_HISTO_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0  
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0                     _MK_ADDR_CONST(0x18c)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_SECURE                      0x0
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_WORD_COUNT                  0x1
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_FIELD                     _MK_FIELD_CONST(0xffff, MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_SHIFT)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_RANGE                     15:0
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_WOFFSET                   0x0
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0_EMC_SET1_HISTO_COUNT_MSBS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0  
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0                       _MK_ADDR_CONST(0x190)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_SECURE                        0x0
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_WORD_COUNT                    0x1
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_RESET_VAL                     _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_SHIFT)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_RANGE                 31:0
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_WOFFSET                       0x0
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_DEFAULT                       _MK_MASK_CONST(0x7fff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0_EMC_SET1_MINIMUM_SLACK_OBSERVED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 404 [0x194] 

// Reserved address 408 [0x198] 

// Reserved address 412 [0x19c] 

// Reserved address 416 [0x1a0] 

// Reserved address 420 [0x1a4] 

// Reserved address 424 [0x1a8] 

// Reserved address 428 [0x1ac] 

// Reserved address 432 [0x1b0] 

// Reserved address 436 [0x1b4] 

// Reserved address 440 [0x1b8] 

// Reserved address 444 [0x1bc] 

// Reserved address 448 [0x1c0] 

// Reserved address 452 [0x1c4] 

// Reserved address 456 [0x1c8] 

// Reserved address 460 [0x1cc] 

// Reserved address 464 [0x1d0] 

// Reserved address 468 [0x1d4] 

// Reserved address 472 [0x1d8] 

// Reserved address 476 [0x1dc] 

// Reserved address 480 [0x1e0] 

// Reserved address 484 [0x1e4] 

// Reserved address 488 [0x1e8] 

// Reserved address 492 [0x1ec] 

// Register MC_SMMU_STATS_TLB_HIT_COUNT_0  
#define MC_SMMU_STATS_TLB_HIT_COUNT_0                   _MK_ADDR_CONST(0x1f0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_SECURE                    0x0
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_WORD_COUNT                        0x1
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_SHIFT)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_RANGE                 31:0
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_WOFFSET                       0x0
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_HIT_COUNT_0_TLB_HIT_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_SMMU_STATS_TLB_MISS_COUNT_0  
#define MC_SMMU_STATS_TLB_MISS_COUNT_0                  _MK_ADDR_CONST(0x1f4)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_SECURE                   0x0
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_WORD_COUNT                       0x1
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_SHIFT)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_RANGE                       31:0
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_WOFFSET                     0x0
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_TLB_MISS_COUNT_0_TLB_MISS_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_SMMU_STATS_PTC_HIT_COUNT_0  
#define MC_SMMU_STATS_PTC_HIT_COUNT_0                   _MK_ADDR_CONST(0x1f8)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_SECURE                    0x0
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_WORD_COUNT                        0x1
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_FIELD                 _MK_FIELD_CONST(0xffffffff, MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_SHIFT)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_RANGE                 31:0
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_WOFFSET                       0x0
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_HIT_COUNT_0_PTC_HIT_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_SMMU_STATS_PTC_MISS_COUNT_0  
#define MC_SMMU_STATS_PTC_MISS_COUNT_0                  _MK_ADDR_CONST(0x1fc)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_SECURE                   0x0
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_WORD_COUNT                       0x1
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_FIELD                       _MK_FIELD_CONST(0xffffffff, MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_SHIFT)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_RANGE                       31:0
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_WOFFSET                     0x0
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_STATS_PTC_MISS_COUNT_0_PTC_MISS_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_HOTRESET_CTRL_DISABLE        0
#define MC_HOTRESET_CTRL_ENABLE 1

// Register MC_CLIENT_HOTRESET_CTRL_0  
#define MC_CLIENT_HOTRESET_CTRL_0                       _MK_ADDR_CONST(0x200)
#define MC_CLIENT_HOTRESET_CTRL_0_SECURE                        0x0
#define MC_CLIENT_HOTRESET_CTRL_0_WORD_COUNT                    0x1
#define MC_CLIENT_HOTRESET_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x3ffff)
#define MC_CLIENT_HOTRESET_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x3ffff)
#define MC_CLIENT_HOTRESET_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x3ffff)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_RANGE                        0:0
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_AFI_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_SHIFT                       _MK_SHIFT_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_RANGE                       1:1
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_INIT_ENUM                   DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_DISABLED                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_AVPC_FLUSH_ENABLE_ENABLED                     _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_SHIFT                 _MK_SHIFT_CONST(2)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_RANGE                 2:2
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_INIT_ENUM                     DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_DC_FLUSH_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_RANGE                        3:3
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_DCB_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_RANGE                        4:4
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_EPP_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_RANGE                 5:5
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_INIT_ENUM                     DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_G2_FLUSH_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_RANGE                 6:6
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_INIT_ENUM                     DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_HC_FLUSH_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(7)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_RANGE                        7:7
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_HDA_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(8)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_RANGE                        8:8
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_ISP_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_SHIFT                     _MK_SHIFT_CONST(9)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_RANGE                     9:9
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_WOFFSET                   0x0
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_INIT_ENUM                 DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_ENABLE                    _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_DISABLED                  _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORE_FLUSH_ENABLE_ENABLED                   _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_SHIFT                   _MK_SHIFT_CONST(10)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_RANGE                   10:10
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_INIT_ENUM                       DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_ENABLE                  _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPCORELP_FLUSH_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_MPE_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(11)
#define MC_CLIENT_HOTRESET_CTRL_0_MPE_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_MPE_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_MPE_FLUSH_ENABLE_RANGE                        11:11
#define MC_CLIENT_HOTRESET_CTRL_0_MPE_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_MPE_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPE_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_MPE_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPE_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPE_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_MPE_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPE_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_MPE_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_MPE_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_SHIFT                 _MK_SHIFT_CONST(12)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_RANGE                 12:12
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_INIT_ENUM                     DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV_FLUSH_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_NV2_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(13)
#define MC_CLIENT_HOTRESET_CTRL_0_NV2_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_NV2_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_NV2_FLUSH_ENABLE_RANGE                        13:13
#define MC_CLIENT_HOTRESET_CTRL_0_NV2_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_NV2_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV2_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_NV2_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV2_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV2_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_NV2_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV2_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_NV2_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_NV2_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_SHIFT                       _MK_SHIFT_CONST(14)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_RANGE                       14:14
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_INIT_ENUM                   DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_DISABLED                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_PPCS_FLUSH_ENABLE_ENABLED                     _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_SHIFT                       _MK_SHIFT_CONST(15)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_RANGE                       15:15
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_WOFFSET                     0x0
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_INIT_ENUM                   DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_ENABLE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_DISABLED                    _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_SATA_FLUSH_ENABLE_ENABLED                     _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_SHIFT                        _MK_SHIFT_CONST(16)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_RANGE                        16:16
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_INIT_ENUM                    DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_VDE_FLUSH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_SHIFT                 _MK_SHIFT_CONST(17)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_SHIFT)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_RANGE                 17:17
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_WOFFSET                       0x0
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_INIT_ENUM                     DISABLE
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_ENABLE                        _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define MC_CLIENT_HOTRESET_CTRL_0_VI_FLUSH_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define MC_CLIENT_HOTRESET_FLUSH_DONE   1
#define MC_CLIENT_HOTRESET_FLUSH_IN_PROGRESS    0

// Register MC_CLIENT_HOTRESET_STATUS_0  
#define MC_CLIENT_HOTRESET_STATUS_0                     _MK_ADDR_CONST(0x204)
#define MC_CLIENT_HOTRESET_STATUS_0_SECURE                      0x0
#define MC_CLIENT_HOTRESET_STATUS_0_WORD_COUNT                  0x1
#define MC_CLIENT_HOTRESET_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x3ffff)
#define MC_CLIENT_HOTRESET_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_RANGE                   0:0
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_AFI_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_SHIFT                  _MK_SHIFT_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_FIELD                  _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_RANGE                  1:1
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_WOFFSET                        0x0
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_FLUSH_DONE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_AVPC_HOTRESET_STATUS_FLUSH_IN_PROGRESS                      _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_SHIFT                    _MK_SHIFT_CONST(2)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_RANGE                    2:2
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_FLUSH_DONE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_DC_HOTRESET_STATUS_FLUSH_IN_PROGRESS                        _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(3)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_RANGE                   3:3
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_DCB_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_RANGE                   4:4
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_EPP_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_SHIFT                    _MK_SHIFT_CONST(5)
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_RANGE                    5:5
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_FLUSH_DONE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_G2_HOTRESET_STATUS_FLUSH_IN_PROGRESS                        _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_SHIFT                    _MK_SHIFT_CONST(6)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_RANGE                    6:6
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_FLUSH_DONE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_HC_HOTRESET_STATUS_FLUSH_IN_PROGRESS                        _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_RANGE                   7:7
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_HDA_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(8)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_RANGE                   8:8
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_ISP_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_SHIFT                        _MK_SHIFT_CONST(9)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_FIELD                        _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_RANGE                        9:9
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_WOFFSET                      0x0
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_FLUSH_DONE                   _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORE_HOTRESET_STATUS_FLUSH_IN_PROGRESS                    _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_FIELD                      _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_RANGE                      10:10
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_WOFFSET                    0x0
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_FLUSH_DONE                 _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_MPCORELP_HOTRESET_STATUS_FLUSH_IN_PROGRESS                  _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_MPE_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(11)
#define MC_CLIENT_HOTRESET_STATUS_0_MPE_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_MPE_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_MPE_HOTRESET_STATUS_RANGE                   11:11
#define MC_CLIENT_HOTRESET_STATUS_0_MPE_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_MPE_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPE_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPE_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPE_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_MPE_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_MPE_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_SHIFT                    _MK_SHIFT_CONST(12)
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_RANGE                    12:12
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_FLUSH_DONE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_NV_HOTRESET_STATUS_FLUSH_IN_PROGRESS                        _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_NV2_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(13)
#define MC_CLIENT_HOTRESET_STATUS_0_NV2_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_NV2_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_NV2_HOTRESET_STATUS_RANGE                   13:13
#define MC_CLIENT_HOTRESET_STATUS_0_NV2_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_NV2_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_NV2_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_NV2_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_NV2_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_NV2_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_NV2_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_SHIFT                  _MK_SHIFT_CONST(14)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_FIELD                  _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_RANGE                  14:14
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_WOFFSET                        0x0
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_FLUSH_DONE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_PPCS_HOTRESET_STATUS_FLUSH_IN_PROGRESS                      _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_SHIFT                  _MK_SHIFT_CONST(15)
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_FIELD                  _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_RANGE                  15:15
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_WOFFSET                        0x0
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_FLUSH_DONE                     _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_SATA_HOTRESET_STATUS_FLUSH_IN_PROGRESS                      _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_RANGE                   16:16
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_WOFFSET                 0x0
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_FLUSH_DONE                      _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_VDE_HOTRESET_STATUS_FLUSH_IN_PROGRESS                       _MK_ENUM_CONST(0)

#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_SHIFT                    _MK_SHIFT_CONST(17)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_FIELD                    _MK_FIELD_CONST(0x1, MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_SHIFT)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_RANGE                    17:17
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_WOFFSET                  0x0
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_FLUSH_DONE                       _MK_ENUM_CONST(1)
#define MC_CLIENT_HOTRESET_STATUS_0_VI_HOTRESET_STATUS_FLUSH_IN_PROGRESS                        _MK_ENUM_CONST(0)


// Register MC_EMEM_ARB_ISOCHRONOUS_0_0  
#define MC_EMEM_ARB_ISOCHRONOUS_0_0                     _MK_ADDR_CONST(0x208)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_SECURE                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_RESET_VAL                   _MK_MASK_CONST(0x321ff)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_RANGE                      0:0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PTCR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_RANGE                 1:1
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0A_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_RANGE                        2:2
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0AB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_RANGE                 3:3
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0B_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_RANGE                        4:4
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0BB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_RANGE                 5:5
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0C_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_SHIFT                        _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_RANGE                        6:6
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY0CB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1B_SHIFT                 _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1B_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1B_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1B_RANGE                 7:7
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1B_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1B_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1B_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1B_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1B_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1BB_SHIFT                        _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1BB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1BB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1BB_RANGE                        8:8
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1BB_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1BB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1BB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1BB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1BB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1BB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAY1BB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_SHIFT                     _MK_SHIFT_CONST(9)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_RANGE                     9:9
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_WOFFSET                   0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_EPPUP_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_RANGE                      10:10
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2PR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_SHIFT                      _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_RANGE                      11:11
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2SR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEUNIFBR_SHIFT                 _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEUNIFBR_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEUNIFBR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEUNIFBR_RANGE                 12:12
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEUNIFBR_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEUNIFBR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEUNIFBR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEUNIFBR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEUNIFBR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEUNIFBR_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEUNIFBR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEUNIFBR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_VIRUV_SHIFT                     _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_VIRUV_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_VIRUV_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_VIRUV_RANGE                     13:13
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_VIRUV_WOFFSET                   0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_VIRUV_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_VIRUV_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_VIRUV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_VIRUV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_VIRUV_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_VIRUV_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_SHIFT                      _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_RANGE                      14:14
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AFIR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_SHIFT                 _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_RANGE                 15:15
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_AVPCARM7R_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_RANGE                 16:16
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHC_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_SHIFT                        _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_RANGE                        17:17
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_DISPLAYHCB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_SHIFT                    _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_RANGE                    18:18
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_SHIFT                   _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_RANGE                   19:19
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_FDCDRD2_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_SHIFT                      _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_RANGE                      20:20
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_G2DR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_RANGE                      21:21
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HDAR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_SHIFT                        _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_RANGE                        22:22
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_WOFFSET                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XDMAR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_SHIFT                   _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_RANGE                   23:23
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_HOST1XR_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_SHIFT                    _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_RANGE                    24:24
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD2_SHIFT                   _MK_SHIFT_CONST(25)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD2_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD2_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD2_RANGE                   25:25
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD2_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD2_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD2_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_IDXSRD2_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPE_IPRED_SHIFT                 _MK_SHIFT_CONST(26)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPE_IPRED_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPE_IPRED_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPE_IPRED_RANGE                 26:26
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPE_IPRED_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPE_IPRED_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPE_IPRED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPE_IPRED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPE_IPRED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPE_IPRED_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPE_IPRED_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPE_IPRED_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEAMEMRD_SHIFT                 _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEAMEMRD_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEAMEMRD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEAMEMRD_RANGE                 27:27
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEAMEMRD_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEAMEMRD_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEAMEMRD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEAMEMRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEAMEMRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEAMEMRD_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEAMEMRD_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPEAMEMRD_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPECSRD_SHIFT                   _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPECSRD_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPECSRD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPECSRD_RANGE                   28:28
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPECSRD_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPECSRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPECSRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPECSRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPECSRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPECSRD_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPECSRD_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_MPECSRD_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_SHIFT                       _MK_SHIFT_CONST(29)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_RANGE                       29:29
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_WOFFSET                     0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBDMAR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_RANGE                       30:30
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_WOFFSET                     0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_PPCSAHBSLVR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_SHIFT                     _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_RANGE                     31:31
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_WOFFSET                   0x0
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_0_0_ISO_SATAR_ENABLE                    _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_ISOCHRONOUS_1_0  
#define MC_EMEM_ARB_ISOCHRONOUS_1_0                     _MK_ADDR_CONST(0x20c)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_SECURE                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_RESET_VAL                   _MK_MASK_CONST(0xf000)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD_RANGE                    0:0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD2_SHIFT                   _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD2_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD2_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD2_RANGE                   1:1
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD2_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD2_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD2_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_TEXSRD2_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_RANGE                  2:2
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_SHIFT                   _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_RANGE                   3:3
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMBER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_RANGE                   4:4
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEMCER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_SHIFT                   _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_RANGE                   5:5
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDETPER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_RANGE                 6:6
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_RANGE                   7:7
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_RANGE                      8:8
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPU_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_SHIFT                      _MK_SHIFT_CONST(9)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_RANGE                      9:9
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPV_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_RANGE                      10:10
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_EPPY_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPEUNIFBW_SHIFT                 _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPEUNIFBW_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPEUNIFBW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPEUNIFBW_RANGE                 11:11
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPEUNIFBW_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPEUNIFBW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPEUNIFBW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPEUNIFBW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPEUNIFBW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPEUNIFBW_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPEUNIFBW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPEUNIFBW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_SHIFT                     _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_RANGE                     12:12
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_WOFFSET                   0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWSB_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_SHIFT                      _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_RANGE                      13:13
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWU_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_SHIFT                      _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_RANGE                      14:14
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWV_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_SHIFT                      _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_RANGE                      15:15
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VIWY_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_RANGE                      16:16
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_G2DW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_RANGE                      17:17
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AFIW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_SHIFT                 _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_RANGE                 18:18
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_AVPCARM7W_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_SHIFT                    _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_RANGE                    19:19
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_WOFFSET                  0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_RANGE                   20:20
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_FDCDWR2_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_RANGE                      21:21
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HDAW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_SHIFT                   _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_RANGE                   22:22
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_HOST1XW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_SHIFT                      _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_RANGE                      23:23
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_WOFFSET                    0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_ISPW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_RANGE                 24:24
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_WOFFSET                       0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCORELPW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_SHIFT                   _MK_SHIFT_CONST(25)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_RANGE                   25:25
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPCOREW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPECSWR_SHIFT                   _MK_SHIFT_CONST(26)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPECSWR_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPECSWR_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPECSWR_RANGE                   26:26
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPECSWR_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPECSWR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPECSWR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPECSWR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPECSWR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPECSWR_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPECSWR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_MPECSWR_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_SHIFT                       _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_RANGE                       27:27
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_WOFFSET                     0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBDMAW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_SHIFT                       _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_RANGE                       28:28
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_WOFFSET                     0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_PPCSAHBSLVW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_SHIFT                     _MK_SHIFT_CONST(29)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_RANGE                     29:29
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_WOFFSET                   0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_SATAW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_SHIFT                  _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_RANGE                  30:30
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_WOFFSET                        0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEBSEVW_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_SHIFT                   _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_RANGE                   31:31
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_1_0_ISO_VDEDBGW_ENABLE                  _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_ISOCHRONOUS_2_0  
#define MC_EMEM_ARB_ISOCHRONOUS_2_0                     _MK_ADDR_CONST(0x210)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_SECURE                      0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_WORD_COUNT                  0x1
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_RANGE                   0:0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDEMBEW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_SHIFT                   _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_SHIFT)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_RANGE                   1:1
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_WOFFSET                 0x0
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_ISOCHRONOUS_2_0_ISO_VDETPMW_ENABLE                  _MK_ENUM_CONST(1)


// Reserved address 532 [0x214] 

// Register MC_EMEM_ARB_HYSTERESIS_0_0  
#define MC_EMEM_ARB_HYSTERESIS_0_0                      _MK_ADDR_CONST(0x218)
#define MC_EMEM_ARB_HYSTERESIS_0_0_SECURE                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_WORD_COUNT                   0x1
#define MC_EMEM_ARB_HYSTERESIS_0_0_RESET_VAL                    _MK_MASK_CONST(0x321fe)
#define MC_EMEM_ARB_HYSTERESIS_0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_HYSTERESIS_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_HYSTERESIS_0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_RANGE                      0:0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PTCR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_SHIFT                 _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_RANGE                 1:1
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0A_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_SHIFT                        _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_RANGE                        2:2
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0AB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_SHIFT                 _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_RANGE                 3:3
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0B_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_RANGE                        4:4
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0BB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_SHIFT                 _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_RANGE                 5:5
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0C_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_SHIFT                        _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_RANGE                        6:6
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY0CB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1B_SHIFT                 _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1B_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1B_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1B_RANGE                 7:7
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1B_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1B_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1B_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1B_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1B_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1BB_SHIFT                        _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1BB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1BB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1BB_RANGE                        8:8
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1BB_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1BB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1BB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1BB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1BB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1BB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAY1BB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_SHIFT                     _MK_SHIFT_CONST(9)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_RANGE                     9:9
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_WOFFSET                   0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_EPPUP_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_RANGE                      10:10
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2PR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_SHIFT                      _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_RANGE                      11:11
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2SR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEUNIFBR_SHIFT                 _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEUNIFBR_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEUNIFBR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEUNIFBR_RANGE                 12:12
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEUNIFBR_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEUNIFBR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEUNIFBR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEUNIFBR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEUNIFBR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEUNIFBR_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEUNIFBR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEUNIFBR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_VIRUV_SHIFT                     _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_VIRUV_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_VIRUV_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_VIRUV_RANGE                     13:13
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_VIRUV_WOFFSET                   0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_VIRUV_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_VIRUV_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_VIRUV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_VIRUV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_VIRUV_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_VIRUV_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_SHIFT                      _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_RANGE                      14:14
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AFIR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_SHIFT                 _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_RANGE                 15:15
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_AVPCARM7R_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_RANGE                 16:16
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHC_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_SHIFT                        _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_RANGE                        17:17
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_DISPLAYHCB_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_SHIFT                    _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_RANGE                    18:18
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_SHIFT                   _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_RANGE                   19:19
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_FDCDRD2_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_SHIFT                      _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_RANGE                      20:20
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_G2DR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_RANGE                      21:21
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HDAR_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_SHIFT                        _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_FIELD                        _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_RANGE                        22:22
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_WOFFSET                      0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_INIT_ENUM                    DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_DISABLE                      _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XDMAR_ENABLE                       _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_SHIFT                   _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_RANGE                   23:23
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_HOST1XR_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_SHIFT                    _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_RANGE                    24:24
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD2_SHIFT                   _MK_SHIFT_CONST(25)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD2_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD2_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD2_RANGE                   25:25
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD2_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD2_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD2_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_IDXSRD2_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPE_IPRED_SHIFT                 _MK_SHIFT_CONST(26)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPE_IPRED_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPE_IPRED_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPE_IPRED_RANGE                 26:26
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPE_IPRED_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPE_IPRED_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPE_IPRED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPE_IPRED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPE_IPRED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPE_IPRED_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPE_IPRED_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPE_IPRED_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEAMEMRD_SHIFT                 _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEAMEMRD_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEAMEMRD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEAMEMRD_RANGE                 27:27
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEAMEMRD_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEAMEMRD_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEAMEMRD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEAMEMRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEAMEMRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEAMEMRD_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEAMEMRD_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPEAMEMRD_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPECSRD_SHIFT                   _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPECSRD_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPECSRD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPECSRD_RANGE                   28:28
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPECSRD_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPECSRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPECSRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPECSRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPECSRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPECSRD_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPECSRD_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_MPECSRD_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_SHIFT                       _MK_SHIFT_CONST(29)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_RANGE                       29:29
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_WOFFSET                     0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBDMAR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_RANGE                       30:30
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_WOFFSET                     0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_PPCSAHBSLVR_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_SHIFT                     _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_RANGE                     31:31
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_WOFFSET                   0x0
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_0_0_HYST_SATAR_ENABLE                    _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_HYSTERESIS_1_0  
#define MC_EMEM_ARB_HYSTERESIS_1_0                      _MK_ADDR_CONST(0x21c)
#define MC_EMEM_ARB_HYSTERESIS_1_0_SECURE                       0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_WORD_COUNT                   0x1
#define MC_EMEM_ARB_HYSTERESIS_1_0_RESET_VAL                    _MK_MASK_CONST(0xf000)
#define MC_EMEM_ARB_HYSTERESIS_1_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_HYSTERESIS_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_HYSTERESIS_1_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD_RANGE                    0:0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD2_SHIFT                   _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD2_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD2_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD2_RANGE                   1:1
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD2_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD2_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD2_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_TEXSRD2_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_SHIFT                  _MK_SHIFT_CONST(2)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_RANGE                  2:2
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVR_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_SHIFT                   _MK_SHIFT_CONST(3)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_RANGE                   3:3
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMBER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_SHIFT                   _MK_SHIFT_CONST(4)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_RANGE                   4:4
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEMCER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_SHIFT                   _MK_SHIFT_CONST(5)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_RANGE                   5:5
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDETPER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_SHIFT                 _MK_SHIFT_CONST(6)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_RANGE                 6:6
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPR_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_SHIFT                   _MK_SHIFT_CONST(7)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_RANGE                   7:7
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORER_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_SHIFT                      _MK_SHIFT_CONST(8)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_RANGE                      8:8
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPU_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_SHIFT                      _MK_SHIFT_CONST(9)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_RANGE                      9:9
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPV_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_SHIFT                      _MK_SHIFT_CONST(10)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_RANGE                      10:10
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_EPPY_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPEUNIFBW_SHIFT                 _MK_SHIFT_CONST(11)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPEUNIFBW_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPEUNIFBW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPEUNIFBW_RANGE                 11:11
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPEUNIFBW_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPEUNIFBW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPEUNIFBW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPEUNIFBW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPEUNIFBW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPEUNIFBW_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPEUNIFBW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPEUNIFBW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_SHIFT                     _MK_SHIFT_CONST(12)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_RANGE                     12:12
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_WOFFSET                   0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWSB_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_SHIFT                      _MK_SHIFT_CONST(13)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_RANGE                      13:13
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWU_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_SHIFT                      _MK_SHIFT_CONST(14)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_RANGE                      14:14
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWV_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_SHIFT                      _MK_SHIFT_CONST(15)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_RANGE                      15:15
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VIWY_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_RANGE                      16:16
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_G2DW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_SHIFT                      _MK_SHIFT_CONST(17)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_RANGE                      17:17
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AFIW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_SHIFT                 _MK_SHIFT_CONST(18)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_RANGE                 18:18
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_AVPCARM7W_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_SHIFT                    _MK_SHIFT_CONST(19)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_FIELD                    _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_RANGE                    19:19
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_WOFFSET                  0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_INIT_ENUM                        DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_DISABLE                  _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR_ENABLE                   _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_RANGE                   20:20
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_FDCDWR2_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_SHIFT                      _MK_SHIFT_CONST(21)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_RANGE                      21:21
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HDAW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_SHIFT                   _MK_SHIFT_CONST(22)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_RANGE                   22:22
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_HOST1XW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_SHIFT                      _MK_SHIFT_CONST(23)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_FIELD                      _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_RANGE                      23:23
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_WOFFSET                    0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_INIT_ENUM                  DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_DISABLE                    _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_ISPW_ENABLE                     _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_FIELD                 _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_RANGE                 24:24
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_WOFFSET                       0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_INIT_ENUM                     DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_DISABLE                       _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCORELPW_ENABLE                        _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_SHIFT                   _MK_SHIFT_CONST(25)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_RANGE                   25:25
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPCOREW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPECSWR_SHIFT                   _MK_SHIFT_CONST(26)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPECSWR_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPECSWR_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPECSWR_RANGE                   26:26
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPECSWR_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPECSWR_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPECSWR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPECSWR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPECSWR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPECSWR_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPECSWR_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_MPECSWR_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_SHIFT                       _MK_SHIFT_CONST(27)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_RANGE                       27:27
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_WOFFSET                     0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBDMAW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_SHIFT                       _MK_SHIFT_CONST(28)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_FIELD                       _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_RANGE                       28:28
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_WOFFSET                     0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_INIT_ENUM                   DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_DISABLE                     _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_PPCSAHBSLVW_ENABLE                      _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_SHIFT                     _MK_SHIFT_CONST(29)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_FIELD                     _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_RANGE                     29:29
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_WOFFSET                   0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_INIT_ENUM                 DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_DISABLE                   _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_SATAW_ENABLE                    _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_SHIFT                  _MK_SHIFT_CONST(30)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_FIELD                  _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_RANGE                  30:30
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_WOFFSET                        0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_INIT_ENUM                      DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_DISABLE                        _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEBSEVW_ENABLE                 _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_SHIFT                   _MK_SHIFT_CONST(31)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_RANGE                   31:31
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_1_0_HYST_VDEDBGW_ENABLE                  _MK_ENUM_CONST(1)


// Register MC_EMEM_ARB_HYSTERESIS_2_0  
#define MC_EMEM_ARB_HYSTERESIS_2_0                      _MK_ADDR_CONST(0x220)
#define MC_EMEM_ARB_HYSTERESIS_2_0_SECURE                       0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_WORD_COUNT                   0x1
#define MC_EMEM_ARB_HYSTERESIS_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_HYSTERESIS_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_HYSTERESIS_2_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_RANGE                   0:0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDEMBEW_ENABLE                  _MK_ENUM_CONST(1)

#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_SHIFT                   _MK_SHIFT_CONST(1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_FIELD                   _MK_FIELD_CONST(0x1, MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_SHIFT)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_RANGE                   1:1
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_WOFFSET                 0x0
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_INIT_ENUM                       DISABLE
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_DISABLE                 _MK_ENUM_CONST(0)
#define MC_EMEM_ARB_HYSTERESIS_2_0_HYST_VDETPMW_ENABLE                  _MK_ENUM_CONST(1)


// Reserved address 548 [0x224] 

// Register MC_SMMU_TRANSLATION_ENABLE_0_0  
#define MC_SMMU_TRANSLATION_ENABLE_0_0                  _MK_ADDR_CONST(0x228)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SECURE                   0x1
#define MC_SMMU_TRANSLATION_ENABLE_0_0_WORD_COUNT                       0x1
#define MC_SMMU_TRANSLATION_ENABLE_0_0_RESET_VAL                        _MK_MASK_CONST(0xfffffffe)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_RESET_MASK                       _MK_MASK_CONST(0xfffffffe)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_READ_MASK                        _MK_MASK_CONST(0xfffffffe)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffffe)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_SHIFT                      _MK_SHIFT_CONST(1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_RANGE                      1:1
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0A_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_SHIFT                     _MK_SHIFT_CONST(2)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_RANGE                     2:2
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0AB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_SHIFT                      _MK_SHIFT_CONST(3)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_RANGE                      3:3
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0B_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_SHIFT                     _MK_SHIFT_CONST(4)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_RANGE                     4:4
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0BB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_SHIFT                      _MK_SHIFT_CONST(5)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_RANGE                      5:5
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0C_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_SHIFT                     _MK_SHIFT_CONST(6)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_RANGE                     6:6
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY0CB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1B_ENABLE_SHIFT                      _MK_SHIFT_CONST(7)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1B_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1B_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1B_ENABLE_RANGE                      7:7
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1B_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1B_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1B_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1B_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1B_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1B_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1B_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1B_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1BB_ENABLE_SHIFT                     _MK_SHIFT_CONST(8)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1BB_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1BB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1BB_ENABLE_RANGE                     8:8
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1BB_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1BB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1BB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1BB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1BB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1BB_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1BB_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAY1BB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_SHIFT                  _MK_SHIFT_CONST(9)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_RANGE                  9:9
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_WOFFSET                        0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_INIT_ENUM                      ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_EPPUP_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_SHIFT                   _MK_SHIFT_CONST(10)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_RANGE                   10:10
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2PR_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_SHIFT                   _MK_SHIFT_CONST(11)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_RANGE                   11:11
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2SR_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEUNIFBR_ENABLE_SHIFT                      _MK_SHIFT_CONST(12)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEUNIFBR_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEUNIFBR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEUNIFBR_ENABLE_RANGE                      12:12
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEUNIFBR_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEUNIFBR_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEUNIFBR_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEUNIFBR_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEUNIFBR_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEUNIFBR_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEUNIFBR_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEUNIFBR_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_VIRUV_ENABLE_SHIFT                  _MK_SHIFT_CONST(13)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_VIRUV_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_VIRUV_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_VIRUV_ENABLE_RANGE                  13:13
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_VIRUV_ENABLE_WOFFSET                        0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_VIRUV_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_VIRUV_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_VIRUV_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_VIRUV_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_VIRUV_ENABLE_INIT_ENUM                      ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_VIRUV_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_VIRUV_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_SHIFT                   _MK_SHIFT_CONST(14)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_RANGE                   14:14
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AFIR_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_SHIFT                      _MK_SHIFT_CONST(15)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_RANGE                      15:15
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_AVPCARM7R_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_RANGE                      16:16
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHC_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_SHIFT                     _MK_SHIFT_CONST(17)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_RANGE                     17:17
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_DISPLAYHCB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_SHIFT                 _MK_SHIFT_CONST(18)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_RANGE                 18:18
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_SHIFT                        _MK_SHIFT_CONST(19)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_RANGE                        19:19
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_FDCDRD2_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_SHIFT                   _MK_SHIFT_CONST(20)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_RANGE                   20:20
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_G2DR_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_SHIFT                   _MK_SHIFT_CONST(21)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_RANGE                   21:21
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HDAR_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_SHIFT                     _MK_SHIFT_CONST(22)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_RANGE                     22:22
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_WOFFSET                   0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_INIT_ENUM                 ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XDMAR_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_SHIFT                        _MK_SHIFT_CONST(23)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_RANGE                        23:23
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_HOST1XR_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_SHIFT                 _MK_SHIFT_CONST(24)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_RANGE                 24:24
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD2_ENABLE_SHIFT                        _MK_SHIFT_CONST(25)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD2_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD2_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD2_ENABLE_RANGE                        25:25
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD2_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD2_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD2_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD2_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD2_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD2_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD2_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_IDXSRD2_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPE_IPRED_ENABLE_SHIFT                      _MK_SHIFT_CONST(26)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPE_IPRED_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPE_IPRED_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPE_IPRED_ENABLE_RANGE                      26:26
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPE_IPRED_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPE_IPRED_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPE_IPRED_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPE_IPRED_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPE_IPRED_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPE_IPRED_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPE_IPRED_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPE_IPRED_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEAMEMRD_ENABLE_SHIFT                      _MK_SHIFT_CONST(27)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEAMEMRD_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEAMEMRD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEAMEMRD_ENABLE_RANGE                      27:27
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEAMEMRD_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEAMEMRD_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEAMEMRD_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEAMEMRD_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEAMEMRD_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEAMEMRD_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEAMEMRD_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPEAMEMRD_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPECSRD_ENABLE_SHIFT                        _MK_SHIFT_CONST(28)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPECSRD_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPECSRD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPECSRD_ENABLE_RANGE                        28:28
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPECSRD_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPECSRD_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPECSRD_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPECSRD_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPECSRD_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPECSRD_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPECSRD_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_MPECSRD_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_SHIFT                    _MK_SHIFT_CONST(29)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_RANGE                    29:29
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_WOFFSET                  0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_INIT_ENUM                        ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBDMAR_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_SHIFT                    _MK_SHIFT_CONST(30)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_RANGE                    30:30
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_WOFFSET                  0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_INIT_ENUM                        ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_PPCSAHBSLVR_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_RANGE                  31:31
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_WOFFSET                        0x0
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_INIT_ENUM                      ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_0_0_SMMU_SATAR_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_TRANSLATION_ENABLE_1_0  
#define MC_SMMU_TRANSLATION_ENABLE_1_0                  _MK_ADDR_CONST(0x22c)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SECURE                   0x1
#define MC_SMMU_TRANSLATION_ENABLE_1_0_WORD_COUNT                       0x1
#define MC_SMMU_TRANSLATION_ENABLE_1_0_RESET_VAL                        _MK_MASK_CONST(0xfcffff3f)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_RESET_MASK                       _MK_MASK_CONST(0xfcffff3f)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_READ_MASK                        _MK_MASK_CONST(0xfcffff3f)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_WRITE_MASK                       _MK_MASK_CONST(0xfcffff3f)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD_ENABLE_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD_ENABLE_RANGE                 0:0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD2_ENABLE_SHIFT                        _MK_SHIFT_CONST(1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD2_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD2_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD2_ENABLE_RANGE                        1:1
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD2_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD2_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD2_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD2_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD2_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD2_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD2_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_TEXSRD2_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_SHIFT                       _MK_SHIFT_CONST(2)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_RANGE                       2:2
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVR_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_SHIFT                        _MK_SHIFT_CONST(3)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_RANGE                        3:3
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMBER_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_SHIFT                        _MK_SHIFT_CONST(4)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_RANGE                        4:4
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEMCER_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_SHIFT                        _MK_SHIFT_CONST(5)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_RANGE                        5:5
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDETPER_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_SHIFT                   _MK_SHIFT_CONST(8)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_RANGE                   8:8
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPU_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_SHIFT                   _MK_SHIFT_CONST(9)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_RANGE                   9:9
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPV_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_SHIFT                   _MK_SHIFT_CONST(10)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_RANGE                   10:10
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_EPPY_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPEUNIFBW_ENABLE_SHIFT                      _MK_SHIFT_CONST(11)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPEUNIFBW_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPEUNIFBW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPEUNIFBW_ENABLE_RANGE                      11:11
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPEUNIFBW_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPEUNIFBW_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPEUNIFBW_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPEUNIFBW_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPEUNIFBW_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPEUNIFBW_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPEUNIFBW_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPEUNIFBW_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_SHIFT                  _MK_SHIFT_CONST(12)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_RANGE                  12:12
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_WOFFSET                        0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_INIT_ENUM                      ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWSB_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_SHIFT                   _MK_SHIFT_CONST(13)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_RANGE                   13:13
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWU_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_SHIFT                   _MK_SHIFT_CONST(14)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_RANGE                   14:14
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWV_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_SHIFT                   _MK_SHIFT_CONST(15)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_RANGE                   15:15
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VIWY_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_RANGE                   16:16
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_G2DW_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_SHIFT                   _MK_SHIFT_CONST(17)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_RANGE                   17:17
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AFIW_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_SHIFT                      _MK_SHIFT_CONST(18)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_RANGE                      18:18
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_WOFFSET                    0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_DEFAULT                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_INIT_ENUM                  ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_AVPCARM7W_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_SHIFT                 _MK_SHIFT_CONST(19)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_RANGE                 19:19
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_WOFFSET                       0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_INIT_ENUM                     ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_SHIFT                        _MK_SHIFT_CONST(20)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_RANGE                        20:20
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_FDCDWR2_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_SHIFT                   _MK_SHIFT_CONST(21)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_RANGE                   21:21
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HDAW_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_SHIFT                        _MK_SHIFT_CONST(22)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_RANGE                        22:22
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_HOST1XW_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_SHIFT                   _MK_SHIFT_CONST(23)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_RANGE                   23:23
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_WOFFSET                 0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_INIT_ENUM                       ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_ISPW_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPECSWR_ENABLE_SHIFT                        _MK_SHIFT_CONST(26)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPECSWR_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPECSWR_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPECSWR_ENABLE_RANGE                        26:26
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPECSWR_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPECSWR_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPECSWR_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPECSWR_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPECSWR_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPECSWR_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPECSWR_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_MPECSWR_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_SHIFT                    _MK_SHIFT_CONST(27)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_RANGE                    27:27
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_WOFFSET                  0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_INIT_ENUM                        ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBDMAW_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_SHIFT                    _MK_SHIFT_CONST(28)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_RANGE                    28:28
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_WOFFSET                  0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_DEFAULT                  _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_INIT_ENUM                        ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_PPCSAHBSLVW_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_SHIFT                  _MK_SHIFT_CONST(29)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_RANGE                  29:29
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_WOFFSET                        0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_INIT_ENUM                      ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_SATAW_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_SHIFT                       _MK_SHIFT_CONST(30)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_RANGE                       30:30
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_WOFFSET                     0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_INIT_ENUM                   ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEBSEVW_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_RANGE                        31:31
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_1_0_SMMU_VDEDBGW_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_TRANSLATION_ENABLE_2_0  
#define MC_SMMU_TRANSLATION_ENABLE_2_0                  _MK_ADDR_CONST(0x230)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SECURE                   0x1
#define MC_SMMU_TRANSLATION_ENABLE_2_0_WORD_COUNT                       0x1
#define MC_SMMU_TRANSLATION_ENABLE_2_0_RESET_VAL                        _MK_MASK_CONST(0x3)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_RANGE                        0:0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDEMBEW_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_SHIFT                        _MK_SHIFT_CONST(1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_SHIFT)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_RANGE                        1:1
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_WOFFSET                      0x0
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_INIT_ENUM                    ENABLE
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_TRANSLATION_ENABLE_2_0_SMMU_VDETPMW_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Reserved address 564 [0x234] 

// Register MC_SMMU_AFI_ASID_0  
#define MC_SMMU_AFI_ASID_0                      _MK_ADDR_CONST(0x238)
#define MC_SMMU_AFI_ASID_0_SECURE                       0x0
#define MC_SMMU_AFI_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_AFI_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_AFI_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_READ_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_AFI_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_AFI_ASID_0_AFI_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_AFI_ASID_0_AFI_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_SMMU_AFI_ASID_0_AFI_ASID_SHIFT)
#define MC_SMMU_AFI_ASID_0_AFI_ASID_RANGE                       1:0
#define MC_SMMU_AFI_ASID_0_AFI_ASID_WOFFSET                     0x0
#define MC_SMMU_AFI_ASID_0_AFI_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_AFI_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_AFI_ASID_0_AFI_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_AFI_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_SHIFT)
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_AFI_ASID_0_AFI_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_AVPC_ASID_0  
#define MC_SMMU_AVPC_ASID_0                     _MK_ADDR_CONST(0x23c)
#define MC_SMMU_AVPC_ASID_0_SECURE                      0x0
#define MC_SMMU_AVPC_ASID_0_WORD_COUNT                  0x1
#define MC_SMMU_AVPC_ASID_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_RESET_MASK                  _MK_MASK_CONST(0x80000003)
#define MC_SMMU_AVPC_ASID_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_READ_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_AVPC_ASID_0_WRITE_MASK                  _MK_MASK_CONST(0x80000003)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_FIELD                     _MK_FIELD_CONST(0x3, MC_SMMU_AVPC_ASID_0_AVPC_ASID_SHIFT)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_RANGE                     1:0
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_WOFFSET                   0x0
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_ASID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_SHIFT)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_RANGE                      31:31
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_AVPC_ASID_0_AVPC_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SMMU_DC_ASID_0  
#define MC_SMMU_DC_ASID_0                       _MK_ADDR_CONST(0x240)
#define MC_SMMU_DC_ASID_0_SECURE                        0x0
#define MC_SMMU_DC_ASID_0_WORD_COUNT                    0x1
#define MC_SMMU_DC_ASID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_RESET_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_DC_ASID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_READ_MASK                     _MK_MASK_CONST(0x80000003)
#define MC_SMMU_DC_ASID_0_WRITE_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_DC_ASID_0_DC_ASID_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_DC_ASID_0_DC_ASID_FIELD                 _MK_FIELD_CONST(0x3, MC_SMMU_DC_ASID_0_DC_ASID_SHIFT)
#define MC_SMMU_DC_ASID_0_DC_ASID_RANGE                 1:0
#define MC_SMMU_DC_ASID_0_DC_ASID_WOFFSET                       0x0
#define MC_SMMU_DC_ASID_0_DC_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_SMMU_DC_ASID_0_DC_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_SHIFT)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_RANGE                  31:31
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_WOFFSET                        0x0
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_INIT_ENUM                      DISABLE
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_DC_ASID_0_DC_SMMU_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_DCB_ASID_0  
#define MC_SMMU_DCB_ASID_0                      _MK_ADDR_CONST(0x244)
#define MC_SMMU_DCB_ASID_0_SECURE                       0x0
#define MC_SMMU_DCB_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_DCB_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_DCB_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_READ_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_DCB_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_SMMU_DCB_ASID_0_DCB_ASID_SHIFT)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_RANGE                       1:0
#define MC_SMMU_DCB_ASID_0_DCB_ASID_WOFFSET                     0x0
#define MC_SMMU_DCB_ASID_0_DCB_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_SHIFT)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_DCB_ASID_0_DCB_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_EPP_ASID_0  
#define MC_SMMU_EPP_ASID_0                      _MK_ADDR_CONST(0x248)
#define MC_SMMU_EPP_ASID_0_SECURE                       0x0
#define MC_SMMU_EPP_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_EPP_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_EPP_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_READ_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_EPP_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_EPP_ASID_0_EPP_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_EPP_ASID_0_EPP_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_SMMU_EPP_ASID_0_EPP_ASID_SHIFT)
#define MC_SMMU_EPP_ASID_0_EPP_ASID_RANGE                       1:0
#define MC_SMMU_EPP_ASID_0_EPP_ASID_WOFFSET                     0x0
#define MC_SMMU_EPP_ASID_0_EPP_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_EPP_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_EPP_ASID_0_EPP_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_EPP_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_SHIFT)
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_EPP_ASID_0_EPP_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_G2_ASID_0  
#define MC_SMMU_G2_ASID_0                       _MK_ADDR_CONST(0x24c)
#define MC_SMMU_G2_ASID_0_SECURE                        0x0
#define MC_SMMU_G2_ASID_0_WORD_COUNT                    0x1
#define MC_SMMU_G2_ASID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_RESET_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_G2_ASID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_READ_MASK                     _MK_MASK_CONST(0x80000003)
#define MC_SMMU_G2_ASID_0_WRITE_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_G2_ASID_0_G2_ASID_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_G2_ASID_0_G2_ASID_FIELD                 _MK_FIELD_CONST(0x3, MC_SMMU_G2_ASID_0_G2_ASID_SHIFT)
#define MC_SMMU_G2_ASID_0_G2_ASID_RANGE                 1:0
#define MC_SMMU_G2_ASID_0_G2_ASID_WOFFSET                       0x0
#define MC_SMMU_G2_ASID_0_G2_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_G2_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_SMMU_G2_ASID_0_G2_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_G2_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_SHIFT)
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_RANGE                  31:31
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_WOFFSET                        0x0
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_INIT_ENUM                      DISABLE
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_G2_ASID_0_G2_SMMU_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_HC_ASID_0  
#define MC_SMMU_HC_ASID_0                       _MK_ADDR_CONST(0x250)
#define MC_SMMU_HC_ASID_0_SECURE                        0x0
#define MC_SMMU_HC_ASID_0_WORD_COUNT                    0x1
#define MC_SMMU_HC_ASID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_RESET_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_HC_ASID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_READ_MASK                     _MK_MASK_CONST(0x80000003)
#define MC_SMMU_HC_ASID_0_WRITE_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_HC_ASID_0_HC_ASID_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_HC_ASID_0_HC_ASID_FIELD                 _MK_FIELD_CONST(0x3, MC_SMMU_HC_ASID_0_HC_ASID_SHIFT)
#define MC_SMMU_HC_ASID_0_HC_ASID_RANGE                 1:0
#define MC_SMMU_HC_ASID_0_HC_ASID_WOFFSET                       0x0
#define MC_SMMU_HC_ASID_0_HC_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_SMMU_HC_ASID_0_HC_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_SHIFT)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_RANGE                  31:31
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_WOFFSET                        0x0
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_INIT_ENUM                      DISABLE
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_HC_ASID_0_HC_SMMU_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_HDA_ASID_0  
#define MC_SMMU_HDA_ASID_0                      _MK_ADDR_CONST(0x254)
#define MC_SMMU_HDA_ASID_0_SECURE                       0x0
#define MC_SMMU_HDA_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_HDA_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_HDA_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_READ_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_HDA_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_SMMU_HDA_ASID_0_HDA_ASID_SHIFT)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_RANGE                       1:0
#define MC_SMMU_HDA_ASID_0_HDA_ASID_WOFFSET                     0x0
#define MC_SMMU_HDA_ASID_0_HDA_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_SHIFT)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_HDA_ASID_0_HDA_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_ISP_ASID_0  
#define MC_SMMU_ISP_ASID_0                      _MK_ADDR_CONST(0x258)
#define MC_SMMU_ISP_ASID_0_SECURE                       0x0
#define MC_SMMU_ISP_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_ISP_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_ISP_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_READ_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_ISP_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_ISP_ASID_0_ISP_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_ISP_ASID_0_ISP_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_SMMU_ISP_ASID_0_ISP_ASID_SHIFT)
#define MC_SMMU_ISP_ASID_0_ISP_ASID_RANGE                       1:0
#define MC_SMMU_ISP_ASID_0_ISP_ASID_WOFFSET                     0x0
#define MC_SMMU_ISP_ASID_0_ISP_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_ISP_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_ISP_ASID_0_ISP_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_ISP_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_SHIFT)
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_ISP_ASID_0_ISP_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Reserved address 604 [0x25c] 

// Reserved address 608 [0x260] 

// Register MC_SMMU_MPE_ASID_0  
#define MC_SMMU_MPE_ASID_0                      _MK_ADDR_CONST(0x264)
#define MC_SMMU_MPE_ASID_0_SECURE                       0x0
#define MC_SMMU_MPE_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_MPE_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_MPE_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_MPE_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_MPE_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_MPE_ASID_0_READ_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_MPE_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_MPE_ASID_0_MPE_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_MPE_ASID_0_MPE_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_SMMU_MPE_ASID_0_MPE_ASID_SHIFT)
#define MC_SMMU_MPE_ASID_0_MPE_ASID_RANGE                       1:0
#define MC_SMMU_MPE_ASID_0_MPE_ASID_WOFFSET                     0x0
#define MC_SMMU_MPE_ASID_0_MPE_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_MPE_ASID_0_MPE_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_MPE_ASID_0_MPE_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_MPE_ASID_0_MPE_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_MPE_ASID_0_MPE_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_MPE_ASID_0_MPE_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_MPE_ASID_0_MPE_SMMU_ENABLE_SHIFT)
#define MC_SMMU_MPE_ASID_0_MPE_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_MPE_ASID_0_MPE_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_MPE_ASID_0_MPE_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_MPE_ASID_0_MPE_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_MPE_ASID_0_MPE_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_MPE_ASID_0_MPE_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_MPE_ASID_0_MPE_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_MPE_ASID_0_MPE_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_MPE_ASID_0_MPE_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_NV_ASID_0  
#define MC_SMMU_NV_ASID_0                       _MK_ADDR_CONST(0x268)
#define MC_SMMU_NV_ASID_0_SECURE                        0x0
#define MC_SMMU_NV_ASID_0_WORD_COUNT                    0x1
#define MC_SMMU_NV_ASID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_RESET_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_NV_ASID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_READ_MASK                     _MK_MASK_CONST(0x80000003)
#define MC_SMMU_NV_ASID_0_WRITE_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_NV_ASID_0_NV_ASID_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_NV_ASID_0_NV_ASID_FIELD                 _MK_FIELD_CONST(0x3, MC_SMMU_NV_ASID_0_NV_ASID_SHIFT)
#define MC_SMMU_NV_ASID_0_NV_ASID_RANGE                 1:0
#define MC_SMMU_NV_ASID_0_NV_ASID_WOFFSET                       0x0
#define MC_SMMU_NV_ASID_0_NV_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_NV_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_SMMU_NV_ASID_0_NV_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_NV_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_SHIFT)
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_RANGE                  31:31
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_WOFFSET                        0x0
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_INIT_ENUM                      DISABLE
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_NV_ASID_0_NV_SMMU_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Register MC_SMMU_NV2_ASID_0  
#define MC_SMMU_NV2_ASID_0                      _MK_ADDR_CONST(0x26c)
#define MC_SMMU_NV2_ASID_0_SECURE                       0x0
#define MC_SMMU_NV2_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_NV2_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_NV2_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_NV2_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_NV2_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_NV2_ASID_0_READ_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_NV2_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_NV2_ASID_0_NV2_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_NV2_ASID_0_NV2_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_SMMU_NV2_ASID_0_NV2_ASID_SHIFT)
#define MC_SMMU_NV2_ASID_0_NV2_ASID_RANGE                       1:0
#define MC_SMMU_NV2_ASID_0_NV2_ASID_WOFFSET                     0x0
#define MC_SMMU_NV2_ASID_0_NV2_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_NV2_ASID_0_NV2_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_NV2_ASID_0_NV2_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_NV2_ASID_0_NV2_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_NV2_ASID_0_NV2_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_NV2_ASID_0_NV2_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_NV2_ASID_0_NV2_SMMU_ENABLE_SHIFT)
#define MC_SMMU_NV2_ASID_0_NV2_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_NV2_ASID_0_NV2_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_NV2_ASID_0_NV2_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_NV2_ASID_0_NV2_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_NV2_ASID_0_NV2_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_NV2_ASID_0_NV2_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_NV2_ASID_0_NV2_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_NV2_ASID_0_NV2_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_NV2_ASID_0_NV2_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_PPCS_ASID_0  
#define MC_SMMU_PPCS_ASID_0                     _MK_ADDR_CONST(0x270)
#define MC_SMMU_PPCS_ASID_0_SECURE                      0x0
#define MC_SMMU_PPCS_ASID_0_WORD_COUNT                  0x1
#define MC_SMMU_PPCS_ASID_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_RESET_MASK                  _MK_MASK_CONST(0x80000003)
#define MC_SMMU_PPCS_ASID_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_READ_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_PPCS_ASID_0_WRITE_MASK                  _MK_MASK_CONST(0x80000003)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_FIELD                     _MK_FIELD_CONST(0x3, MC_SMMU_PPCS_ASID_0_PPCS_ASID_SHIFT)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_RANGE                     1:0
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_WOFFSET                   0x0
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_ASID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_SHIFT)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_RANGE                      31:31
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_PPCS_ASID_0_PPCS_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Reserved address 628 [0x274] 

// Register MC_SMMU_SATA_ASID_0  
#define MC_SMMU_SATA_ASID_0                     _MK_ADDR_CONST(0x278)
#define MC_SMMU_SATA_ASID_0_SECURE                      0x0
#define MC_SMMU_SATA_ASID_0_WORD_COUNT                  0x1
#define MC_SMMU_SATA_ASID_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_RESET_MASK                  _MK_MASK_CONST(0x80000003)
#define MC_SMMU_SATA_ASID_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_READ_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_SATA_ASID_0_WRITE_MASK                  _MK_MASK_CONST(0x80000003)
#define MC_SMMU_SATA_ASID_0_SATA_ASID_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_SMMU_SATA_ASID_0_SATA_ASID_FIELD                     _MK_FIELD_CONST(0x3, MC_SMMU_SATA_ASID_0_SATA_ASID_SHIFT)
#define MC_SMMU_SATA_ASID_0_SATA_ASID_RANGE                     1:0
#define MC_SMMU_SATA_ASID_0_SATA_ASID_WOFFSET                   0x0
#define MC_SMMU_SATA_ASID_0_SATA_ASID_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_SATA_ASID_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MC_SMMU_SATA_ASID_0_SATA_ASID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_SATA_ASID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_SHIFT)
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_RANGE                      31:31
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_WOFFSET                    0x0
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_INIT_ENUM                  DISABLE
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define MC_SMMU_SATA_ASID_0_SATA_SMMU_ENABLE_ENABLE                     _MK_ENUM_CONST(1)


// Register MC_SMMU_VDE_ASID_0  
#define MC_SMMU_VDE_ASID_0                      _MK_ADDR_CONST(0x27c)
#define MC_SMMU_VDE_ASID_0_SECURE                       0x0
#define MC_SMMU_VDE_ASID_0_WORD_COUNT                   0x1
#define MC_SMMU_VDE_ASID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_RESET_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_VDE_ASID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_READ_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_VDE_ASID_0_WRITE_MASK                   _MK_MASK_CONST(0x80000003)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_FIELD                       _MK_FIELD_CONST(0x3, MC_SMMU_VDE_ASID_0_VDE_ASID_SHIFT)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_RANGE                       1:0
#define MC_SMMU_VDE_ASID_0_VDE_ASID_WOFFSET                     0x0
#define MC_SMMU_VDE_ASID_0_VDE_ASID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_ASID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_SHIFT                        _MK_SHIFT_CONST(31)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_SHIFT)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_RANGE                        31:31
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_WOFFSET                      0x0
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_INIT_ENUM                    DISABLE
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define MC_SMMU_VDE_ASID_0_VDE_SMMU_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register MC_SMMU_VI_ASID_0  
#define MC_SMMU_VI_ASID_0                       _MK_ADDR_CONST(0x280)
#define MC_SMMU_VI_ASID_0_SECURE                        0x0
#define MC_SMMU_VI_ASID_0_WORD_COUNT                    0x1
#define MC_SMMU_VI_ASID_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_RESET_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_VI_ASID_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_READ_MASK                     _MK_MASK_CONST(0x80000003)
#define MC_SMMU_VI_ASID_0_WRITE_MASK                    _MK_MASK_CONST(0x80000003)
#define MC_SMMU_VI_ASID_0_VI_ASID_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_SMMU_VI_ASID_0_VI_ASID_FIELD                 _MK_FIELD_CONST(0x3, MC_SMMU_VI_ASID_0_VI_ASID_SHIFT)
#define MC_SMMU_VI_ASID_0_VI_ASID_RANGE                 1:0
#define MC_SMMU_VI_ASID_0_VI_ASID_WOFFSET                       0x0
#define MC_SMMU_VI_ASID_0_VI_ASID_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_ASID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define MC_SMMU_VI_ASID_0_VI_ASID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_ASID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_SHIFT)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_RANGE                  31:31
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_WOFFSET                        0x0
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_INIT_ENUM                      DISABLE
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define MC_SMMU_VI_ASID_0_VI_SMMU_ENABLE_ENABLE                 _MK_ENUM_CONST(1)


// Reserved address 644 [0x284] 

// Reserved address 648 [0x288] 

// Reserved address 652 [0x28c] 

// Reserved address 656 [0x290] 

// Reserved address 660 [0x294] 

// Reserved address 664 [0x298] 

// Register MC_A9LP_EXTRA_SNAP_LEVELS_0  
#define MC_A9LP_EXTRA_SNAP_LEVELS_0                     _MK_ADDR_CONST(0x29c)
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_SECURE                      0x0
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_WORD_COUNT                  0x1
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9LP_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9LP_FIELD                      _MK_FIELD_CONST(0x3, MC_A9LP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9LP_SHIFT)
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9LP_RANGE                      1:0
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9LP_WOFFSET                    0x0
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9LP_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9LP_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9LP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_A9LP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_A9LP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_AHB_EXTRA_SNAP_LEVELS_0  
#define MC_AHB_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2a0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_FIELD                        _MK_FIELD_CONST(0x3, MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_SHIFT)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_RANGE                        1:0
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_WOFFSET                      0x0
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_AHB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AHB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_APB_EXTRA_SNAP_LEVELS_0  
#define MC_APB_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2a4)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_APB_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_APB_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_APB_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_FIELD                        _MK_FIELD_CONST(0x3, MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_SHIFT)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_RANGE                        1:0
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_WOFFSET                      0x0
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_APB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_APB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_AVP_EXTRA_SNAP_LEVELS_0  
#define MC_AVP_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2a8)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_FIELD                        _MK_FIELD_CONST(0x3, MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_SHIFT)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_RANGE                        1:0
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_WOFFSET                      0x0
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_AVP_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_AVP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_DIS_EXTRA_SNAP_LEVELS_0  
#define MC_DIS_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2ac)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_DIS_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x3)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_FIELD                        _MK_FIELD_CONST(0x3, MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_SHIFT)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_RANGE                        1:0
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_WOFFSET                      0x0
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_DEFAULT                      _MK_MASK_CONST(0x3)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_DIS_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_DIS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_HEG_EXTRA_SNAP_LEVELS_0  
#define MC_HEG_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2b0)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_HEG_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_HEG_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_FIELD                        _MK_FIELD_CONST(0x3, MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_SHIFT)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_RANGE                        1:0
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_WOFFSET                      0x0
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_HEG_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_HEG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_ME_EXTRA_SNAP_LEVELS_0  
#define MC_ME_EXTRA_SNAP_LEVELS_0                       _MK_ADDR_CONST(0x2b4)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SECURE                        0x0
#define MC_ME_EXTRA_SNAP_LEVELS_0_WORD_COUNT                    0x1
#define MC_ME_EXTRA_SNAP_LEVELS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_ME_EXTRA_SNAP_LEVELS_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_ME_EXTRA_SNAP_LEVELS_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define MC_ME_EXTRA_SNAP_LEVELS_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_FIELD                  _MK_FIELD_CONST(0x3, MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_SHIFT)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_RANGE                  1:0
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_WOFFSET                        0x0
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_ME_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_ME_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_PCX_EXTRA_SNAP_LEVELS_0  
#define MC_PCX_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2b8)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_PCX_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_PCX_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_FIELD                        _MK_FIELD_CONST(0x3, MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_SHIFT)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_RANGE                        1:0
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_WOFFSET                      0x0
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_PCX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PCX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_PI_EXTRA_SNAP_LEVELS_0  
#define MC_PI_EXTRA_SNAP_LEVELS_0                       _MK_ADDR_CONST(0x2bc)
#define MC_PI_EXTRA_SNAP_LEVELS_0_SECURE                        0x0
#define MC_PI_EXTRA_SNAP_LEVELS_0_WORD_COUNT                    0x1
#define MC_PI_EXTRA_SNAP_LEVELS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_PI_EXTRA_SNAP_LEVELS_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define MC_PI_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_PI_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_PI_EXTRA_SNAP_LEVELS_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define MC_PI_EXTRA_SNAP_LEVELS_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define MC_PI_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PI_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_PI_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PI_FIELD                  _MK_FIELD_CONST(0x3, MC_PI_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PI_SHIFT)
#define MC_PI_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PI_RANGE                  1:0
#define MC_PI_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PI_WOFFSET                        0x0
#define MC_PI_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PI_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_PI_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PI_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_PI_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_PI_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_PI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_SAX_EXTRA_SNAP_LEVELS_0  
#define MC_SAX_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2c0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_SAX_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_SAX_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_FIELD                        _MK_FIELD_CONST(0x3, MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_SHIFT)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_RANGE                        1:0
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_WOFFSET                      0x0
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_SAX_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_SAX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_TDA_EXTRA_SNAP_LEVELS_0  
#define MC_TDA_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2c4)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_TDA_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_TDA_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_FIELD                        _MK_FIELD_CONST(0x3, MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_SHIFT)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_RANGE                        1:0
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_WOFFSET                      0x0
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_TDA_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_TDA2_EXTRA_SNAP_LEVELS_0  
#define MC_TDA2_EXTRA_SNAP_LEVELS_0                     _MK_ADDR_CONST(0x2c8)
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_SECURE                      0x0
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_WORD_COUNT                  0x1
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA2_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA2_FIELD                      _MK_FIELD_CONST(0x3, MC_TDA2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA2_SHIFT)
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA2_RANGE                      1:0
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA2_WOFFSET                    0x0
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA2_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA2_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_TDA2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDA2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_TDB_EXTRA_SNAP_LEVELS_0  
#define MC_TDB_EXTRA_SNAP_LEVELS_0                      _MK_ADDR_CONST(0x2cc)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SECURE                       0x0
#define MC_TDB_EXTRA_SNAP_LEVELS_0_WORD_COUNT                   0x1
#define MC_TDB_EXTRA_SNAP_LEVELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_FIELD                        _MK_FIELD_CONST(0x3, MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_SHIFT)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_RANGE                        1:0
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_WOFFSET                      0x0
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_TDB_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_TDB2_EXTRA_SNAP_LEVELS_0  
#define MC_TDB2_EXTRA_SNAP_LEVELS_0                     _MK_ADDR_CONST(0x2d0)
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_SECURE                      0x0
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_WORD_COUNT                  0x1
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB2_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB2_FIELD                      _MK_FIELD_CONST(0x3, MC_TDB2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB2_SHIFT)
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB2_RANGE                      1:0
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB2_WOFFSET                    0x0
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB2_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB2_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_TDB2_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_TDB2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_VD_EXTRA_SNAP_LEVELS_0  
#define MC_VD_EXTRA_SNAP_LEVELS_0                       _MK_ADDR_CONST(0x2d4)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SECURE                        0x0
#define MC_VD_EXTRA_SNAP_LEVELS_0_WORD_COUNT                    0x1
#define MC_VD_EXTRA_SNAP_LEVELS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define MC_VD_EXTRA_SNAP_LEVELS_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_FIELD                  _MK_FIELD_CONST(0x3, MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_SHIFT)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_RANGE                  1:0
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_WOFFSET                        0x0
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VD_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_VE_EXTRA_SNAP_LEVELS_0  
#define MC_VE_EXTRA_SNAP_LEVELS_0                       _MK_ADDR_CONST(0x2d8)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SECURE                        0x0
#define MC_VE_EXTRA_SNAP_LEVELS_0_WORD_COUNT                    0x1
#define MC_VE_EXTRA_SNAP_LEVELS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define MC_VE_EXTRA_SNAP_LEVELS_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_FIELD                  _MK_FIELD_CONST(0x3, MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_SHIFT)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_RANGE                  1:0
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_WOFFSET                        0x0
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_VE_EXTRA_SNAP_LEVELS_0_SNAP_LEVELS_VE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 732 [0x2dc] 

// Register MC_LATENCY_ALLOWANCE_AFI_0_0  
#define MC_LATENCY_ALLOWANCE_AFI_0_0                    _MK_ADDR_CONST(0x2e0)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_AFI_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_AFI_0_0_RESET_VAL                  _MK_MASK_CONST(0xc0010)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_SHIFT)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_DEFAULT                     _MK_MASK_CONST(0x10)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_SHIFT)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_DEFAULT                     _MK_MASK_CONST(0xc)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AFI_0_0_ALLOWANCE_AFIW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_AVPC_0_0  
#define MC_LATENCY_ALLOWANCE_AVPC_0_0                   _MK_ADDR_CONST(0x2e4)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_RESET_VAL                         _MK_MASK_CONST(0xe0004)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_SHIFT)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_DEFAULT                       _MK_MASK_CONST(0x4)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7R_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_SHIFT)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_DEFAULT                       _MK_MASK_CONST(0xe)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_AVPC_0_0_ALLOWANCE_AVPCARM7W_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DC_0_0  
#define MC_LATENCY_ALLOWANCE_DC_0_0                     _MK_ADDR_CONST(0x2e8)
#define MC_LATENCY_ALLOWANCE_DC_0_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_DC_0_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_DC_0_0_RESET_VAL                   _MK_MASK_CONST(0x4e004e)
#define MC_LATENCY_ALLOWANCE_DC_0_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_DEFAULT                 _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0A_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_RANGE                   23:16
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_DEFAULT                 _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_0_0_ALLOWANCE_DISPLAY0B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DC_1_0  
#define MC_LATENCY_ALLOWANCE_DC_1_0                     _MK_ADDR_CONST(0x2ec)
#define MC_LATENCY_ALLOWANCE_DC_1_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_DC_1_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_DC_1_0_RESET_VAL                   _MK_MASK_CONST(0x4e004e)
#define MC_LATENCY_ALLOWANCE_DC_1_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_1_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_1_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_DEFAULT                 _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY0C_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY1B_SHIFT                   _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY1B_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY1B_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY1B_RANGE                   23:16
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY1B_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY1B_DEFAULT                 _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY1B_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY1B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_1_0_ALLOWANCE_DISPLAY1B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DC_2_0  
#define MC_LATENCY_ALLOWANCE_DC_2_0                     _MK_ADDR_CONST(0x2f0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_DC_2_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_DC_2_0_RESET_VAL                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_SHIFT)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DC_2_0_ALLOWANCE_DISPLAYHC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DCB_0_0  
#define MC_LATENCY_ALLOWANCE_DCB_0_0                    _MK_ADDR_CONST(0x2f4)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_DCB_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_DCB_0_0_RESET_VAL                  _MK_MASK_CONST(0x4e004e)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_SHIFT)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_DEFAULT                       _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0AB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_SHIFT)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_DEFAULT                       _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_0_0_ALLOWANCE_DISPLAY0BB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DCB_1_0  
#define MC_LATENCY_ALLOWANCE_DCB_1_0                    _MK_ADDR_CONST(0x2f8)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_DCB_1_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_DCB_1_0_RESET_VAL                  _MK_MASK_CONST(0x4e004e)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_SHIFT)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_DEFAULT                       _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY0CB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY1BB_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY1BB_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY1BB_SHIFT)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY1BB_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY1BB_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY1BB_DEFAULT                       _MK_MASK_CONST(0x4e)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY1BB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY1BB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_1_0_ALLOWANCE_DISPLAY1BB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_DCB_2_0  
#define MC_LATENCY_ALLOWANCE_DCB_2_0                    _MK_ADDR_CONST(0x2fc)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_DCB_2_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_DCB_2_0_RESET_VAL                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_SHIFT)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_DEFAULT                       _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_DCB_2_0_ALLOWANCE_DISPLAYHCB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_EPP_0_0  
#define MC_LATENCY_ALLOWANCE_EPP_0_0                    _MK_ADDR_CONST(0x300)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_EPP_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_EPP_0_0_RESET_VAL                  _MK_MASK_CONST(0x6c0017)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_FIELD                      _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_SHIFT)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_RANGE                      7:0
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_WOFFSET                    0x0
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_DEFAULT                    _MK_MASK_CONST(0x17)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_SHIFT)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_DEFAULT                     _MK_MASK_CONST(0x6c)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_0_0_ALLOWANCE_EPPU_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_EPP_1_0  
#define MC_LATENCY_ALLOWANCE_EPP_1_0                    _MK_ADDR_CONST(0x304)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_EPP_1_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_EPP_1_0_RESET_VAL                  _MK_MASK_CONST(0x6c006c)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_SHIFT)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_DEFAULT                     _MK_MASK_CONST(0x6c)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_SHIFT)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_DEFAULT                     _MK_MASK_CONST(0x6c)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_EPP_1_0_ALLOWANCE_EPPY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_G2_0_0  
#define MC_LATENCY_ALLOWANCE_G2_0_0                     _MK_ADDR_CONST(0x308)
#define MC_LATENCY_ALLOWANCE_G2_0_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_G2_0_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_G2_0_0_RESET_VAL                   _MK_MASK_CONST(0x90009)
#define MC_LATENCY_ALLOWANCE_G2_0_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_G2_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_0_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_G2_0_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_SHIFT)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_RANGE                        7:0
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_DEFAULT                      _MK_MASK_CONST(0x9)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2PR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_SHIFT                        _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_SHIFT)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_RANGE                        23:16
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_DEFAULT                      _MK_MASK_CONST(0x9)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_0_0_ALLOWANCE_G2SR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_G2_1_0  
#define MC_LATENCY_ALLOWANCE_G2_1_0                     _MK_ADDR_CONST(0x30c)
#define MC_LATENCY_ALLOWANCE_G2_1_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_G2_1_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_G2_1_0_RESET_VAL                   _MK_MASK_CONST(0x9000a)
#define MC_LATENCY_ALLOWANCE_G2_1_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_G2_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_1_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_G2_1_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_SHIFT)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_RANGE                        7:0
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_DEFAULT                      _MK_MASK_CONST(0xa)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_SHIFT                        _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_SHIFT)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_RANGE                        23:16
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_DEFAULT                      _MK_MASK_CONST(0x9)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_G2_1_0_ALLOWANCE_G2DW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_HC_0_0  
#define MC_LATENCY_ALLOWANCE_HC_0_0                     _MK_ADDR_CONST(0x310)
#define MC_LATENCY_ALLOWANCE_HC_0_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_HC_0_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_HC_0_0_RESET_VAL                   _MK_MASK_CONST(0x500005)
#define MC_LATENCY_ALLOWANCE_HC_0_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_FIELD                  _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_SHIFT)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_RANGE                  7:0
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_WOFFSET                        0x0
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_DEFAULT                        _MK_MASK_CONST(0x5)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XDMAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_SHIFT)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_RANGE                     23:16
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_DEFAULT                   _MK_MASK_CONST(0x50)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_0_0_ALLOWANCE_HOST1XR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_HC_1_0  
#define MC_LATENCY_ALLOWANCE_HC_1_0                     _MK_ADDR_CONST(0x314)
#define MC_LATENCY_ALLOWANCE_HC_1_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_HC_1_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_HC_1_0_RESET_VAL                   _MK_MASK_CONST(0x10)
#define MC_LATENCY_ALLOWANCE_HC_1_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_1_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_1_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_SHIFT)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_RANGE                     7:0
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_DEFAULT                   _MK_MASK_CONST(0x10)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HC_1_0_ALLOWANCE_HOST1XW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_HDA_0_0  
#define MC_LATENCY_ALLOWANCE_HDA_0_0                    _MK_ADDR_CONST(0x318)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_HDA_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_HDA_0_0_RESET_VAL                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_SHIFT)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_DEFAULT                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_SHIFT)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_DEFAULT                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_HDA_0_0_ALLOWANCE_HDAW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_ISP_0_0  
#define MC_LATENCY_ALLOWANCE_ISP_0_0                    _MK_ADDR_CONST(0x31c)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_ISP_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_ISP_0_0_RESET_VAL                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_SHIFT)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_DEFAULT                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_ISP_0_0_ALLOWANCE_ISPW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_MPCORE_0_0  
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0                 _MK_ADDR_CONST(0x320)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_SECURE                  0x0
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_WORD_COUNT                      0x1
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_RESET_VAL                       _MK_MASK_CONST(0xe0004)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_RESET_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_READ_MASK                       _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_WRITE_MASK                      _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_SHIFT                 _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_RANGE                 7:0
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_DEFAULT                       _MK_MASK_CONST(0x4)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCORER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_SHIFT                 _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_FIELD                 _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_RANGE                 23:16
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_WOFFSET                       0x0
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_DEFAULT                       _MK_MASK_CONST(0xe)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORE_0_0_ALLOWANCE_MPCOREW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_MPCORELP_0_0  
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0                       _MK_ADDR_CONST(0x324)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_SECURE                        0x0
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_WORD_COUNT                    0x1
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_RESET_VAL                     _MK_MASK_CONST(0xe0004)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_RESET_MASK                    _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_READ_MASK                     _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_WRITE_MASK                    _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_RANGE                     7:0
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_DEFAULT                   _MK_MASK_CONST(0x4)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_RANGE                     23:16
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_DEFAULT                   _MK_MASK_CONST(0xe)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPCORELP_0_0_ALLOWANCE_MPCORELPW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_MPE_0_0  
#define MC_LATENCY_ALLOWANCE_MPE_0_0                    _MK_ADDR_CONST(0x328)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_MPE_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_MPE_0_0_RESET_VAL                  _MK_MASK_CONST(0x800050)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPEUNIFBR_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPEUNIFBR_FIELD                  _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPEUNIFBR_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPEUNIFBR_RANGE                  7:0
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPEUNIFBR_WOFFSET                        0x0
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPEUNIFBR_DEFAULT                        _MK_MASK_CONST(0x50)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPEUNIFBR_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPEUNIFBR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPEUNIFBR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPE_IPRED_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPE_IPRED_FIELD                  _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPE_IPRED_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPE_IPRED_RANGE                  23:16
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPE_IPRED_WOFFSET                        0x0
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPE_IPRED_DEFAULT                        _MK_MASK_CONST(0x80)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPE_IPRED_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPE_IPRED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPE_0_0_ALLOWANCE_MPE_IPRED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_MPE_1_0  
#define MC_LATENCY_ALLOWANCE_MPE_1_0                    _MK_ADDR_CONST(0x32c)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_MPE_1_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_MPE_1_0_RESET_VAL                  _MK_MASK_CONST(0xff0042)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPEAMEMRD_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPEAMEMRD_FIELD                  _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPEAMEMRD_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPEAMEMRD_RANGE                  7:0
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPEAMEMRD_WOFFSET                        0x0
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPEAMEMRD_DEFAULT                        _MK_MASK_CONST(0x42)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPEAMEMRD_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPEAMEMRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPEAMEMRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPECSRD_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPECSRD_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPECSRD_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPECSRD_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPECSRD_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPECSRD_DEFAULT                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPECSRD_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPECSRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPE_1_0_ALLOWANCE_MPECSRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_MPE_2_0  
#define MC_LATENCY_ALLOWANCE_MPE_2_0                    _MK_ADDR_CONST(0x330)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_MPE_2_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_MPE_2_0_RESET_VAL                  _MK_MASK_CONST(0xff0013)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPEUNIFBW_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPEUNIFBW_FIELD                  _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPEUNIFBW_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPEUNIFBW_RANGE                  7:0
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPEUNIFBW_WOFFSET                        0x0
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPEUNIFBW_DEFAULT                        _MK_MASK_CONST(0x13)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPEUNIFBW_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPEUNIFBW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPEUNIFBW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPECSWR_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPECSWR_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPECSWR_SHIFT)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPECSWR_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPECSWR_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPECSWR_DEFAULT                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPECSWR_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPECSWR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_MPE_2_0_ALLOWANCE_MPECSWR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_NV_0_0  
#define MC_LATENCY_ALLOWANCE_NV_0_0                     _MK_ADDR_CONST(0x334)
#define MC_LATENCY_ALLOWANCE_NV_0_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_NV_0_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_NV_0_0_RESET_VAL                   _MK_MASK_CONST(0x13000a)
#define MC_LATENCY_ALLOWANCE_NV_0_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_0_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_0_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_FIELD                      _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_RANGE                      7:0
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_WOFFSET                    0x0
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_DEFAULT                    _MK_MASK_CONST(0xa)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_FDCDRD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_FIELD                      _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_RANGE                      23:16
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_WOFFSET                    0x0
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_DEFAULT                    _MK_MASK_CONST(0x13)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_0_0_ALLOWANCE_IDXSRD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_NV_1_0  
#define MC_LATENCY_ALLOWANCE_NV_1_0                     _MK_ADDR_CONST(0x338)
#define MC_LATENCY_ALLOWANCE_NV_1_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_NV_1_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_NV_1_0_RESET_VAL                   _MK_MASK_CONST(0xa0013)
#define MC_LATENCY_ALLOWANCE_NV_1_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_1_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_1_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXSRD_SHIFT                      _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXSRD_FIELD                      _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXSRD_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXSRD_RANGE                      7:0
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXSRD_WOFFSET                    0x0
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXSRD_DEFAULT                    _MK_MASK_CONST(0x13)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXSRD_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXSRD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_TEXSRD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_SHIFT                      _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_FIELD                      _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_RANGE                      23:16
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_WOFFSET                    0x0
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_DEFAULT                    _MK_MASK_CONST(0xa)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV_1_0_ALLOWANCE_FDCDWR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_NV2_0_0  
#define MC_LATENCY_ALLOWANCE_NV2_0_0                    _MK_ADDR_CONST(0x33c)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_NV2_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_NV2_0_0_RESET_VAL                  _MK_MASK_CONST(0x13000a)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_RANGE                    7:0
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_DEFAULT                  _MK_MASK_CONST(0xa)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_FDCDRD2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_IDXSRD2_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_IDXSRD2_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_IDXSRD2_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_IDXSRD2_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_IDXSRD2_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_IDXSRD2_DEFAULT                  _MK_MASK_CONST(0x13)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_IDXSRD2_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_IDXSRD2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV2_0_0_ALLOWANCE_IDXSRD2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_NV2_1_0  
#define MC_LATENCY_ALLOWANCE_NV2_1_0                    _MK_ADDR_CONST(0x340)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_NV2_1_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_NV2_1_0_RESET_VAL                  _MK_MASK_CONST(0xa0013)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_TEXSRD2_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_TEXSRD2_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_TEXSRD2_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_TEXSRD2_RANGE                    7:0
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_TEXSRD2_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_TEXSRD2_DEFAULT                  _MK_MASK_CONST(0x13)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_TEXSRD2_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_TEXSRD2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_TEXSRD2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_SHIFT)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_DEFAULT                  _MK_MASK_CONST(0xa)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_NV2_1_0_ALLOWANCE_FDCDWR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_PPCS_0_0  
#define MC_LATENCY_ALLOWANCE_PPCS_0_0                   _MK_ADDR_CONST(0x344)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_RESET_VAL                         _MK_MASK_CONST(0x120010)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_SHIFT)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_DEFAULT                     _MK_MASK_CONST(0x10)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBDMAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_SHIFT)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_DEFAULT                     _MK_MASK_CONST(0x12)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_0_0_ALLOWANCE_PPCSAHBSLVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_PPCS_1_0  
#define MC_LATENCY_ALLOWANCE_PPCS_1_0                   _MK_ADDR_CONST(0x348)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_RESET_VAL                         _MK_MASK_CONST(0x60010)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_SHIFT)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_DEFAULT                     _MK_MASK_CONST(0x10)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBDMAW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_SHIFT)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_DEFAULT                     _MK_MASK_CONST(0x6)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PPCS_1_0_ALLOWANCE_PPCSAHBSLVW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_PTC_0_0  
#define MC_LATENCY_ALLOWANCE_PTC_0_0                    _MK_ADDR_CONST(0x34c)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_PTC_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_PTC_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_SHIFT)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_PTC_0_0_ALLOWANCE_PTCR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_SATA_0_0  
#define MC_LATENCY_ALLOWANCE_SATA_0_0                   _MK_ADDR_CONST(0x350)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_SECURE                    0x0
#define MC_LATENCY_ALLOWANCE_SATA_0_0_WORD_COUNT                        0x1
#define MC_LATENCY_ALLOWANCE_SATA_0_0_RESET_VAL                         _MK_MASK_CONST(0x330033)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_RESET_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_READ_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_WRITE_MASK                        _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_SHIFT                     _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_SHIFT)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_RANGE                     7:0
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_DEFAULT                   _MK_MASK_CONST(0x33)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_SHIFT                     _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_FIELD                     _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_SHIFT)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_RANGE                     23:16
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_WOFFSET                   0x0
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_DEFAULT                   _MK_MASK_CONST(0x33)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_SATA_0_0_ALLOWANCE_SATAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VDE_0_0  
#define MC_LATENCY_ALLOWANCE_VDE_0_0                    _MK_ADDR_CONST(0x354)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_VDE_0_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_VDE_0_0_RESET_VAL                  _MK_MASK_CONST(0xd000ff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEBSEVR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_DEFAULT                  _MK_MASK_CONST(0xd0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_0_0_ALLOWANCE_VDEMBER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VDE_1_0  
#define MC_LATENCY_ALLOWANCE_VDE_1_0                    _MK_ADDR_CONST(0x358)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_VDE_1_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_VDE_1_0_RESET_VAL                  _MK_MASK_CONST(0x74002a)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_RANGE                    7:0
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_DEFAULT                  _MK_MASK_CONST(0x2a)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDEMCER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_DEFAULT                  _MK_MASK_CONST(0x74)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_1_0_ALLOWANCE_VDETPER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VDE_2_0  
#define MC_LATENCY_ALLOWANCE_VDE_2_0                    _MK_ADDR_CONST(0x35c)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_VDE_2_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_VDE_2_0_RESET_VAL                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_SHIFT                   _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_FIELD                   _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_RANGE                   7:0
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_WOFFSET                 0x0
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_DEFAULT                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEBSEVW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_DEFAULT                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_2_0_ALLOWANCE_VDEDBGW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VDE_3_0  
#define MC_LATENCY_ALLOWANCE_VDE_3_0                    _MK_ADDR_CONST(0x360)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_SECURE                     0x0
#define MC_LATENCY_ALLOWANCE_VDE_3_0_WORD_COUNT                         0x1
#define MC_LATENCY_ALLOWANCE_VDE_3_0_RESET_VAL                  _MK_MASK_CONST(0x2a0042)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_RESET_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_READ_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_WRITE_MASK                         _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_SHIFT                    _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_RANGE                    7:0
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_DEFAULT                  _MK_MASK_CONST(0x42)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDEMBEW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_SHIFT                    _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_FIELD                    _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_SHIFT)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_RANGE                    23:16
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_WOFFSET                  0x0
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_DEFAULT                  _MK_MASK_CONST(0x2a)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VDE_3_0_ALLOWANCE_VDETPMW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VI_0_0  
#define MC_LATENCY_ALLOWANCE_VI_0_0                     _MK_ADDR_CONST(0x364)
#define MC_LATENCY_ALLOWANCE_VI_0_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_VI_0_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_VI_0_0_RESET_VAL                   _MK_MASK_CONST(0x12002c)
#define MC_LATENCY_ALLOWANCE_VI_0_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VI_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_0_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VI_0_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIRUV_SHIFT                       _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIRUV_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIRUV_SHIFT)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIRUV_RANGE                       7:0
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIRUV_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIRUV_DEFAULT                     _MK_MASK_CONST(0x2c)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIRUV_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIRUV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIRUV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_SHIFT                       _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_FIELD                       _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_SHIFT)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_RANGE                       23:16
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_WOFFSET                     0x0
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_DEFAULT                     _MK_MASK_CONST(0x12)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_0_0_ALLOWANCE_VIWSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VI_1_0  
#define MC_LATENCY_ALLOWANCE_VI_1_0                     _MK_ADDR_CONST(0x368)
#define MC_LATENCY_ALLOWANCE_VI_1_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_VI_1_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_VI_1_0_RESET_VAL                   _MK_MASK_CONST(0xb200b2)
#define MC_LATENCY_ALLOWANCE_VI_1_0_RESET_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VI_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_1_0_READ_MASK                   _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VI_1_0_WRITE_MASK                  _MK_MASK_CONST(0xff00ff)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_SHIFT)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_RANGE                        7:0
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_DEFAULT                      _MK_MASK_CONST(0xb2)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWU_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_SHIFT                        _MK_SHIFT_CONST(16)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_SHIFT)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_RANGE                        23:16
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_DEFAULT                      _MK_MASK_CONST(0xb2)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_1_0_ALLOWANCE_VIWV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MC_LATENCY_ALLOWANCE_VI_2_0  
#define MC_LATENCY_ALLOWANCE_VI_2_0                     _MK_ADDR_CONST(0x36c)
#define MC_LATENCY_ALLOWANCE_VI_2_0_SECURE                      0x0
#define MC_LATENCY_ALLOWANCE_VI_2_0_WORD_COUNT                  0x1
#define MC_LATENCY_ALLOWANCE_VI_2_0_RESET_VAL                   _MK_MASK_CONST(0x12)
#define MC_LATENCY_ALLOWANCE_VI_2_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_2_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_2_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_FIELD                        _MK_FIELD_CONST(0xff, MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_SHIFT)
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_RANGE                        7:0
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_WOFFSET                      0x0
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_DEFAULT                      _MK_MASK_CONST(0x12)
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MC_LATENCY_ALLOWANCE_VI_2_0_ALLOWANCE_VIWY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 880 [0x370] 

// Reserved address 884 [0x374] 

// Reserved address 888 [0x378] 

// Reserved address 892 [0x37c] 

// Reserved address 896 [0x380] 

// Reserved address 900 [0x384] 

// Reserved address 904 [0x388] 

// Reserved address 908 [0x38c] 

// Reserved address 912 [0x390] 

// Reserved address 916 [0x394] 

// Reserved address 920 [0x398] 

// Reserved address 924 [0x39c] 

// Reserved address 928 [0x3a0] 

// Reserved address 932 [0x3a4] 

// Reserved address 936 [0x3a8] 

// Reserved address 940 [0x3ac] 

// Reserved address 944 [0x3b0] 

// Reserved address 948 [0x3b4] 

// Reserved address 952 [0x3b8] 

// Reserved address 956 [0x3bc] 

// Reserved address 960 [0x3c0] 

// Reserved address 964 [0x3c4] 

// Reserved address 968 [0x3c8] 

// Reserved address 972 [0x3cc] 

// Reserved address 976 [0x3d0] 

// Reserved address 980 [0x3d4] 

// Reserved address 984 [0x3d8] 

// Reserved address 988 [0x3dc] 

// Reserved address 992 [0x3e0] 

// Reserved address 996 [0x3e4] 

// Reserved address 1000 [0x3e8] 

// Reserved address 1004 [0x3ec] 

// Reserved address 1008 [0x3f0] 

// Reserved address 1012 [0x3f4] 

// Reserved address 1016 [0x3f8] 

// Register MC_RESERVED_RSV_0  
#define MC_RESERVED_RSV_0                       _MK_ADDR_CONST(0x3fc)
#define MC_RESERVED_RSV_0_SECURE                        0x0
#define MC_RESERVED_RSV_0_WORD_COUNT                    0x1
#define MC_RESERVED_RSV_0_RESET_VAL                     _MK_MASK_CONST(0xff00ff00)
#define MC_RESERVED_RSV_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_RESERVED_RSV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0xff00ff00)
#define MC_RESERVED_RSV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define MC_RESERVED_RSV_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MC_RESERVED_RSV_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MC_RESERVED_RSV_0_RESERVED_BYTE0_SHIFT                  _MK_SHIFT_CONST(0)
#define MC_RESERVED_RSV_0_RESERVED_BYTE0_FIELD                  _MK_FIELD_CONST(0xff, MC_RESERVED_RSV_0_RESERVED_BYTE0_SHIFT)
#define MC_RESERVED_RSV_0_RESERVED_BYTE0_RANGE                  7:0
#define MC_RESERVED_RSV_0_RESERVED_BYTE0_WOFFSET                        0x0
#define MC_RESERVED_RSV_0_RESERVED_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_RESERVED_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_0_RESERVED_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_RESERVED_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define MC_RESERVED_RSV_0_RESERVED_BYTE1_SHIFT                  _MK_SHIFT_CONST(8)
#define MC_RESERVED_RSV_0_RESERVED_BYTE1_FIELD                  _MK_FIELD_CONST(0xff, MC_RESERVED_RSV_0_RESERVED_BYTE1_SHIFT)
#define MC_RESERVED_RSV_0_RESERVED_BYTE1_RANGE                  15:8
#define MC_RESERVED_RSV_0_RESERVED_BYTE1_WOFFSET                        0x0
#define MC_RESERVED_RSV_0_RESERVED_BYTE1_DEFAULT                        _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_0_RESERVED_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_0_RESERVED_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_0_RESERVED_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define MC_RESERVED_RSV_0_RESERVED_BYTE2_SHIFT                  _MK_SHIFT_CONST(16)
#define MC_RESERVED_RSV_0_RESERVED_BYTE2_FIELD                  _MK_FIELD_CONST(0xff, MC_RESERVED_RSV_0_RESERVED_BYTE2_SHIFT)
#define MC_RESERVED_RSV_0_RESERVED_BYTE2_RANGE                  23:16
#define MC_RESERVED_RSV_0_RESERVED_BYTE2_WOFFSET                        0x0
#define MC_RESERVED_RSV_0_RESERVED_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_RESERVED_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_0_RESERVED_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MC_RESERVED_RSV_0_RESERVED_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define MC_RESERVED_RSV_0_RESERVED_BYTE3_SHIFT                  _MK_SHIFT_CONST(24)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_FIELD                  _MK_FIELD_CONST(0xff, MC_RESERVED_RSV_0_RESERVED_BYTE3_SHIFT)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_RANGE                  31:24
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_WOFFSET                        0x0
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_DEFAULT                        _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0xff)
#define MC_RESERVED_RSV_0_RESERVED_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define NV_MC_EMEM_DFIFO_DEPTH  3
#define NV_MC_IMEM_DFIFO_DEPTH  5
#define NV_MC_EMEM_APFIFO_DEPTH 4
#define NV_MC_ARB_EMEM_REGLEVEL 3
#define NV_MC_EMEM_REQ_ID_WIDEREQ       8
#define NV_MC_EMEM_RDI_ID_WIDERDI       8
#define NV_MC_EMEM_REQ_ID_ILLEGALACC    7
#define NV_MC_EMEM_RDI_ID_ILLEGALACC    7
#define NV_MC_EMEM_REQ_ID_LLRAWDECR     6
#define NV_MC_EMEM_RDI_ID_LLRAWDECR     6
#define NV_MC_EMEM_REQ_ID_APCIGNORE     5
#define NV_MC_EMEM_RDI_ID_APCIGNORE     5

// Packet MC2EMC
#define MC2EMC_SIZE 193

#define MC2EMC_WDO_SHIFT                        _MK_SHIFT_CONST(0)
#define MC2EMC_WDO_FIELD                        _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_SHIFT)
#define MC2EMC_WDO_RANGE                        _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(0)
#define MC2EMC_WDO_ROW                  0

#define MC2EMC_WDO_0_SHIFT                      _MK_SHIFT_CONST(0)
#define MC2EMC_WDO_0_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_0_SHIFT)
#define MC2EMC_WDO_0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MC2EMC_WDO_0_ROW                        0

#define MC2EMC_WDO_1_SHIFT                      _MK_SHIFT_CONST(32)
#define MC2EMC_WDO_1_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_1_SHIFT)
#define MC2EMC_WDO_1_RANGE                      _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define MC2EMC_WDO_1_ROW                        0

#define MC2EMC_WDO_2_SHIFT                      _MK_SHIFT_CONST(64)
#define MC2EMC_WDO_2_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_2_SHIFT)
#define MC2EMC_WDO_2_RANGE                      _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define MC2EMC_WDO_2_ROW                        0

#define MC2EMC_WDO_3_SHIFT                      _MK_SHIFT_CONST(96)
#define MC2EMC_WDO_3_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_3_SHIFT)
#define MC2EMC_WDO_3_RANGE                      _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define MC2EMC_WDO_3_ROW                        0

#define MC2EMC_BE_SHIFT                 _MK_SHIFT_CONST(128)
#define MC2EMC_BE_FIELD                 _MK_FIELD_CONST(0xffff, MC2EMC_BE_SHIFT)
#define MC2EMC_BE_RANGE                 _MK_SHIFT_CONST(143):_MK_SHIFT_CONST(128)
#define MC2EMC_BE_ROW                   0

#define MC2EMC_DEV_SHIFT                        _MK_SHIFT_CONST(144)
#define MC2EMC_DEV_FIELD                        _MK_FIELD_CONST(0x1, MC2EMC_DEV_SHIFT)
#define MC2EMC_DEV_RANGE                        _MK_SHIFT_CONST(144):_MK_SHIFT_CONST(144)
#define MC2EMC_DEV_ROW                  0

#define MC2EMC_BANK_SHIFT                       _MK_SHIFT_CONST(145)
#define MC2EMC_BANK_FIELD                       _MK_FIELD_CONST(0x7, MC2EMC_BANK_SHIFT)
#define MC2EMC_BANK_RANGE                       _MK_SHIFT_CONST(147):_MK_SHIFT_CONST(145)
#define MC2EMC_BANK_ROW                 0

#define MC2EMC_ROW_SHIFT                        _MK_SHIFT_CONST(148)
#define MC2EMC_ROW_FIELD                        _MK_FIELD_CONST(0xffff, MC2EMC_ROW_SHIFT)
#define MC2EMC_ROW_RANGE                        _MK_SHIFT_CONST(163):_MK_SHIFT_CONST(148)
#define MC2EMC_ROW_ROW                  0

#define MC2EMC_COL_SHIFT                        _MK_SHIFT_CONST(164)
#define MC2EMC_COL_FIELD                        _MK_FIELD_CONST(0x7ff, MC2EMC_COL_SHIFT)
#define MC2EMC_COL_RANGE                        _MK_SHIFT_CONST(174):_MK_SHIFT_CONST(164)
#define MC2EMC_COL_ROW                  0

#define MC2EMC_REQ_ID_SHIFT                     _MK_SHIFT_CONST(175)
#define MC2EMC_REQ_ID_FIELD                     _MK_FIELD_CONST(0x1ff, MC2EMC_REQ_ID_SHIFT)
#define MC2EMC_REQ_ID_RANGE                     _MK_SHIFT_CONST(183):_MK_SHIFT_CONST(175)
#define MC2EMC_REQ_ID_ROW                       0

#define MC2EMC_AP_SHIFT                 _MK_SHIFT_CONST(184)
#define MC2EMC_AP_FIELD                 _MK_FIELD_CONST(0x1, MC2EMC_AP_SHIFT)
#define MC2EMC_AP_RANGE                 _MK_SHIFT_CONST(184):_MK_SHIFT_CONST(184)
#define MC2EMC_AP_ROW                   0

#define MC2EMC_WE_SHIFT                 _MK_SHIFT_CONST(185)
#define MC2EMC_WE_FIELD                 _MK_FIELD_CONST(0x1, MC2EMC_WE_SHIFT)
#define MC2EMC_WE_RANGE                 _MK_SHIFT_CONST(185):_MK_SHIFT_CONST(185)
#define MC2EMC_WE_ROW                   0

#define MC2EMC_TAG_SHIFT                        _MK_SHIFT_CONST(186)
#define MC2EMC_TAG_FIELD                        _MK_FIELD_CONST(0x7f, MC2EMC_TAG_SHIFT)
#define MC2EMC_TAG_RANGE                        _MK_SHIFT_CONST(192):_MK_SHIFT_CONST(186)
#define MC2EMC_TAG_ROW                  0


// Packet EMC2MC
#define EMC2MC_SIZE 137

#define EMC2MC_RDI_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC2MC_RDI_FIELD                        _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_SHIFT)
#define EMC2MC_RDI_RANGE                        _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(0)
#define EMC2MC_RDI_ROW                  0

#define EMC2MC_RDI_0_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC2MC_RDI_0_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_0_SHIFT)
#define EMC2MC_RDI_0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define EMC2MC_RDI_0_ROW                        0

#define EMC2MC_RDI_1_SHIFT                      _MK_SHIFT_CONST(32)
#define EMC2MC_RDI_1_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_1_SHIFT)
#define EMC2MC_RDI_1_RANGE                      _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define EMC2MC_RDI_1_ROW                        0

#define EMC2MC_RDI_2_SHIFT                      _MK_SHIFT_CONST(64)
#define EMC2MC_RDI_2_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_2_SHIFT)
#define EMC2MC_RDI_2_RANGE                      _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define EMC2MC_RDI_2_ROW                        0

#define EMC2MC_RDI_3_SHIFT                      _MK_SHIFT_CONST(96)
#define EMC2MC_RDI_3_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_3_SHIFT)
#define EMC2MC_RDI_3_RANGE                      _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define EMC2MC_RDI_3_ROW                        0

#define EMC2MC_RDI_ID_SHIFT                     _MK_SHIFT_CONST(128)
#define EMC2MC_RDI_ID_FIELD                     _MK_FIELD_CONST(0x1ff, EMC2MC_RDI_ID_SHIFT)
#define EMC2MC_RDI_ID_RANGE                     _MK_SHIFT_CONST(136):_MK_SHIFT_CONST(128)
#define EMC2MC_RDI_ID_ROW                       0


// Packet MC2EMC_LL
#define MC2EMC_LL_SIZE 39

#define MC2EMC_LL_DEV_SHIFT                     _MK_SHIFT_CONST(0)
#define MC2EMC_LL_DEV_FIELD                     _MK_FIELD_CONST(0x1, MC2EMC_LL_DEV_SHIFT)
#define MC2EMC_LL_DEV_RANGE                     _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MC2EMC_LL_DEV_ROW                       0

#define MC2EMC_LL_BANK_SHIFT                    _MK_SHIFT_CONST(1)
#define MC2EMC_LL_BANK_FIELD                    _MK_FIELD_CONST(0x7, MC2EMC_LL_BANK_SHIFT)
#define MC2EMC_LL_BANK_RANGE                    _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(1)
#define MC2EMC_LL_BANK_ROW                      0

#define MC2EMC_LL_ROW_SHIFT                     _MK_SHIFT_CONST(4)
#define MC2EMC_LL_ROW_FIELD                     _MK_FIELD_CONST(0xffff, MC2EMC_LL_ROW_SHIFT)
#define MC2EMC_LL_ROW_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(4)
#define MC2EMC_LL_ROW_ROW                       0

#define MC2EMC_LL_COL_SHIFT                     _MK_SHIFT_CONST(20)
#define MC2EMC_LL_COL_FIELD                     _MK_FIELD_CONST(0x7ff, MC2EMC_LL_COL_SHIFT)
#define MC2EMC_LL_COL_RANGE                     _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(20)
#define MC2EMC_LL_COL_ROW                       0

#define MC2EMC_LL_TAG_SHIFT                     _MK_SHIFT_CONST(31)
#define MC2EMC_LL_TAG_FIELD                     _MK_FIELD_CONST(0x7f, MC2EMC_LL_TAG_SHIFT)
#define MC2EMC_LL_TAG_RANGE                     _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(31)
#define MC2EMC_LL_TAG_ROW                       0

#define MC2EMC_LL_DOUBLEREQ_SHIFT                       _MK_SHIFT_CONST(38)
#define MC2EMC_LL_DOUBLEREQ_FIELD                       _MK_FIELD_CONST(0x1, MC2EMC_LL_DOUBLEREQ_SHIFT)
#define MC2EMC_LL_DOUBLEREQ_RANGE                       _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(38)
#define MC2EMC_LL_DOUBLEREQ_ROW                 0


// Packet EMC2MC_LL
#define EMC2MC_LL_SIZE 128

#define EMC2MC_LL_RDI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC2MC_LL_RDI_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC2MC_LL_RDI_SHIFT)
#define EMC2MC_LL_RDI_RANGE                     _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(0)
#define EMC2MC_LL_RDI_ROW                       0


// Packet CMC2MC_AXI_A
#define CMC2MC_AXI_A_SIZE 63

#define CMC2MC_AXI_A_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_A_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_A_AADDR_SHIFT)
#define CMC2MC_AXI_A_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_A_AADDR_ROW                  0

#define CMC2MC_AXI_A_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define CMC2MC_AXI_A_AID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_A_AID_SHIFT)
#define CMC2MC_AXI_A_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define CMC2MC_AXI_A_AID_ROW                    0

#define CMC2MC_AXI_A_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define CMC2MC_AXI_A_ALEN_FIELD                 _MK_FIELD_CONST(0xf, CMC2MC_AXI_A_ALEN_SHIFT)
#define CMC2MC_AXI_A_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define CMC2MC_AXI_A_ALEN_ROW                   0
#define CMC2MC_AXI_A_ALEN_ONEDATA                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ALEN_TWODATA                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ALEN_THREEDATA                     _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ALEN_FOURDATA                      _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ALEN_FIVEDATA                      _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_ALEN_SIXDATA                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_ALEN_SEVENDATA                     _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ALEN_EIGHTDATA                     _MK_ENUM_CONST(7)
#define CMC2MC_AXI_A_ALEN_NINEDATA                      _MK_ENUM_CONST(8)
#define CMC2MC_AXI_A_ALEN_TENDATA                       _MK_ENUM_CONST(9)
#define CMC2MC_AXI_A_ALEN_ELEVENDATA                    _MK_ENUM_CONST(10)
#define CMC2MC_AXI_A_ALEN_TWELVEDATA                    _MK_ENUM_CONST(11)
#define CMC2MC_AXI_A_ALEN_THIRTEENDATA                  _MK_ENUM_CONST(12)
#define CMC2MC_AXI_A_ALEN_FOURTEENDATA                  _MK_ENUM_CONST(13)
#define CMC2MC_AXI_A_ALEN_FIFTHTEENDATA                 _MK_ENUM_CONST(14)
#define CMC2MC_AXI_A_ALEN_SIXTEENDATA                   _MK_ENUM_CONST(15)

#define CMC2MC_AXI_A_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define CMC2MC_AXI_A_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, CMC2MC_AXI_A_ASIZE_SHIFT)
#define CMC2MC_AXI_A_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define CMC2MC_AXI_A_ASIZE_ROW                  0
#define CMC2MC_AXI_A_ASIZE_ONEBYTE                      _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ASIZE_TWOBYTES                     _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ASIZE_FOURBYTES                    _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ASIZE_EIGHTBYTES                   _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ASIZE_SIXTEENBYTES                 _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_ASIZE_THIRTYTWOBYTES                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_ASIZE_SIXTYFOURBYTES                       _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                   _MK_ENUM_CONST(7)

#define CMC2MC_AXI_A_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define CMC2MC_AXI_A_ABURST_FIELD                       _MK_FIELD_CONST(0x3, CMC2MC_AXI_A_ABURST_SHIFT)
#define CMC2MC_AXI_A_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define CMC2MC_AXI_A_ABURST_ROW                 0
#define CMC2MC_AXI_A_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ABURST_INCR                        _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define CMC2MC_AXI_A_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define CMC2MC_AXI_A_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_A_ALOCK_SHIFT)
#define CMC2MC_AXI_A_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define CMC2MC_AXI_A_ALOCK_ROW                  0
#define CMC2MC_AXI_A_ALOCK_NORMAL                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ALOCK_EXCLUSIVE                    _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ALOCK_LOCKED                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ALOCK_RSVD                 _MK_ENUM_CONST(3)

#define CMC2MC_AXI_A_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define CMC2MC_AXI_A_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, CMC2MC_AXI_A_ACACHE_SHIFT)
#define CMC2MC_AXI_A_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define CMC2MC_AXI_A_ACACHE_ROW                 0
#define CMC2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                  _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ACACHE_BUFFERABLE                  _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                     _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                  _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                        _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                   _MK_ENUM_CONST(7)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                       _MK_ENUM_CONST(10)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                  _MK_ENUM_CONST(11)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                   _MK_ENUM_CONST(14)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                      _MK_ENUM_CONST(15)

#define CMC2MC_AXI_A_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define CMC2MC_AXI_A_APROT_FIELD                        _MK_FIELD_CONST(0x7, CMC2MC_AXI_A_APROT_SHIFT)
#define CMC2MC_AXI_A_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define CMC2MC_AXI_A_APROT_ROW                  0
#define CMC2MC_AXI_A_APROT_DATA_SECURE_NORMAL                   _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                        _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_APROT_INST_SECURE_NORMAL                   _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                        _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(7)


// Packet CMC2MC_AXI_W
#define CMC2MC_AXI_W_SIZE 86

#define CMC2MC_AXI_W_WDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_W_WDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_W_WDATA_SHIFT)
#define CMC2MC_AXI_W_WDATA_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_W_WDATA_ROW                  0

#define CMC2MC_AXI_W_WID_SHIFT                  _MK_SHIFT_CONST(64)
#define CMC2MC_AXI_W_WID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_W_WID_SHIFT)
#define CMC2MC_AXI_W_WID_RANGE                  _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define CMC2MC_AXI_W_WID_ROW                    0

#define CMC2MC_AXI_W_WSTRB_SHIFT                        _MK_SHIFT_CONST(77)
#define CMC2MC_AXI_W_WSTRB_FIELD                        _MK_FIELD_CONST(0xff, CMC2MC_AXI_W_WSTRB_SHIFT)
#define CMC2MC_AXI_W_WSTRB_RANGE                        _MK_SHIFT_CONST(84):_MK_SHIFT_CONST(77)
#define CMC2MC_AXI_W_WSTRB_ROW                  0

#define CMC2MC_AXI_W_WLAST_SHIFT                        _MK_SHIFT_CONST(85)
#define CMC2MC_AXI_W_WLAST_FIELD                        _MK_FIELD_CONST(0x1, CMC2MC_AXI_W_WLAST_SHIFT)
#define CMC2MC_AXI_W_WLAST_RANGE                        _MK_SHIFT_CONST(85):_MK_SHIFT_CONST(85)
#define CMC2MC_AXI_W_WLAST_ROW                  0
#define CMC2MC_AXI_W_WLAST_DISABLED                     _MK_ENUM_CONST(0)
#define CMC2MC_AXI_W_WLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet CMC2MC_AXI_B
#define CMC2MC_AXI_B_SIZE 15

#define CMC2MC_AXI_B_BID_SHIFT                  _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_B_BID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_B_BID_SHIFT)
#define CMC2MC_AXI_B_BID_RANGE                  _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_B_BID_ROW                    0

#define CMC2MC_AXI_B_BRESP_SHIFT                        _MK_SHIFT_CONST(13)
#define CMC2MC_AXI_B_BRESP_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_B_BRESP_SHIFT)
#define CMC2MC_AXI_B_BRESP_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define CMC2MC_AXI_B_BRESP_ROW                  0
#define CMC2MC_AXI_B_BRESP_OKAY                 _MK_ENUM_CONST(0)
#define CMC2MC_AXI_B_BRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_B_BRESP_SLVERR                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_B_BRESP_DECERR                       _MK_ENUM_CONST(3)


// Packet CMC2MC_AXI_R
#define CMC2MC_AXI_R_SIZE 80

#define CMC2MC_AXI_R_RDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_R_RDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_R_RDATA_SHIFT)
#define CMC2MC_AXI_R_RDATA_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_R_RDATA_ROW                  0

#define CMC2MC_AXI_R_RID_SHIFT                  _MK_SHIFT_CONST(64)
#define CMC2MC_AXI_R_RID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_R_RID_SHIFT)
#define CMC2MC_AXI_R_RID_RANGE                  _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define CMC2MC_AXI_R_RID_ROW                    0

#define CMC2MC_AXI_R_RRESP_SHIFT                        _MK_SHIFT_CONST(77)
#define CMC2MC_AXI_R_RRESP_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_R_RRESP_SHIFT)
#define CMC2MC_AXI_R_RRESP_RANGE                        _MK_SHIFT_CONST(78):_MK_SHIFT_CONST(77)
#define CMC2MC_AXI_R_RRESP_ROW                  0
#define CMC2MC_AXI_R_RRESP_OKAY                 _MK_ENUM_CONST(0)
#define CMC2MC_AXI_R_RRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_R_RRESP_SLVERR                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_R_RRESP_DECERR                       _MK_ENUM_CONST(3)

#define CMC2MC_AXI_R_RLAST_SHIFT                        _MK_SHIFT_CONST(79)
#define CMC2MC_AXI_R_RLAST_FIELD                        _MK_FIELD_CONST(0x1, CMC2MC_AXI_R_RLAST_SHIFT)
#define CMC2MC_AXI_R_RLAST_RANGE                        _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(79)
#define CMC2MC_AXI_R_RLAST_ROW                  0
#define CMC2MC_AXI_R_RLAST_DISABLED                     _MK_ENUM_CONST(0)
#define CMC2MC_AXI_R_RLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet MSELECT2MC_AXI_A
#define MSELECT2MC_AXI_A_SIZE 63

#define MSELECT2MC_AXI_A_AADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_A_AADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_A_AADDR_SHIFT)
#define MSELECT2MC_AXI_A_AADDR_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_A_AADDR_ROW                      0

#define MSELECT2MC_AXI_A_AID_SHIFT                      _MK_SHIFT_CONST(32)
#define MSELECT2MC_AXI_A_AID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_A_AID_SHIFT)
#define MSELECT2MC_AXI_A_AID_RANGE                      _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define MSELECT2MC_AXI_A_AID_ROW                        0

#define MSELECT2MC_AXI_A_ALEN_SHIFT                     _MK_SHIFT_CONST(45)
#define MSELECT2MC_AXI_A_ALEN_FIELD                     _MK_FIELD_CONST(0xf, MSELECT2MC_AXI_A_ALEN_SHIFT)
#define MSELECT2MC_AXI_A_ALEN_RANGE                     _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define MSELECT2MC_AXI_A_ALEN_ROW                       0
#define MSELECT2MC_AXI_A_ALEN_ONEDATA                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ALEN_TWODATA                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ALEN_THREEDATA                 _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ALEN_FOURDATA                  _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ALEN_FIVEDATA                  _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_ALEN_SIXDATA                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_ALEN_SEVENDATA                 _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ALEN_EIGHTDATA                 _MK_ENUM_CONST(7)
#define MSELECT2MC_AXI_A_ALEN_NINEDATA                  _MK_ENUM_CONST(8)
#define MSELECT2MC_AXI_A_ALEN_TENDATA                   _MK_ENUM_CONST(9)
#define MSELECT2MC_AXI_A_ALEN_ELEVENDATA                        _MK_ENUM_CONST(10)
#define MSELECT2MC_AXI_A_ALEN_TWELVEDATA                        _MK_ENUM_CONST(11)
#define MSELECT2MC_AXI_A_ALEN_THIRTEENDATA                      _MK_ENUM_CONST(12)
#define MSELECT2MC_AXI_A_ALEN_FOURTEENDATA                      _MK_ENUM_CONST(13)
#define MSELECT2MC_AXI_A_ALEN_FIFTHTEENDATA                     _MK_ENUM_CONST(14)
#define MSELECT2MC_AXI_A_ALEN_SIXTEENDATA                       _MK_ENUM_CONST(15)

#define MSELECT2MC_AXI_A_ASIZE_SHIFT                    _MK_SHIFT_CONST(49)
#define MSELECT2MC_AXI_A_ASIZE_FIELD                    _MK_FIELD_CONST(0x7, MSELECT2MC_AXI_A_ASIZE_SHIFT)
#define MSELECT2MC_AXI_A_ASIZE_RANGE                    _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define MSELECT2MC_AXI_A_ASIZE_ROW                      0
#define MSELECT2MC_AXI_A_ASIZE_ONEBYTE                  _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ASIZE_TWOBYTES                 _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ASIZE_FOURBYTES                        _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ASIZE_EIGHTBYTES                       _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ASIZE_SIXTEENBYTES                     _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_ASIZE_THIRTYTWOBYTES                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_ASIZE_SIXTYFOURBYTES                   _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                       _MK_ENUM_CONST(7)

#define MSELECT2MC_AXI_A_ABURST_SHIFT                   _MK_SHIFT_CONST(52)
#define MSELECT2MC_AXI_A_ABURST_FIELD                   _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_A_ABURST_SHIFT)
#define MSELECT2MC_AXI_A_ABURST_RANGE                   _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define MSELECT2MC_AXI_A_ABURST_ROW                     0
#define MSELECT2MC_AXI_A_ABURST_FIXED                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ABURST_INCR                    _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ABURST_WRAP                    _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ABURST_RSVD                    _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_A_ALOCK_SHIFT                    _MK_SHIFT_CONST(54)
#define MSELECT2MC_AXI_A_ALOCK_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_A_ALOCK_SHIFT)
#define MSELECT2MC_AXI_A_ALOCK_RANGE                    _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define MSELECT2MC_AXI_A_ALOCK_ROW                      0
#define MSELECT2MC_AXI_A_ALOCK_NORMAL                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ALOCK_EXCLUSIVE                        _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ALOCK_LOCKED                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ALOCK_RSVD                     _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_A_ACACHE_SHIFT                   _MK_SHIFT_CONST(56)
#define MSELECT2MC_AXI_A_ACACHE_FIELD                   _MK_FIELD_CONST(0xf, MSELECT2MC_AXI_A_ACACHE_SHIFT)
#define MSELECT2MC_AXI_A_ACACHE_RANGE                   _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define MSELECT2MC_AXI_A_ACACHE_ROW                     0
#define MSELECT2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                      _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ACACHE_BUFFERABLE                      _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                 _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                      _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                    _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                       _MK_ENUM_CONST(7)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                   _MK_ENUM_CONST(10)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                      _MK_ENUM_CONST(11)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                       _MK_ENUM_CONST(14)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                  _MK_ENUM_CONST(15)

#define MSELECT2MC_AXI_A_APROT_SHIFT                    _MK_SHIFT_CONST(60)
#define MSELECT2MC_AXI_A_APROT_FIELD                    _MK_FIELD_CONST(0x7, MSELECT2MC_AXI_A_APROT_SHIFT)
#define MSELECT2MC_AXI_A_APROT_RANGE                    _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define MSELECT2MC_AXI_A_APROT_ROW                      0
#define MSELECT2MC_AXI_A_APROT_DATA_SECURE_NORMAL                       _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                    _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                        _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_APROT_INST_SECURE_NORMAL                       _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                    _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                        _MK_ENUM_CONST(7)


// Packet MSELECT2MC_AXI_W
#define MSELECT2MC_AXI_W_SIZE 86

#define MSELECT2MC_AXI_W_WDATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_W_WDATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_W_WDATA_SHIFT)
#define MSELECT2MC_AXI_W_WDATA_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_W_WDATA_ROW                      0

#define MSELECT2MC_AXI_W_WID_SHIFT                      _MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_W_WID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_W_WID_SHIFT)
#define MSELECT2MC_AXI_W_WID_RANGE                      _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_W_WID_ROW                        0

#define MSELECT2MC_AXI_W_WSTRB_SHIFT                    _MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_W_WSTRB_FIELD                    _MK_FIELD_CONST(0xff, MSELECT2MC_AXI_W_WSTRB_SHIFT)
#define MSELECT2MC_AXI_W_WSTRB_RANGE                    _MK_SHIFT_CONST(84):_MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_W_WSTRB_ROW                      0

#define MSELECT2MC_AXI_W_WLAST_SHIFT                    _MK_SHIFT_CONST(85)
#define MSELECT2MC_AXI_W_WLAST_FIELD                    _MK_FIELD_CONST(0x1, MSELECT2MC_AXI_W_WLAST_SHIFT)
#define MSELECT2MC_AXI_W_WLAST_RANGE                    _MK_SHIFT_CONST(85):_MK_SHIFT_CONST(85)
#define MSELECT2MC_AXI_W_WLAST_ROW                      0
#define MSELECT2MC_AXI_W_WLAST_DISABLED                 _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_W_WLAST_ENABLED                  _MK_ENUM_CONST(1)


// Packet MSELECT2MC_AXI_B
#define MSELECT2MC_AXI_B_SIZE 15

#define MSELECT2MC_AXI_B_BID_SHIFT                      _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_B_BID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_B_BID_SHIFT)
#define MSELECT2MC_AXI_B_BID_RANGE                      _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_B_BID_ROW                        0

#define MSELECT2MC_AXI_B_BRESP_SHIFT                    _MK_SHIFT_CONST(13)
#define MSELECT2MC_AXI_B_BRESP_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_B_BRESP_SHIFT)
#define MSELECT2MC_AXI_B_BRESP_RANGE                    _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define MSELECT2MC_AXI_B_BRESP_ROW                      0
#define MSELECT2MC_AXI_B_BRESP_OKAY                     _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_B_BRESP_EXOKAY                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_B_BRESP_SLVERR                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_B_BRESP_DECERR                   _MK_ENUM_CONST(3)


// Packet MSELECT2MC_AXI_R
#define MSELECT2MC_AXI_R_SIZE 80

#define MSELECT2MC_AXI_R_RDATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_R_RDATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_R_RDATA_SHIFT)
#define MSELECT2MC_AXI_R_RDATA_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_R_RDATA_ROW                      0

#define MSELECT2MC_AXI_R_RID_SHIFT                      _MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_R_RID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_R_RID_SHIFT)
#define MSELECT2MC_AXI_R_RID_RANGE                      _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_R_RID_ROW                        0

#define MSELECT2MC_AXI_R_RRESP_SHIFT                    _MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_R_RRESP_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_R_RRESP_SHIFT)
#define MSELECT2MC_AXI_R_RRESP_RANGE                    _MK_SHIFT_CONST(78):_MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_R_RRESP_ROW                      0
#define MSELECT2MC_AXI_R_RRESP_OKAY                     _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_R_RRESP_EXOKAY                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_R_RRESP_SLVERR                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_R_RRESP_DECERR                   _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_R_RLAST_SHIFT                    _MK_SHIFT_CONST(79)
#define MSELECT2MC_AXI_R_RLAST_FIELD                    _MK_FIELD_CONST(0x1, MSELECT2MC_AXI_R_RLAST_SHIFT)
#define MSELECT2MC_AXI_R_RLAST_RANGE                    _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(79)
#define MSELECT2MC_AXI_R_RLAST_ROW                      0
#define MSELECT2MC_AXI_R_RLAST_DISABLED                 _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_R_RLAST_ENABLED                  _MK_ENUM_CONST(1)


// Packet AXI2MC_AXI_A
#define AXI2MC_AXI_A_SIZE 63

#define AXI2MC_AXI_A_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_A_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_A_AADDR_SHIFT)
#define AXI2MC_AXI_A_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_A_AADDR_ROW                  0

#define AXI2MC_AXI_A_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define AXI2MC_AXI_A_AID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_A_AID_SHIFT)
#define AXI2MC_AXI_A_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define AXI2MC_AXI_A_AID_ROW                    0

#define AXI2MC_AXI_A_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define AXI2MC_AXI_A_ALEN_FIELD                 _MK_FIELD_CONST(0xf, AXI2MC_AXI_A_ALEN_SHIFT)
#define AXI2MC_AXI_A_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define AXI2MC_AXI_A_ALEN_ROW                   0
#define AXI2MC_AXI_A_ALEN_ONEDATA                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ALEN_TWODATA                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ALEN_THREEDATA                     _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ALEN_FOURDATA                      _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ALEN_FIVEDATA                      _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_ALEN_SIXDATA                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_ALEN_SEVENDATA                     _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ALEN_EIGHTDATA                     _MK_ENUM_CONST(7)
#define AXI2MC_AXI_A_ALEN_NINEDATA                      _MK_ENUM_CONST(8)
#define AXI2MC_AXI_A_ALEN_TENDATA                       _MK_ENUM_CONST(9)
#define AXI2MC_AXI_A_ALEN_ELEVENDATA                    _MK_ENUM_CONST(10)
#define AXI2MC_AXI_A_ALEN_TWELVEDATA                    _MK_ENUM_CONST(11)
#define AXI2MC_AXI_A_ALEN_THIRTEENDATA                  _MK_ENUM_CONST(12)
#define AXI2MC_AXI_A_ALEN_FOURTEENDATA                  _MK_ENUM_CONST(13)
#define AXI2MC_AXI_A_ALEN_FIFTHTEENDATA                 _MK_ENUM_CONST(14)
#define AXI2MC_AXI_A_ALEN_SIXTEENDATA                   _MK_ENUM_CONST(15)

#define AXI2MC_AXI_A_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define AXI2MC_AXI_A_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, AXI2MC_AXI_A_ASIZE_SHIFT)
#define AXI2MC_AXI_A_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define AXI2MC_AXI_A_ASIZE_ROW                  0
#define AXI2MC_AXI_A_ASIZE_ONEBYTE                      _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ASIZE_TWOBYTES                     _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ASIZE_FOURBYTES                    _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ASIZE_EIGHTBYTES                   _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ASIZE_SIXTEENBYTES                 _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_ASIZE_THIRTYTWOBYTES                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_ASIZE_SIXTYFOURBYTES                       _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                   _MK_ENUM_CONST(7)

#define AXI2MC_AXI_A_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define AXI2MC_AXI_A_ABURST_FIELD                       _MK_FIELD_CONST(0x3, AXI2MC_AXI_A_ABURST_SHIFT)
#define AXI2MC_AXI_A_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define AXI2MC_AXI_A_ABURST_ROW                 0
#define AXI2MC_AXI_A_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ABURST_INCR                        _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define AXI2MC_AXI_A_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define AXI2MC_AXI_A_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_A_ALOCK_SHIFT)
#define AXI2MC_AXI_A_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define AXI2MC_AXI_A_ALOCK_ROW                  0
#define AXI2MC_AXI_A_ALOCK_NORMAL                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ALOCK_EXCLUSIVE                    _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ALOCK_LOCKED                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ALOCK_RSVD                 _MK_ENUM_CONST(3)

#define AXI2MC_AXI_A_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define AXI2MC_AXI_A_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, AXI2MC_AXI_A_ACACHE_SHIFT)
#define AXI2MC_AXI_A_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define AXI2MC_AXI_A_ACACHE_ROW                 0
#define AXI2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                  _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ACACHE_BUFFERABLE                  _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                     _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                  _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                        _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                   _MK_ENUM_CONST(7)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                       _MK_ENUM_CONST(10)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                  _MK_ENUM_CONST(11)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                   _MK_ENUM_CONST(14)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                      _MK_ENUM_CONST(15)

#define AXI2MC_AXI_A_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define AXI2MC_AXI_A_APROT_FIELD                        _MK_FIELD_CONST(0x7, AXI2MC_AXI_A_APROT_SHIFT)
#define AXI2MC_AXI_A_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define AXI2MC_AXI_A_APROT_ROW                  0
#define AXI2MC_AXI_A_APROT_DATA_SECURE_NORMAL                   _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                        _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_APROT_INST_SECURE_NORMAL                   _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                        _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(7)


// Packet AXI2MC_AXI_W
#define AXI2MC_AXI_W_SIZE 302

#define AXI2MC_AXI_W_WDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_W_WDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_W_WDATA_SHIFT)
#define AXI2MC_AXI_W_WDATA_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_W_WDATA_ROW                  0

#define AXI2MC_AXI_W_WID_SHIFT                  _MK_SHIFT_CONST(256)
#define AXI2MC_AXI_W_WID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_W_WID_SHIFT)
#define AXI2MC_AXI_W_WID_RANGE                  _MK_SHIFT_CONST(268):_MK_SHIFT_CONST(256)
#define AXI2MC_AXI_W_WID_ROW                    0

#define AXI2MC_AXI_W_WSTRB_SHIFT                        _MK_SHIFT_CONST(269)
#define AXI2MC_AXI_W_WSTRB_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_W_WSTRB_SHIFT)
#define AXI2MC_AXI_W_WSTRB_RANGE                        _MK_SHIFT_CONST(300):_MK_SHIFT_CONST(269)
#define AXI2MC_AXI_W_WSTRB_ROW                  0

#define AXI2MC_AXI_W_WLAST_SHIFT                        _MK_SHIFT_CONST(301)
#define AXI2MC_AXI_W_WLAST_FIELD                        _MK_FIELD_CONST(0x1, AXI2MC_AXI_W_WLAST_SHIFT)
#define AXI2MC_AXI_W_WLAST_RANGE                        _MK_SHIFT_CONST(301):_MK_SHIFT_CONST(301)
#define AXI2MC_AXI_W_WLAST_ROW                  0
#define AXI2MC_AXI_W_WLAST_DISABLED                     _MK_ENUM_CONST(0)
#define AXI2MC_AXI_W_WLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet AXI2MC_AXI_B
#define AXI2MC_AXI_B_SIZE 15

#define AXI2MC_AXI_B_BID_SHIFT                  _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_B_BID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_B_BID_SHIFT)
#define AXI2MC_AXI_B_BID_RANGE                  _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_B_BID_ROW                    0

#define AXI2MC_AXI_B_BRESP_SHIFT                        _MK_SHIFT_CONST(13)
#define AXI2MC_AXI_B_BRESP_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_B_BRESP_SHIFT)
#define AXI2MC_AXI_B_BRESP_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define AXI2MC_AXI_B_BRESP_ROW                  0
#define AXI2MC_AXI_B_BRESP_OKAY                 _MK_ENUM_CONST(0)
#define AXI2MC_AXI_B_BRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_B_BRESP_SLVERR                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_B_BRESP_DECERR                       _MK_ENUM_CONST(3)


// Packet AXI2MC_AXI_R
#define AXI2MC_AXI_R_SIZE 272

#define AXI2MC_AXI_R_RDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_R_RDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_R_RDATA_SHIFT)
#define AXI2MC_AXI_R_RDATA_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_R_RDATA_ROW                  0

#define AXI2MC_AXI_R_RID_SHIFT                  _MK_SHIFT_CONST(256)
#define AXI2MC_AXI_R_RID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_R_RID_SHIFT)
#define AXI2MC_AXI_R_RID_RANGE                  _MK_SHIFT_CONST(268):_MK_SHIFT_CONST(256)
#define AXI2MC_AXI_R_RID_ROW                    0

#define AXI2MC_AXI_R_RRESP_SHIFT                        _MK_SHIFT_CONST(269)
#define AXI2MC_AXI_R_RRESP_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_R_RRESP_SHIFT)
#define AXI2MC_AXI_R_RRESP_RANGE                        _MK_SHIFT_CONST(270):_MK_SHIFT_CONST(269)
#define AXI2MC_AXI_R_RRESP_ROW                  0
#define AXI2MC_AXI_R_RRESP_OKAY                 _MK_ENUM_CONST(0)
#define AXI2MC_AXI_R_RRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_R_RRESP_SLVERR                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_R_RRESP_DECERR                       _MK_ENUM_CONST(3)

#define AXI2MC_AXI_R_RLAST_SHIFT                        _MK_SHIFT_CONST(271)
#define AXI2MC_AXI_R_RLAST_FIELD                        _MK_FIELD_CONST(0x1, AXI2MC_AXI_R_RLAST_SHIFT)
#define AXI2MC_AXI_R_RLAST_RANGE                        _MK_SHIFT_CONST(271):_MK_SHIFT_CONST(271)
#define AXI2MC_AXI_R_RLAST_ROW                  0
#define AXI2MC_AXI_R_RLAST_DISABLED                     _MK_ENUM_CONST(0)
#define AXI2MC_AXI_R_RLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet MC_AXI_RWREQ
#define MC_AXI_RWREQ_SIZE 114

#define MC_AXI_RWREQ_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_AXI_RWREQ_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, MC_AXI_RWREQ_AADDR_SHIFT)
#define MC_AXI_RWREQ_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MC_AXI_RWREQ_AADDR_ROW                  0

#define MC_AXI_RWREQ_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define MC_AXI_RWREQ_AID_FIELD                  _MK_FIELD_CONST(0x1fff, MC_AXI_RWREQ_AID_SHIFT)
#define MC_AXI_RWREQ_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define MC_AXI_RWREQ_AID_ROW                    0

#define MC_AXI_RWREQ_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define MC_AXI_RWREQ_ALEN_FIELD                 _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ALEN_SHIFT)
#define MC_AXI_RWREQ_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define MC_AXI_RWREQ_ALEN_ROW                   0

#define MC_AXI_RWREQ_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define MC_AXI_RWREQ_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_ASIZE_SHIFT)
#define MC_AXI_RWREQ_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define MC_AXI_RWREQ_ASIZE_ROW                  2

#define MC_AXI_RWREQ_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define MC_AXI_RWREQ_ABURST_FIELD                       _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ABURST_SHIFT)
#define MC_AXI_RWREQ_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define MC_AXI_RWREQ_ABURST_ROW                 0
#define MC_AXI_RWREQ_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define MC_AXI_RWREQ_ABURST_INCR                        _MK_ENUM_CONST(1)
#define MC_AXI_RWREQ_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define MC_AXI_RWREQ_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define MC_AXI_RWREQ_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define MC_AXI_RWREQ_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ALOCK_SHIFT)
#define MC_AXI_RWREQ_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define MC_AXI_RWREQ_ALOCK_ROW                  0

#define MC_AXI_RWREQ_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define MC_AXI_RWREQ_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ACACHE_SHIFT)
#define MC_AXI_RWREQ_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define MC_AXI_RWREQ_ACACHE_ROW                 0

#define MC_AXI_RWREQ_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define MC_AXI_RWREQ_APROT_FIELD                        _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_APROT_SHIFT)
#define MC_AXI_RWREQ_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define MC_AXI_RWREQ_APROT_ROW                  0

#define MC_AXI_RWREQ_ASB_SHIFT                  _MK_SHIFT_CONST(63)
#define MC_AXI_RWREQ_ASB_FIELD                  _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ASB_SHIFT)
#define MC_AXI_RWREQ_ASB_RANGE                  _MK_SHIFT_CONST(64):_MK_SHIFT_CONST(63)
#define MC_AXI_RWREQ_ASB_ROW                    0

#define MC_AXI_RWREQ_ARW_SHIFT                  _MK_SHIFT_CONST(65)
#define MC_AXI_RWREQ_ARW_FIELD                  _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_ARW_SHIFT)
#define MC_AXI_RWREQ_ARW_RANGE                  _MK_SHIFT_CONST(65):_MK_SHIFT_CONST(65)
#define MC_AXI_RWREQ_ARW_ROW                    0

#define MC_AXI_RWREQ_ACT_AADDR_SHIFT                    _MK_SHIFT_CONST(66)
#define MC_AXI_RWREQ_ACT_AADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, MC_AXI_RWREQ_ACT_AADDR_SHIFT)
#define MC_AXI_RWREQ_ACT_AADDR_RANGE                    _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(66)
#define MC_AXI_RWREQ_ACT_AADDR_ROW                      0

#define MC_AXI_RWREQ_ACT_ALEN_SHIFT                     _MK_SHIFT_CONST(98)
#define MC_AXI_RWREQ_ACT_ALEN_FIELD                     _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ACT_ALEN_SHIFT)
#define MC_AXI_RWREQ_ACT_ALEN_RANGE                     _MK_SHIFT_CONST(101):_MK_SHIFT_CONST(98)
#define MC_AXI_RWREQ_ACT_ALEN_ROW                       0

#define MC_AXI_RWREQ_ACT_ASIZE_SHIFT                    _MK_SHIFT_CONST(102)
#define MC_AXI_RWREQ_ACT_ASIZE_FIELD                    _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_ACT_ASIZE_SHIFT)
#define MC_AXI_RWREQ_ACT_ASIZE_RANGE                    _MK_SHIFT_CONST(104):_MK_SHIFT_CONST(102)
#define MC_AXI_RWREQ_ACT_ASIZE_ROW                      0

#define MC_AXI_RWREQ_DOUBLEREQ_SHIFT                    _MK_SHIFT_CONST(105)
#define MC_AXI_RWREQ_DOUBLEREQ_FIELD                    _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_DOUBLEREQ_SHIFT)
#define MC_AXI_RWREQ_DOUBLEREQ_RANGE                    _MK_SHIFT_CONST(105):_MK_SHIFT_CONST(105)
#define MC_AXI_RWREQ_DOUBLEREQ_ROW                      0

#define MC_AXI_RWREQ_ILLEGALACC_SHIFT                   _MK_SHIFT_CONST(106)
#define MC_AXI_RWREQ_ILLEGALACC_FIELD                   _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_ILLEGALACC_SHIFT)
#define MC_AXI_RWREQ_ILLEGALACC_RANGE                   _MK_SHIFT_CONST(106):_MK_SHIFT_CONST(106)
#define MC_AXI_RWREQ_ILLEGALACC_ROW                     0

#define MC_AXI_RWREQ_TAG_SHIFT                  _MK_SHIFT_CONST(107)
#define MC_AXI_RWREQ_TAG_FIELD                  _MK_FIELD_CONST(0x7f, MC_AXI_RWREQ_TAG_SHIFT)
#define MC_AXI_RWREQ_TAG_RANGE                  _MK_SHIFT_CONST(113):_MK_SHIFT_CONST(107)
#define MC_AXI_RWREQ_TAG_ROW                    0


// Packet CSR_C2MC_RESET
#define CSR_C2MC_RESET_SIZE 1

#define CSR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CSR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CSR_C2MC_RESET_RSTN_SHIFT)
#define CSR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_RESET_RSTN_ROW                 0


// Packet CSR_C2MC_REQ
#define CSR_C2MC_REQ_SIZE 32

#define CSR_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_REQ_ADR_SHIFT)
#define CSR_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_REQ_ADR_ROW                    0


// Packet CSR_C2MC_SIZE
#define CSR_C2MC_SIZE_SIZE 1

#define CSR_C2MC_SIZE_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define CSR_C2MC_SIZE_SIZE_FIELD                        _MK_FIELD_CONST(0x1, CSR_C2MC_SIZE_SIZE_SHIFT)
#define CSR_C2MC_SIZE_SIZE_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_SIZE_SIZE_ROW                  0


// Packet CSR_C2MC_SECURE
#define CSR_C2MC_SECURE_SIZE 1

#define CSR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CSR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CSR_C2MC_SECURE_SECURE_SHIFT)
#define CSR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_SECURE_SECURE_ROW                      0


// Packet CSR_C2MC_TAG
#define CSR_C2MC_TAG_SIZE 7

#define CSR_C2MC_TAG_TAG_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_TAG_TAG_FIELD                  _MK_FIELD_CONST(0x7f, CSR_C2MC_TAG_TAG_SHIFT)
#define CSR_C2MC_TAG_TAG_RANGE                  _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define CSR_C2MC_TAG_TAG_ROW                    0


// Packet CSR_C2MC_BP_REQ
#define CSR_C2MC_BP_REQ_SIZE 48

#define CSR_C2MC_BP_REQ_BASEADR_SHIFT                   _MK_SHIFT_CONST(0)
#define CSR_C2MC_BP_REQ_BASEADR_FIELD                   _MK_FIELD_CONST(0xffffffff, CSR_C2MC_BP_REQ_BASEADR_SHIFT)
#define CSR_C2MC_BP_REQ_BASEADR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_BP_REQ_BASEADR_ROW                     0

#define CSR_C2MC_BP_REQ_PITCH_SHIFT                     _MK_SHIFT_CONST(32)
#define CSR_C2MC_BP_REQ_PITCH_FIELD                     _MK_FIELD_CONST(0xffff, CSR_C2MC_BP_REQ_PITCH_SHIFT)
#define CSR_C2MC_BP_REQ_PITCH_RANGE                     _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(32)
#define CSR_C2MC_BP_REQ_PITCH_ROW                       0


// Packet CSR_C2MC_ADRXY
#define CSR_C2MC_ADRXY_SIZE 30

#define CSR_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CSR_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CSR_C2MC_ADRXY_OFFX_SHIFT)
#define CSR_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CSR_C2MC_ADRXY_OFFX_ROW                 0

#define CSR_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CSR_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CSR_C2MC_ADRXY_OFFY_SHIFT)
#define CSR_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CSR_C2MC_ADRXY_OFFY_ROW                 0


// Packet CSR_C2MC_TILE
#define CSR_C2MC_TILE_SIZE 33

#define CSR_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSR_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CSR_C2MC_TILE_LINADR_SHIFT)
#define CSR_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_TILE_LINADR_ROW                        0

#define CSR_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(32)
#define CSR_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CSR_C2MC_TILE_TMODE_SHIFT)
#define CSR_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CSR_C2MC_TILE_TMODE_ROW                 0
#define CSR_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CSR_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CSR_C2MC_RDI
#define CSR_C2MC_RDI_SIZE 256

#define CSR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_RDI_RDI_SHIFT)
#define CSR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CSR_C2MC_RDI_RDI_ROW                    0


// Packet CSR_C2MC_HP
#define CSR_C2MC_HP_SIZE 38

#define CSR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_HP_HPTH_SHIFT)
#define CSR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_HP_HPTH_ROW                    0

#define CSR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CSR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CSR_C2MC_HP_HPTM_SHIFT)
#define CSR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CSR_C2MC_HP_HPTM_ROW                    0


// Packet CSR_C2MC_HYST
#define CSR_C2MC_HYST_SIZE 32

#define CSR_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CSR_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CSR_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSR_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CSR_C2MC_HYST_DHYST_TM_SHIFT                    _MK_SHIFT_CONST(8)
#define CSR_C2MC_HYST_DHYST_TM_FIELD                    _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_DHYST_TM_SHIFT)
#define CSR_C2MC_HYST_DHYST_TM_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSR_C2MC_HYST_DHYST_TM_ROW                      0

#define CSR_C2MC_HYST_DHYST_TH_SHIFT                    _MK_SHIFT_CONST(16)
#define CSR_C2MC_HYST_DHYST_TH_FIELD                    _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_DHYST_TH_SHIFT)
#define CSR_C2MC_HYST_DHYST_TH_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CSR_C2MC_HYST_DHYST_TH_ROW                      0

#define CSR_C2MC_HYST_HYST_TM_SHIFT                     _MK_SHIFT_CONST(24)
#define CSR_C2MC_HYST_HYST_TM_FIELD                     _MK_FIELD_CONST(0xf, CSR_C2MC_HYST_HYST_TM_SHIFT)
#define CSR_C2MC_HYST_HYST_TM_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define CSR_C2MC_HYST_HYST_TM_ROW                       0

#define CSR_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CSR_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CSR_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CSR_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CSR_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CSR_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CSR_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CSR_C2MC_HYST_HYST_EN_SHIFT)
#define CSR_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CSR_C2MC_HYST_HYST_EN_ROW                       0


// Packet CSW_C2MC_RESET
#define CSW_C2MC_RESET_SIZE 1

#define CSW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CSW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_RESET_RSTN_SHIFT)
#define CSW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSW_C2MC_RESET_RSTN_ROW                 0


// Packet CSW_C2MC_REQ
#define CSW_C2MC_REQ_SIZE 321

#define CSW_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_ADR_SHIFT)
#define CSW_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_REQ_ADR_ROW                    0

#define CSW_C2MC_REQ_BE_SHIFT                   _MK_SHIFT_CONST(32)
#define CSW_C2MC_REQ_BE_FIELD                   _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_BE_SHIFT)
#define CSW_C2MC_REQ_BE_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CSW_C2MC_REQ_BE_ROW                     0

#define CSW_C2MC_REQ_WDO_SHIFT                  _MK_SHIFT_CONST(64)
#define CSW_C2MC_REQ_WDO_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_WDO_SHIFT)
#define CSW_C2MC_REQ_WDO_RANGE                  _MK_SHIFT_CONST(319):_MK_SHIFT_CONST(64)
#define CSW_C2MC_REQ_WDO_ROW                    0

#define CSW_C2MC_REQ_TAG_SHIFT                  _MK_SHIFT_CONST(320)
#define CSW_C2MC_REQ_TAG_FIELD                  _MK_FIELD_CONST(0x1, CSW_C2MC_REQ_TAG_SHIFT)
#define CSW_C2MC_REQ_TAG_RANGE                  _MK_SHIFT_CONST(320):_MK_SHIFT_CONST(320)
#define CSW_C2MC_REQ_TAG_ROW                    0


// Packet CSW_C2MC_SECURE
#define CSW_C2MC_SECURE_SIZE 1

#define CSW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CSW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CSW_C2MC_SECURE_SECURE_SHIFT)
#define CSW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSW_C2MC_SECURE_SECURE_ROW                      0


// Packet CSW_C2MC_BP_REQ
#define CSW_C2MC_BP_REQ_SIZE 337

#define CSW_C2MC_BP_REQ_BASEADR_SHIFT                   _MK_SHIFT_CONST(0)
#define CSW_C2MC_BP_REQ_BASEADR_FIELD                   _MK_FIELD_CONST(0xffffffff, CSW_C2MC_BP_REQ_BASEADR_SHIFT)
#define CSW_C2MC_BP_REQ_BASEADR_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_BP_REQ_BASEADR_ROW                     0

#define CSW_C2MC_BP_REQ_PITCH_SHIFT                     _MK_SHIFT_CONST(32)
#define CSW_C2MC_BP_REQ_PITCH_FIELD                     _MK_FIELD_CONST(0xffff, CSW_C2MC_BP_REQ_PITCH_SHIFT)
#define CSW_C2MC_BP_REQ_PITCH_RANGE                     _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(32)
#define CSW_C2MC_BP_REQ_PITCH_ROW                       0

#define CSW_C2MC_BP_REQ_BE_SHIFT                        _MK_SHIFT_CONST(48)
#define CSW_C2MC_BP_REQ_BE_FIELD                        _MK_FIELD_CONST(0xffffffff, CSW_C2MC_BP_REQ_BE_SHIFT)
#define CSW_C2MC_BP_REQ_BE_RANGE                        _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(48)
#define CSW_C2MC_BP_REQ_BE_ROW                  0

#define CSW_C2MC_BP_REQ_WDO_SHIFT                       _MK_SHIFT_CONST(80)
#define CSW_C2MC_BP_REQ_WDO_FIELD                       _MK_FIELD_CONST(0xffffffff, CSW_C2MC_BP_REQ_WDO_SHIFT)
#define CSW_C2MC_BP_REQ_WDO_RANGE                       _MK_SHIFT_CONST(335):_MK_SHIFT_CONST(80)
#define CSW_C2MC_BP_REQ_WDO_ROW                 0

#define CSW_C2MC_BP_REQ_TAG_SHIFT                       _MK_SHIFT_CONST(336)
#define CSW_C2MC_BP_REQ_TAG_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_BP_REQ_TAG_SHIFT)
#define CSW_C2MC_BP_REQ_TAG_RANGE                       _MK_SHIFT_CONST(336):_MK_SHIFT_CONST(336)
#define CSW_C2MC_BP_REQ_TAG_ROW                 0


// Packet CSW_C2MC_ADRXY
#define CSW_C2MC_ADRXY_SIZE 30

#define CSW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CSW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CSW_C2MC_ADRXY_OFFX_SHIFT)
#define CSW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CSW_C2MC_ADRXY_OFFX_ROW                 0

#define CSW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CSW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CSW_C2MC_ADRXY_OFFY_SHIFT)
#define CSW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CSW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CSW_C2MC_TILE
#define CSW_C2MC_TILE_SIZE 33

#define CSW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CSW_C2MC_TILE_LINADR_SHIFT)
#define CSW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_TILE_LINADR_ROW                        0

#define CSW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(32)
#define CSW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_TILE_TMODE_SHIFT)
#define CSW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CSW_C2MC_TILE_TMODE_ROW                 0
#define CSW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CSW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CSW_C2MC_XDI
#define CSW_C2MC_XDI_SIZE 32

#define CSW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_XDI_XDI_SHIFT)
#define CSW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_XDI_XDI_ROW                    0


// Packet CSW_C2MC_HP
#define CSW_C2MC_HP_SIZE 32

#define CSW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_HP_HPTH_SHIFT)
#define CSW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_HP_HPTH_ROW                    0


// Packet CSW_C2MC_WCOAL
#define CSW_C2MC_WCOAL_SIZE 32

#define CSW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CSW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CSW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CSW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CSW_C2MC_HYST
#define CSW_C2MC_HYST_SIZE 32

#define CSW_C2MC_HYST_HYST_SHIFT                        _MK_SHIFT_CONST(0)
#define CSW_C2MC_HYST_HYST_FIELD                        _MK_FIELD_CONST(0xffffffff, CSW_C2MC_HYST_HYST_SHIFT)
#define CSW_C2MC_HYST_HYST_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_HYST_HYST_ROW                  0


// Packet CBR_C2MC_RESET
#define CBR_C2MC_RESET_SIZE 1

#define CBR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CBR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_RESET_RSTN_SHIFT)
#define CBR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RESET_RSTN_ROW                 0


// Packet CBR_C2MC_REQP
#define CBR_C2MC_REQP_SIZE 263

#define CBR_C2MC_REQP_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define CBR_C2MC_REQP_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADR_SHIFT)
#define CBR_C2MC_REQP_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_REQP_ADR_ROW                   0

#define CBR_C2MC_REQP_ADRU_SHIFT                        _MK_SHIFT_CONST(32)
#define CBR_C2MC_REQP_ADRU_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADRU_SHIFT)
#define CBR_C2MC_REQP_ADRU_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBR_C2MC_REQP_ADRU_ROW                  0

#define CBR_C2MC_REQP_ADRV_SHIFT                        _MK_SHIFT_CONST(64)
#define CBR_C2MC_REQP_ADRV_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADRV_SHIFT)
#define CBR_C2MC_REQP_ADRV_RANGE                        _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CBR_C2MC_REQP_ADRV_ROW                  0

#define CBR_C2MC_REQP_LS_SHIFT                  _MK_SHIFT_CONST(96)
#define CBR_C2MC_REQP_LS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_LS_SHIFT)
#define CBR_C2MC_REQP_LS_RANGE                  _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define CBR_C2MC_REQP_LS_ROW                    0

#define CBR_C2MC_REQP_LSUV_SHIFT                        _MK_SHIFT_CONST(128)
#define CBR_C2MC_REQP_LSUV_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_LSUV_SHIFT)
#define CBR_C2MC_REQP_LSUV_RANGE                        _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(128)
#define CBR_C2MC_REQP_LSUV_ROW                  0

#define CBR_C2MC_REQP_HS_SHIFT                  _MK_SHIFT_CONST(160)
#define CBR_C2MC_REQP_HS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_HS_SHIFT)
#define CBR_C2MC_REQP_HS_RANGE                  _MK_SHIFT_CONST(191):_MK_SHIFT_CONST(160)
#define CBR_C2MC_REQP_HS_ROW                    0

#define CBR_C2MC_REQP_VS_SHIFT                  _MK_SHIFT_CONST(192)
#define CBR_C2MC_REQP_VS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_VS_SHIFT)
#define CBR_C2MC_REQP_VS_RANGE                  _MK_SHIFT_CONST(223):_MK_SHIFT_CONST(192)
#define CBR_C2MC_REQP_VS_ROW                    0

#define CBR_C2MC_REQP_DL_SHIFT                  _MK_SHIFT_CONST(224)
#define CBR_C2MC_REQP_DL_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_DL_SHIFT)
#define CBR_C2MC_REQP_DL_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(224)
#define CBR_C2MC_REQP_DL_ROW                    0

#define CBR_C2MC_REQP_HD_SHIFT                  _MK_SHIFT_CONST(256)
#define CBR_C2MC_REQP_HD_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_HD_SHIFT)
#define CBR_C2MC_REQP_HD_RANGE                  _MK_SHIFT_CONST(256):_MK_SHIFT_CONST(256)
#define CBR_C2MC_REQP_HD_ROW                    0

#define CBR_C2MC_REQP_VD_SHIFT                  _MK_SHIFT_CONST(257)
#define CBR_C2MC_REQP_VD_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_VD_SHIFT)
#define CBR_C2MC_REQP_VD_RANGE                  _MK_SHIFT_CONST(257):_MK_SHIFT_CONST(257)
#define CBR_C2MC_REQP_VD_ROW                    0

#define CBR_C2MC_REQP_VX2_SHIFT                 _MK_SHIFT_CONST(258)
#define CBR_C2MC_REQP_VX2_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_VX2_SHIFT)
#define CBR_C2MC_REQP_VX2_RANGE                 _MK_SHIFT_CONST(258):_MK_SHIFT_CONST(258)
#define CBR_C2MC_REQP_VX2_ROW                   0

#define CBR_C2MC_REQP_LP_SHIFT                  _MK_SHIFT_CONST(259)
#define CBR_C2MC_REQP_LP_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_LP_SHIFT)
#define CBR_C2MC_REQP_LP_RANGE                  _MK_SHIFT_CONST(259):_MK_SHIFT_CONST(259)
#define CBR_C2MC_REQP_LP_ROW                    0

#define CBR_C2MC_REQP_YUV_SHIFT                 _MK_SHIFT_CONST(260)
#define CBR_C2MC_REQP_YUV_FIELD                 _MK_FIELD_CONST(0x7, CBR_C2MC_REQP_YUV_SHIFT)
#define CBR_C2MC_REQP_YUV_RANGE                 _MK_SHIFT_CONST(262):_MK_SHIFT_CONST(260)
#define CBR_C2MC_REQP_YUV_ROW                   0


// Packet CBR_C2MC_SECURE
#define CBR_C2MC_SECURE_SIZE 1

#define CBR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CBR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CBR_C2MC_SECURE_SECURE_SHIFT)
#define CBR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_SECURE_SECURE_ROW                      0


// Packet CBR_C2MC_ADRXY
#define CBR_C2MC_ADRXY_SIZE 44

#define CBR_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CBR_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CBR_C2MC_ADRXY_OFFX_SHIFT)
#define CBR_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CBR_C2MC_ADRXY_OFFX_ROW                 0

#define CBR_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CBR_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CBR_C2MC_ADRXY_OFFY_SHIFT)
#define CBR_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CBR_C2MC_ADRXY_OFFY_ROW                 0

#define CBR_C2MC_ADRXY_OFFYUV_SHIFT                     _MK_SHIFT_CONST(30)
#define CBR_C2MC_ADRXY_OFFYUV_FIELD                     _MK_FIELD_CONST(0x3fff, CBR_C2MC_ADRXY_OFFYUV_SHIFT)
#define CBR_C2MC_ADRXY_OFFYUV_RANGE                     _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(30)
#define CBR_C2MC_ADRXY_OFFYUV_ROW                       0


// Packet CBR_C2MC_TILE
#define CBR_C2MC_TILE_SIZE 98

#define CBR_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CBR_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CBR_C2MC_TILE_LINADR_SHIFT)
#define CBR_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_TILE_LINADR_ROW                        0

#define CBR_C2MC_TILE_LINADRU_SHIFT                     _MK_SHIFT_CONST(32)
#define CBR_C2MC_TILE_LINADRU_FIELD                     _MK_FIELD_CONST(0xffffffff, CBR_C2MC_TILE_LINADRU_SHIFT)
#define CBR_C2MC_TILE_LINADRU_RANGE                     _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBR_C2MC_TILE_LINADRU_ROW                       0

#define CBR_C2MC_TILE_LINADRV_SHIFT                     _MK_SHIFT_CONST(64)
#define CBR_C2MC_TILE_LINADRV_FIELD                     _MK_FIELD_CONST(0xffffffff, CBR_C2MC_TILE_LINADRV_SHIFT)
#define CBR_C2MC_TILE_LINADRV_RANGE                     _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CBR_C2MC_TILE_LINADRV_ROW                       0

#define CBR_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(96)
#define CBR_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_TILE_TMODE_SHIFT)
#define CBR_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(96):_MK_SHIFT_CONST(96)
#define CBR_C2MC_TILE_TMODE_ROW                 0
#define CBR_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CBR_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)

#define CBR_C2MC_TILE_TMODEUV_SHIFT                     _MK_SHIFT_CONST(97)
#define CBR_C2MC_TILE_TMODEUV_FIELD                     _MK_FIELD_CONST(0x1, CBR_C2MC_TILE_TMODEUV_SHIFT)
#define CBR_C2MC_TILE_TMODEUV_RANGE                     _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(97)
#define CBR_C2MC_TILE_TMODEUV_ROW                       0
#define CBR_C2MC_TILE_TMODEUV_LINEAR                    _MK_ENUM_CONST(0)
#define CBR_C2MC_TILE_TMODEUV_TILED                     _MK_ENUM_CONST(1)


// Packet CBR_C2MC_RDYP
#define CBR_C2MC_RDYP_SIZE 1

#define CBR_C2MC_RDYP_RDYP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_RDYP_RDYP_FIELD                        _MK_FIELD_CONST(0x1, CBR_C2MC_RDYP_RDYP_SHIFT)
#define CBR_C2MC_RDYP_RDYP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RDYP_RDYP_ROW                  0


// Packet CBR_C2MC_OUTSTD
#define CBR_C2MC_OUTSTD_SIZE 1

#define CBR_C2MC_OUTSTD_OUTSTD_SHIFT                    _MK_SHIFT_CONST(0)
#define CBR_C2MC_OUTSTD_OUTSTD_FIELD                    _MK_FIELD_CONST(0x1, CBR_C2MC_OUTSTD_OUTSTD_SHIFT)
#define CBR_C2MC_OUTSTD_OUTSTD_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_OUTSTD_OUTSTD_ROW                      0


// Packet CBR_C2MC_STOP
#define CBR_C2MC_STOP_SIZE 1

#define CBR_C2MC_STOP_STOP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_STOP_STOP_FIELD                        _MK_FIELD_CONST(0x1, CBR_C2MC_STOP_STOP_SHIFT)
#define CBR_C2MC_STOP_STOP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_STOP_STOP_ROW                  0


// Packet CBR_C2MC_RDI
#define CBR_C2MC_RDI_SIZE 262

#define CBR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CBR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_RDI_RDI_SHIFT)
#define CBR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RDI_RDI_ROW                    0

#define CBR_C2MC_RDI_RDILST_SHIFT                       _MK_SHIFT_CONST(256)
#define CBR_C2MC_RDI_RDILST_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_RDI_RDILST_SHIFT)
#define CBR_C2MC_RDI_RDILST_RANGE                       _MK_SHIFT_CONST(256):_MK_SHIFT_CONST(256)
#define CBR_C2MC_RDI_RDILST_ROW                 0

#define CBR_C2MC_RDI_RDINB_SHIFT                        _MK_SHIFT_CONST(257)
#define CBR_C2MC_RDI_RDINB_FIELD                        _MK_FIELD_CONST(0x1f, CBR_C2MC_RDI_RDINB_SHIFT)
#define CBR_C2MC_RDI_RDINB_RANGE                        _MK_SHIFT_CONST(261):_MK_SHIFT_CONST(257)
#define CBR_C2MC_RDI_RDINB_ROW                  0


// Packet CBR_C2MC_DOREQ
#define CBR_C2MC_DOREQ_SIZE 64

#define CBR_C2MC_DOREQ_ADR_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_DOREQ_ADR_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_DOREQ_ADR_SHIFT)
#define CBR_C2MC_DOREQ_ADR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_DOREQ_ADR_ROW                  0

#define CBR_C2MC_DOREQ_LS_SHIFT                 _MK_SHIFT_CONST(32)
#define CBR_C2MC_DOREQ_LS_FIELD                 _MK_FIELD_CONST(0xffffffff, CBR_C2MC_DOREQ_LS_SHIFT)
#define CBR_C2MC_DOREQ_LS_RANGE                 _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBR_C2MC_DOREQ_LS_ROW                   0


// Packet CBR_C2MC_HP
#define CBR_C2MC_HP_SIZE 71

#define CBR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CBR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_HP_HPTH_SHIFT)
#define CBR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_HP_HPTH_ROW                    0

#define CBR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CBR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CBR_C2MC_HP_HPTM_SHIFT)
#define CBR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CBR_C2MC_HP_HPTM_ROW                    0

#define CBR_C2MC_HP_HPSOF_SHIFT                 _MK_SHIFT_CONST(38)
#define CBR_C2MC_HP_HPSOF_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_HP_HPSOF_SHIFT)
#define CBR_C2MC_HP_HPSOF_RANGE                 _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(38)
#define CBR_C2MC_HP_HPSOF_ROW                   0

#define CBR_C2MC_HP_HPCPW_SHIFT                 _MK_SHIFT_CONST(39)
#define CBR_C2MC_HP_HPCPW_FIELD                 _MK_FIELD_CONST(0xffff, CBR_C2MC_HP_HPCPW_SHIFT)
#define CBR_C2MC_HP_HPCPW_RANGE                 _MK_SHIFT_CONST(54):_MK_SHIFT_CONST(39)
#define CBR_C2MC_HP_HPCPW_ROW                   0

#define CBR_C2MC_HP_HPCBNPW_SHIFT                       _MK_SHIFT_CONST(55)
#define CBR_C2MC_HP_HPCBNPW_FIELD                       _MK_FIELD_CONST(0xffff, CBR_C2MC_HP_HPCBNPW_SHIFT)
#define CBR_C2MC_HP_HPCBNPW_RANGE                       _MK_SHIFT_CONST(70):_MK_SHIFT_CONST(55)
#define CBR_C2MC_HP_HPCBNPW_ROW                 0


// Packet CBR_C2MC_HYST
#define CBR_C2MC_HYST_SIZE 32

#define CBR_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CBR_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CBR_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CBR_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CBR_C2MC_HYST_DHYST_TM_SHIFT                    _MK_SHIFT_CONST(8)
#define CBR_C2MC_HYST_DHYST_TM_FIELD                    _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_DHYST_TM_SHIFT)
#define CBR_C2MC_HYST_DHYST_TM_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CBR_C2MC_HYST_DHYST_TM_ROW                      0

#define CBR_C2MC_HYST_DHYST_TH_SHIFT                    _MK_SHIFT_CONST(16)
#define CBR_C2MC_HYST_DHYST_TH_FIELD                    _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_DHYST_TH_SHIFT)
#define CBR_C2MC_HYST_DHYST_TH_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CBR_C2MC_HYST_DHYST_TH_ROW                      0

#define CBR_C2MC_HYST_HYST_TM_SHIFT                     _MK_SHIFT_CONST(24)
#define CBR_C2MC_HYST_HYST_TM_FIELD                     _MK_FIELD_CONST(0xf, CBR_C2MC_HYST_HYST_TM_SHIFT)
#define CBR_C2MC_HYST_HYST_TM_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define CBR_C2MC_HYST_HYST_TM_ROW                       0

#define CBR_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CBR_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CBR_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CBR_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CBR_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CBR_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CBR_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CBR_C2MC_HYST_HYST_EN_SHIFT)
#define CBR_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CBR_C2MC_HYST_HYST_EN_ROW                       0


// Packet CBW_C2MC_RESET
#define CBW_C2MC_RESET_SIZE 1

#define CBW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CBW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CBW_C2MC_RESET_RSTN_SHIFT)
#define CBW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_RESET_RSTN_ROW                 0


// Packet CBW_C2MC_REQP
#define CBW_C2MC_REQP_SIZE 134

#define CBW_C2MC_REQP_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define CBW_C2MC_REQP_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_ADR_SHIFT)
#define CBW_C2MC_REQP_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_REQP_ADR_ROW                   0

#define CBW_C2MC_REQP_LS_SHIFT                  _MK_SHIFT_CONST(32)
#define CBW_C2MC_REQP_LS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_LS_SHIFT)
#define CBW_C2MC_REQP_LS_RANGE                  _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBW_C2MC_REQP_LS_ROW                    0

#define CBW_C2MC_REQP_HS_SHIFT                  _MK_SHIFT_CONST(64)
#define CBW_C2MC_REQP_HS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_HS_SHIFT)
#define CBW_C2MC_REQP_HS_RANGE                  _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CBW_C2MC_REQP_HS_ROW                    0

#define CBW_C2MC_REQP_VS_SHIFT                  _MK_SHIFT_CONST(96)
#define CBW_C2MC_REQP_VS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_VS_SHIFT)
#define CBW_C2MC_REQP_VS_RANGE                  _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define CBW_C2MC_REQP_VS_ROW                    0

#define CBW_C2MC_REQP_HD_SHIFT                  _MK_SHIFT_CONST(128)
#define CBW_C2MC_REQP_HD_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_HD_SHIFT)
#define CBW_C2MC_REQP_HD_RANGE                  _MK_SHIFT_CONST(128):_MK_SHIFT_CONST(128)
#define CBW_C2MC_REQP_HD_ROW                    0

#define CBW_C2MC_REQP_VD_SHIFT                  _MK_SHIFT_CONST(129)
#define CBW_C2MC_REQP_VD_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_VD_SHIFT)
#define CBW_C2MC_REQP_VD_RANGE                  _MK_SHIFT_CONST(129):_MK_SHIFT_CONST(129)
#define CBW_C2MC_REQP_VD_ROW                    0

#define CBW_C2MC_REQP_BPP_SHIFT                 _MK_SHIFT_CONST(130)
#define CBW_C2MC_REQP_BPP_FIELD                 _MK_FIELD_CONST(0x3, CBW_C2MC_REQP_BPP_SHIFT)
#define CBW_C2MC_REQP_BPP_RANGE                 _MK_SHIFT_CONST(131):_MK_SHIFT_CONST(130)
#define CBW_C2MC_REQP_BPP_ROW                   0

#define CBW_C2MC_REQP_XY_SHIFT                  _MK_SHIFT_CONST(132)
#define CBW_C2MC_REQP_XY_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_XY_SHIFT)
#define CBW_C2MC_REQP_XY_RANGE                  _MK_SHIFT_CONST(132):_MK_SHIFT_CONST(132)
#define CBW_C2MC_REQP_XY_ROW                    0

#define CBW_C2MC_REQP_PK_SHIFT                  _MK_SHIFT_CONST(133)
#define CBW_C2MC_REQP_PK_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_PK_SHIFT)
#define CBW_C2MC_REQP_PK_RANGE                  _MK_SHIFT_CONST(133):_MK_SHIFT_CONST(133)
#define CBW_C2MC_REQP_PK_ROW                    0


// Packet CBW_C2MC_SECURE
#define CBW_C2MC_SECURE_SIZE 1

#define CBW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CBW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CBW_C2MC_SECURE_SECURE_SHIFT)
#define CBW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_SECURE_SECURE_ROW                      0


// Packet CBW_C2MC_ADRXY
#define CBW_C2MC_ADRXY_SIZE 30

#define CBW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CBW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CBW_C2MC_ADRXY_OFFX_SHIFT)
#define CBW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CBW_C2MC_ADRXY_OFFX_ROW                 0

#define CBW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CBW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CBW_C2MC_ADRXY_OFFY_SHIFT)
#define CBW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CBW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CBW_C2MC_TILE
#define CBW_C2MC_TILE_SIZE 33

#define CBW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CBW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CBW_C2MC_TILE_LINADR_SHIFT)
#define CBW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_TILE_LINADR_ROW                        0

#define CBW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(32)
#define CBW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CBW_C2MC_TILE_TMODE_SHIFT)
#define CBW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CBW_C2MC_TILE_TMODE_ROW                 0
#define CBW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CBW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CBW_C2MC_RDYP
#define CBW_C2MC_RDYP_SIZE 1

#define CBW_C2MC_RDYP_RDYP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_RDYP_RDYP_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_RDYP_RDYP_SHIFT)
#define CBW_C2MC_RDYP_RDYP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_RDYP_RDYP_ROW                  0


// Packet CBW_C2MC_STOP
#define CBW_C2MC_STOP_SIZE 1

#define CBW_C2MC_STOP_STOP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_STOP_STOP_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_STOP_STOP_SHIFT)
#define CBW_C2MC_STOP_STOP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_STOP_STOP_ROW                  0


// Packet CBW_C2MC_XDI
#define CBW_C2MC_XDI_SIZE 1

#define CBW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CBW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_XDI_XDI_SHIFT)
#define CBW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_XDI_XDI_ROW                    0


// Packet CBW_C2MC_DOREQ
#define CBW_C2MC_DOREQ_SIZE 321

#define CBW_C2MC_DOREQ_ADR_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_DOREQ_ADR_FIELD                        _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_ADR_SHIFT)
#define CBW_C2MC_DOREQ_ADR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_DOREQ_ADR_ROW                  0

#define CBW_C2MC_DOREQ_BE_SHIFT                 _MK_SHIFT_CONST(32)
#define CBW_C2MC_DOREQ_BE_FIELD                 _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_BE_SHIFT)
#define CBW_C2MC_DOREQ_BE_RANGE                 _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBW_C2MC_DOREQ_BE_ROW                   0

#define CBW_C2MC_DOREQ_WDO_SHIFT                        _MK_SHIFT_CONST(64)
#define CBW_C2MC_DOREQ_WDO_FIELD                        _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_WDO_SHIFT)
#define CBW_C2MC_DOREQ_WDO_RANGE                        _MK_SHIFT_CONST(319):_MK_SHIFT_CONST(64)
#define CBW_C2MC_DOREQ_WDO_ROW                  0

#define CBW_C2MC_DOREQ_TAG_SHIFT                        _MK_SHIFT_CONST(320)
#define CBW_C2MC_DOREQ_TAG_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_DOREQ_TAG_SHIFT)
#define CBW_C2MC_DOREQ_TAG_RANGE                        _MK_SHIFT_CONST(320):_MK_SHIFT_CONST(320)
#define CBW_C2MC_DOREQ_TAG_ROW                  0


// Packet CBW_C2MC_HP
#define CBW_C2MC_HP_SIZE 32

#define CBW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CBW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_HP_HPTH_SHIFT)
#define CBW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_HP_HPTH_ROW                    0


// Packet CBW_C2MC_WCOAL
#define CBW_C2MC_WCOAL_SIZE 32

#define CBW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CBW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CBW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CBW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CBW_C2MC_HYST
#define CBW_C2MC_HYST_SIZE 32

#define CBW_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CBW_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xfff, CBW_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CBW_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define CBW_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CBW_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CBW_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CBW_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CBW_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CBW_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CBW_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CBW_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CBW_C2MC_HYST_HYST_EN_SHIFT)
#define CBW_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CBW_C2MC_HYST_HYST_EN_ROW                       0


// Packet CCR_C2MC_RESET
#define CCR_C2MC_RESET_SIZE 1

#define CCR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CCR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CCR_C2MC_RESET_RSTN_SHIFT)
#define CCR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCR_C2MC_RESET_RSTN_ROW                 0


// Packet CCR_C2MC_REQ
#define CCR_C2MC_REQ_SIZE 101

#define CCR_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_ADR_SHIFT)
#define CCR_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_REQ_ADR_ROW                    0

#define CCR_C2MC_REQ_LS_SHIFT                   _MK_SHIFT_CONST(32)
#define CCR_C2MC_REQ_LS_FIELD                   _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_LS_SHIFT)
#define CCR_C2MC_REQ_LS_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CCR_C2MC_REQ_LS_ROW                     0

#define CCR_C2MC_REQ_HINC_SHIFT                 _MK_SHIFT_CONST(64)
#define CCR_C2MC_REQ_HINC_FIELD                 _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_HINC_SHIFT)
#define CCR_C2MC_REQ_HINC_RANGE                 _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CCR_C2MC_REQ_HINC_ROW                   0

#define CCR_C2MC_REQ_ACMD_SHIFT                 _MK_SHIFT_CONST(96)
#define CCR_C2MC_REQ_ACMD_FIELD                 _MK_FIELD_CONST(0x3, CCR_C2MC_REQ_ACMD_SHIFT)
#define CCR_C2MC_REQ_ACMD_RANGE                 _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(96)
#define CCR_C2MC_REQ_ACMD_ROW                   0

#define CCR_C2MC_REQ_LN_SHIFT                   _MK_SHIFT_CONST(98)
#define CCR_C2MC_REQ_LN_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_LN_SHIFT)
#define CCR_C2MC_REQ_LN_RANGE                   _MK_SHIFT_CONST(98):_MK_SHIFT_CONST(98)
#define CCR_C2MC_REQ_LN_ROW                     0

#define CCR_C2MC_REQ_HD_SHIFT                   _MK_SHIFT_CONST(99)
#define CCR_C2MC_REQ_HD_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_HD_SHIFT)
#define CCR_C2MC_REQ_HD_RANGE                   _MK_SHIFT_CONST(99):_MK_SHIFT_CONST(99)
#define CCR_C2MC_REQ_HD_ROW                     0

#define CCR_C2MC_REQ_VD_SHIFT                   _MK_SHIFT_CONST(100)
#define CCR_C2MC_REQ_VD_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_VD_SHIFT)
#define CCR_C2MC_REQ_VD_RANGE                   _MK_SHIFT_CONST(100):_MK_SHIFT_CONST(100)
#define CCR_C2MC_REQ_VD_ROW                     0


// Packet CCR_C2MC_SECURE
#define CCR_C2MC_SECURE_SIZE 1

#define CCR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CCR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CCR_C2MC_SECURE_SECURE_SHIFT)
#define CCR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCR_C2MC_SECURE_SECURE_ROW                      0


// Packet CCR_C2MC_RDI
#define CCR_C2MC_RDI_SIZE 256

#define CCR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_RDI_RDI_SHIFT)
#define CCR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CCR_C2MC_RDI_RDI_ROW                    0


// Packet CCR_C2MC_HP
#define CCR_C2MC_HP_SIZE 38

#define CCR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_HP_HPTH_SHIFT)
#define CCR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_HP_HPTH_ROW                    0

#define CCR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CCR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CCR_C2MC_HP_HPTM_SHIFT)
#define CCR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CCR_C2MC_HP_HPTM_ROW                    0


// Packet CCR_C2MC_HYST
#define CCR_C2MC_HYST_SIZE 32

#define CCR_C2MC_HYST_HYST_SHIFT                        _MK_SHIFT_CONST(0)
#define CCR_C2MC_HYST_HYST_FIELD                        _MK_FIELD_CONST(0xffffffff, CCR_C2MC_HYST_HYST_SHIFT)
#define CCR_C2MC_HYST_HYST_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_HYST_HYST_ROW                  0


// Packet CCW_C2MC_RESET
#define CCW_C2MC_RESET_SIZE 1

#define CCW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CCW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CCW_C2MC_RESET_RSTN_SHIFT)
#define CCW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_RESET_RSTN_ROW                 0


// Packet CCW_C2MC_REQ
#define CCW_C2MC_REQ_SIZE 417

#define CCW_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_ADR_SHIFT)
#define CCW_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_REQ_ADR_ROW                    0

#define CCW_C2MC_REQ_LS_SHIFT                   _MK_SHIFT_CONST(32)
#define CCW_C2MC_REQ_LS_FIELD                   _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_LS_SHIFT)
#define CCW_C2MC_REQ_LS_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CCW_C2MC_REQ_LS_ROW                     0

#define CCW_C2MC_REQ_HINC_SHIFT                 _MK_SHIFT_CONST(64)
#define CCW_C2MC_REQ_HINC_FIELD                 _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_HINC_SHIFT)
#define CCW_C2MC_REQ_HINC_RANGE                 _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CCW_C2MC_REQ_HINC_ROW                   0

#define CCW_C2MC_REQ_ACMD_SHIFT                 _MK_SHIFT_CONST(96)
#define CCW_C2MC_REQ_ACMD_FIELD                 _MK_FIELD_CONST(0x3, CCW_C2MC_REQ_ACMD_SHIFT)
#define CCW_C2MC_REQ_ACMD_RANGE                 _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(96)
#define CCW_C2MC_REQ_ACMD_ROW                   0

#define CCW_C2MC_REQ_LN_SHIFT                   _MK_SHIFT_CONST(98)
#define CCW_C2MC_REQ_LN_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_LN_SHIFT)
#define CCW_C2MC_REQ_LN_RANGE                   _MK_SHIFT_CONST(98):_MK_SHIFT_CONST(98)
#define CCW_C2MC_REQ_LN_ROW                     0

#define CCW_C2MC_REQ_HD_SHIFT                   _MK_SHIFT_CONST(99)
#define CCW_C2MC_REQ_HD_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_HD_SHIFT)
#define CCW_C2MC_REQ_HD_RANGE                   _MK_SHIFT_CONST(99):_MK_SHIFT_CONST(99)
#define CCW_C2MC_REQ_HD_ROW                     0

#define CCW_C2MC_REQ_VD_SHIFT                   _MK_SHIFT_CONST(100)
#define CCW_C2MC_REQ_VD_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_VD_SHIFT)
#define CCW_C2MC_REQ_VD_RANGE                   _MK_SHIFT_CONST(100):_MK_SHIFT_CONST(100)
#define CCW_C2MC_REQ_VD_ROW                     0

#define CCW_C2MC_REQ_BPP_SHIFT                  _MK_SHIFT_CONST(101)
#define CCW_C2MC_REQ_BPP_FIELD                  _MK_FIELD_CONST(0x3, CCW_C2MC_REQ_BPP_SHIFT)
#define CCW_C2MC_REQ_BPP_RANGE                  _MK_SHIFT_CONST(102):_MK_SHIFT_CONST(101)
#define CCW_C2MC_REQ_BPP_ROW                    0

#define CCW_C2MC_REQ_XY_SHIFT                   _MK_SHIFT_CONST(103)
#define CCW_C2MC_REQ_XY_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_XY_SHIFT)
#define CCW_C2MC_REQ_XY_RANGE                   _MK_SHIFT_CONST(103):_MK_SHIFT_CONST(103)
#define CCW_C2MC_REQ_XY_ROW                     0

#define CCW_C2MC_REQ_BE_SHIFT                   _MK_SHIFT_CONST(128)
#define CCW_C2MC_REQ_BE_FIELD                   _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_BE_SHIFT)
#define CCW_C2MC_REQ_BE_RANGE                   _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(128)
#define CCW_C2MC_REQ_BE_ROW                     0

#define CCW_C2MC_REQ_WDO_SHIFT                  _MK_SHIFT_CONST(160)
#define CCW_C2MC_REQ_WDO_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_WDO_SHIFT)
#define CCW_C2MC_REQ_WDO_RANGE                  _MK_SHIFT_CONST(415):_MK_SHIFT_CONST(160)
#define CCW_C2MC_REQ_WDO_ROW                    0

#define CCW_C2MC_REQ_TAG_SHIFT                  _MK_SHIFT_CONST(416)
#define CCW_C2MC_REQ_TAG_FIELD                  _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_TAG_SHIFT)
#define CCW_C2MC_REQ_TAG_RANGE                  _MK_SHIFT_CONST(416):_MK_SHIFT_CONST(416)
#define CCW_C2MC_REQ_TAG_ROW                    0


// Packet CCW_C2MC_SECURE
#define CCW_C2MC_SECURE_SIZE 1

#define CCW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CCW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CCW_C2MC_SECURE_SECURE_SHIFT)
#define CCW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_SECURE_SECURE_ROW                      0


// Packet CCW_C2MC_ADRXY
#define CCW_C2MC_ADRXY_SIZE 30

#define CCW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CCW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CCW_C2MC_ADRXY_OFFX_SHIFT)
#define CCW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CCW_C2MC_ADRXY_OFFX_ROW                 0

#define CCW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CCW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CCW_C2MC_ADRXY_OFFY_SHIFT)
#define CCW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CCW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CCW_C2MC_TILE
#define CCW_C2MC_TILE_SIZE 33

#define CCW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CCW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0xffffffff, CCW_C2MC_TILE_LINADR_SHIFT)
#define CCW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_TILE_LINADR_ROW                        0

#define CCW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(32)
#define CCW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CCW_C2MC_TILE_TMODE_SHIFT)
#define CCW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CCW_C2MC_TILE_TMODE_ROW                 0
#define CCW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CCW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CCW_C2MC_XDI
#define CCW_C2MC_XDI_SIZE 1

#define CCW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0x1, CCW_C2MC_XDI_XDI_SHIFT)
#define CCW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_XDI_XDI_ROW                    0


// Packet CCW_C2MC_HP
#define CCW_C2MC_HP_SIZE 32

#define CCW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_HP_HPTH_SHIFT)
#define CCW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_HP_HPTH_ROW                    0


// Packet CCW_C2MC_WCOAL
#define CCW_C2MC_WCOAL_SIZE 32

#define CCW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CCW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CCW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CCW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CCW_C2MC_HYST
#define CCW_C2MC_HYST_SIZE 32

#define CCW_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CCW_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xfff, CCW_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CCW_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define CCW_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CCW_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CCW_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CCW_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CCW_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CCW_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CCW_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CCW_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CCW_C2MC_HYST_HYST_EN_SHIFT)
#define CCW_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CCW_C2MC_HYST_HYST_EN_ROW                       0


// Packet SC_MCCIF_ASYNC
#define SC_MCCIF_ASYNC_SIZE 4

#define SC_MCCIF_ASYNC_RDCL_RDFAST_SHIFT                        _MK_SHIFT_CONST(0)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_RDCL_RDFAST_SHIFT)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_ROW                  0

#define SC_MCCIF_ASYNC_RDMC_RDFAST_SHIFT                        _MK_SHIFT_CONST(1)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_RDMC_RDFAST_SHIFT)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_ROW                  0

#define SC_MCCIF_ASYNC_WRCL_MCLE2X_SHIFT                        _MK_SHIFT_CONST(2)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_WRCL_MCLE2X_SHIFT)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_ROW                  0

#define SC_MCCIF_ASYNC_WRMC_CLLE2X_SHIFT                        _MK_SHIFT_CONST(3)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_WRMC_CLLE2X_SHIFT)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_RANGE                        _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_ROW                  0


// Packet SMMU_PTE
#define SMMU_PTE_SIZE 32

#define SMMU_PTE_PA_SHIFT                       _MK_SHIFT_CONST(0)
#define SMMU_PTE_PA_FIELD                       _MK_FIELD_CONST(0xfffff, SMMU_PTE_PA_SHIFT)
#define SMMU_PTE_PA_RANGE                       _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define SMMU_PTE_PA_ROW                 0

#define SMMU_PTE_RESERVED_SHIFT                 _MK_SHIFT_CONST(20)
#define SMMU_PTE_RESERVED_FIELD                 _MK_FIELD_CONST(0xff, SMMU_PTE_RESERVED_SHIFT)
#define SMMU_PTE_RESERVED_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(20)
#define SMMU_PTE_RESERVED_ROW                   0

#define SMMU_PTE_NONSECURE_SHIFT                        _MK_SHIFT_CONST(29)
#define SMMU_PTE_NONSECURE_FIELD                        _MK_FIELD_CONST(0x1, SMMU_PTE_NONSECURE_SHIFT)
#define SMMU_PTE_NONSECURE_RANGE                        _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define SMMU_PTE_NONSECURE_ROW                  0

#define SMMU_PTE_WRITABLE_SHIFT                 _MK_SHIFT_CONST(30)
#define SMMU_PTE_WRITABLE_FIELD                 _MK_FIELD_CONST(0x1, SMMU_PTE_WRITABLE_SHIFT)
#define SMMU_PTE_WRITABLE_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define SMMU_PTE_WRITABLE_ROW                   0

#define SMMU_PTE_READABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define SMMU_PTE_READABLE_FIELD                 _MK_FIELD_CONST(0x1, SMMU_PTE_READABLE_SHIFT)
#define SMMU_PTE_READABLE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define SMMU_PTE_READABLE_ROW                   0


// Packet SMMU_PDE
#define SMMU_PDE_SIZE 32

#define SMMU_PDE_PTE_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define SMMU_PDE_PTE_BASE_FIELD                 _MK_FIELD_CONST(0xfffff, SMMU_PDE_PTE_BASE_SHIFT)
#define SMMU_PDE_PTE_BASE_RANGE                 _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define SMMU_PDE_PTE_BASE_ROW                   0

#define SMMU_PDE_PA_SHIFT                       _MK_SHIFT_CONST(10)
#define SMMU_PDE_PA_FIELD                       _MK_FIELD_CONST(0x3ff, SMMU_PDE_PA_SHIFT)
#define SMMU_PDE_PA_RANGE                       _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(10)
#define SMMU_PDE_PA_ROW                 0

#define SMMU_PDE_RESERVED_SHIFT                 _MK_SHIFT_CONST(20)
#define SMMU_PDE_RESERVED_FIELD                 _MK_FIELD_CONST(0xff, SMMU_PDE_RESERVED_SHIFT)
#define SMMU_PDE_RESERVED_RANGE                 _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(20)
#define SMMU_PDE_RESERVED_ROW                   0

#define SMMU_PDE_NEXT_SHIFT                     _MK_SHIFT_CONST(28)
#define SMMU_PDE_NEXT_FIELD                     _MK_FIELD_CONST(0x1, SMMU_PDE_NEXT_SHIFT)
#define SMMU_PDE_NEXT_RANGE                     _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define SMMU_PDE_NEXT_ROW                       0

#define SMMU_PDE_NONSECURE_SHIFT                        _MK_SHIFT_CONST(29)
#define SMMU_PDE_NONSECURE_FIELD                        _MK_FIELD_CONST(0x1, SMMU_PDE_NONSECURE_SHIFT)
#define SMMU_PDE_NONSECURE_RANGE                        _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define SMMU_PDE_NONSECURE_ROW                  0

#define SMMU_PDE_WRITABLE_SHIFT                 _MK_SHIFT_CONST(30)
#define SMMU_PDE_WRITABLE_FIELD                 _MK_FIELD_CONST(0x1, SMMU_PDE_WRITABLE_SHIFT)
#define SMMU_PDE_WRITABLE_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define SMMU_PDE_WRITABLE_ROW                   0

#define SMMU_PDE_READABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define SMMU_PDE_READABLE_FIELD                 _MK_FIELD_CONST(0x1, SMMU_PDE_READABLE_SHIFT)
#define SMMU_PDE_READABLE_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define SMMU_PDE_READABLE_ROW                   0


// Packet SMMU_HW_PTE
#define SMMU_HW_PTE_SIZE 23

#define SMMU_HW_PTE_PA_SHIFT                    _MK_SHIFT_CONST(0)
#define SMMU_HW_PTE_PA_FIELD                    _MK_FIELD_CONST(0xfffff, SMMU_HW_PTE_PA_SHIFT)
#define SMMU_HW_PTE_PA_RANGE                    _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define SMMU_HW_PTE_PA_ROW                      0

#define SMMU_HW_PTE_NONSECURE_SHIFT                     _MK_SHIFT_CONST(20)
#define SMMU_HW_PTE_NONSECURE_FIELD                     _MK_FIELD_CONST(0x1, SMMU_HW_PTE_NONSECURE_SHIFT)
#define SMMU_HW_PTE_NONSECURE_RANGE                     _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define SMMU_HW_PTE_NONSECURE_ROW                       0

#define SMMU_HW_PTE_WRITABLE_SHIFT                      _MK_SHIFT_CONST(21)
#define SMMU_HW_PTE_WRITABLE_FIELD                      _MK_FIELD_CONST(0x1, SMMU_HW_PTE_WRITABLE_SHIFT)
#define SMMU_HW_PTE_WRITABLE_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define SMMU_HW_PTE_WRITABLE_ROW                        0

#define SMMU_HW_PTE_READABLE_SHIFT                      _MK_SHIFT_CONST(22)
#define SMMU_HW_PTE_READABLE_FIELD                      _MK_FIELD_CONST(0x1, SMMU_HW_PTE_READABLE_SHIFT)
#define SMMU_HW_PTE_READABLE_RANGE                      _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define SMMU_HW_PTE_READABLE_ROW                        0


// Packet SMMU_HW_PDE
#define SMMU_HW_PDE_SIZE 24

#define SMMU_HW_PDE_PTE_BASE_SHIFT                      _MK_SHIFT_CONST(0)
#define SMMU_HW_PDE_PTE_BASE_FIELD                      _MK_FIELD_CONST(0xfffff, SMMU_HW_PDE_PTE_BASE_SHIFT)
#define SMMU_HW_PDE_PTE_BASE_RANGE                      _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(0)
#define SMMU_HW_PDE_PTE_BASE_ROW                        0

#define SMMU_HW_PDE_PA_SHIFT                    _MK_SHIFT_CONST(10)
#define SMMU_HW_PDE_PA_FIELD                    _MK_FIELD_CONST(0x3ff, SMMU_HW_PDE_PA_SHIFT)
#define SMMU_HW_PDE_PA_RANGE                    _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(10)
#define SMMU_HW_PDE_PA_ROW                      0

#define SMMU_HW_PDE_NEXT_SHIFT                  _MK_SHIFT_CONST(20)
#define SMMU_HW_PDE_NEXT_FIELD                  _MK_FIELD_CONST(0x1, SMMU_HW_PDE_NEXT_SHIFT)
#define SMMU_HW_PDE_NEXT_RANGE                  _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(20)
#define SMMU_HW_PDE_NEXT_ROW                    0

#define SMMU_HW_PDE_NONSECURE_SHIFT                     _MK_SHIFT_CONST(21)
#define SMMU_HW_PDE_NONSECURE_FIELD                     _MK_FIELD_CONST(0x1, SMMU_HW_PDE_NONSECURE_SHIFT)
#define SMMU_HW_PDE_NONSECURE_RANGE                     _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(21)
#define SMMU_HW_PDE_NONSECURE_ROW                       0

#define SMMU_HW_PDE_WRITABLE_SHIFT                      _MK_SHIFT_CONST(22)
#define SMMU_HW_PDE_WRITABLE_FIELD                      _MK_FIELD_CONST(0x1, SMMU_HW_PDE_WRITABLE_SHIFT)
#define SMMU_HW_PDE_WRITABLE_RANGE                      _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define SMMU_HW_PDE_WRITABLE_ROW                        0

#define SMMU_HW_PDE_READABLE_SHIFT                      _MK_SHIFT_CONST(23)
#define SMMU_HW_PDE_READABLE_FIELD                      _MK_FIELD_CONST(0x1, SMMU_HW_PDE_READABLE_SHIFT)
#define SMMU_HW_PDE_READABLE_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(23)
#define SMMU_HW_PDE_READABLE_ROW                        0


//
// REGISTER LIST
//
#define LIST_ARMC_REGS(_op_) \
_op_(MC_INTSTATUS_0) \
_op_(MC_INTMASK_0) \
_op_(MC_ERR_STATUS_0) \
_op_(MC_ERR_ADR_0) \
_op_(MC_SMMU_CONFIG_0) \
_op_(MC_SMMU_TLB_CONFIG_0) \
_op_(MC_SMMU_PTC_CONFIG_0) \
_op_(MC_SMMU_PTB_ASID_0) \
_op_(MC_SMMU_PTB_DATA_0) \
_op_(MC_SMMU_TLB_FLUSH_0) \
_op_(MC_SMMU_PTC_FLUSH_0) \
_op_(MC_SMMU_ASID_SECURITY_0) \
_op_(MC_EMEM_CFG_0) \
_op_(MC_EMEM_ADR_CFG_0) \
_op_(MC_EMEM_ADR_CFG_DEV0_0) \
_op_(MC_EMEM_ADR_CFG_DEV1_0) \
_op_(MC_SECURITY_CFG0_0) \
_op_(MC_SECURITY_CFG1_0) \
_op_(MC_SECURITY_CFG2_0) \
_op_(MC_SECURITY_RSV_0) \
_op_(MC_EMEM_ARB_CFG_0) \
_op_(MC_EMEM_ARB_OUTSTANDING_REQ_0) \
_op_(MC_EMEM_ARB_TIMING_RCD_0) \
_op_(MC_EMEM_ARB_TIMING_RP_0) \
_op_(MC_EMEM_ARB_TIMING_RC_0) \
_op_(MC_EMEM_ARB_TIMING_RAS_0) \
_op_(MC_EMEM_ARB_TIMING_FAW_0) \
_op_(MC_EMEM_ARB_TIMING_RRD_0) \
_op_(MC_EMEM_ARB_TIMING_RAP2PRE_0) \
_op_(MC_EMEM_ARB_TIMING_WAP2PRE_0) \
_op_(MC_EMEM_ARB_TIMING_R2R_0) \
_op_(MC_EMEM_ARB_TIMING_W2W_0) \
_op_(MC_EMEM_ARB_TIMING_R2W_0) \
_op_(MC_EMEM_ARB_TIMING_W2R_0) \
_op_(MC_EMEM_ARB_DA_TURNS_0) \
_op_(MC_EMEM_ARB_DA_COVERS_0) \
_op_(MC_EMEM_ARB_MISC0_0) \
_op_(MC_EMEM_ARB_MISC1_0) \
_op_(MC_EMEM_ARB_RING1_THROTTLE_0) \
_op_(MC_EMEM_ARB_RING3_THROTTLE_0) \
_op_(MC_EMEM_ARB_OVERRIDE_0) \
_op_(MC_EMEM_ARB_RSV_0) \
_op_(MC_CLKEN_OVERRIDE_0) \
_op_(MC_TIMING_CONTROL_DBG_0) \
_op_(MC_TIMING_CONTROL_0) \
_op_(MC_STAT_CONTROL_0) \
_op_(MC_STAT_STATUS_0) \
_op_(MC_STAT_EMC_CLOCK_LIMIT_0) \
_op_(MC_STAT_EMC_CLOCK_LIMIT_MSBS_0) \
_op_(MC_STAT_EMC_CLOCKS_0) \
_op_(MC_STAT_EMC_CLOCKS_MSBS_0) \
_op_(MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_LO_0) \
_op_(MC_STAT_EMC_FILTER_SET0_ADR_LIMIT_HI_0) \
_op_(MC_STAT_EMC_FILTER_SET0_SLACK_LIMIT_0) \
_op_(MC_STAT_EMC_FILTER_SET0_MISCELLANEOUS_0) \
_op_(MC_STAT_EMC_FILTER_SET0_CLIENT_0_0) \
_op_(MC_STAT_EMC_FILTER_SET0_CLIENT_1_0) \
_op_(MC_STAT_EMC_FILTER_SET0_CLIENT_2_0) \
_op_(MC_STAT_EMC_SET0_COUNT_0) \
_op_(MC_STAT_EMC_SET0_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET0_SLACK_ACCUM_0) \
_op_(MC_STAT_EMC_SET0_SLACK_ACCUM_MSBS_0) \
_op_(MC_STAT_EMC_SET0_HISTO_COUNT_0) \
_op_(MC_STAT_EMC_SET0_HISTO_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0) \
_op_(MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0) \
_op_(MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_HI_0) \
_op_(MC_STAT_EMC_FILTER_SET1_SLACK_LIMIT_0) \
_op_(MC_STAT_EMC_FILTER_SET1_MISCELLANEOUS_0) \
_op_(MC_STAT_EMC_FILTER_SET1_CLIENT_0_0) \
_op_(MC_STAT_EMC_FILTER_SET1_CLIENT_1_0) \
_op_(MC_STAT_EMC_FILTER_SET1_CLIENT_2_0) \
_op_(MC_STAT_EMC_SET1_COUNT_0) \
_op_(MC_STAT_EMC_SET1_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET1_SLACK_ACCUM_0) \
_op_(MC_STAT_EMC_SET1_SLACK_ACCUM_MSBS_0) \
_op_(MC_STAT_EMC_SET1_HISTO_COUNT_0) \
_op_(MC_STAT_EMC_SET1_HISTO_COUNT_MSBS_0) \
_op_(MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0) \
_op_(MC_SMMU_STATS_TLB_HIT_COUNT_0) \
_op_(MC_SMMU_STATS_TLB_MISS_COUNT_0) \
_op_(MC_SMMU_STATS_PTC_HIT_COUNT_0) \
_op_(MC_SMMU_STATS_PTC_MISS_COUNT_0) \
_op_(MC_CLIENT_HOTRESET_CTRL_0) \
_op_(MC_CLIENT_HOTRESET_STATUS_0) \
_op_(MC_EMEM_ARB_ISOCHRONOUS_0_0) \
_op_(MC_EMEM_ARB_ISOCHRONOUS_1_0) \
_op_(MC_EMEM_ARB_ISOCHRONOUS_2_0) \
_op_(MC_EMEM_ARB_HYSTERESIS_0_0) \
_op_(MC_EMEM_ARB_HYSTERESIS_1_0) \
_op_(MC_EMEM_ARB_HYSTERESIS_2_0) \
_op_(MC_SMMU_TRANSLATION_ENABLE_0_0) \
_op_(MC_SMMU_TRANSLATION_ENABLE_1_0) \
_op_(MC_SMMU_TRANSLATION_ENABLE_2_0) \
_op_(MC_SMMU_AFI_ASID_0) \
_op_(MC_SMMU_AVPC_ASID_0) \
_op_(MC_SMMU_DC_ASID_0) \
_op_(MC_SMMU_DCB_ASID_0) \
_op_(MC_SMMU_EPP_ASID_0) \
_op_(MC_SMMU_G2_ASID_0) \
_op_(MC_SMMU_HC_ASID_0) \
_op_(MC_SMMU_HDA_ASID_0) \
_op_(MC_SMMU_ISP_ASID_0) \
_op_(MC_SMMU_MPE_ASID_0) \
_op_(MC_SMMU_NV_ASID_0) \
_op_(MC_SMMU_NV2_ASID_0) \
_op_(MC_SMMU_PPCS_ASID_0) \
_op_(MC_SMMU_SATA_ASID_0) \
_op_(MC_SMMU_VDE_ASID_0) \
_op_(MC_SMMU_VI_ASID_0) \
_op_(MC_A9LP_EXTRA_SNAP_LEVELS_0) \
_op_(MC_AHB_EXTRA_SNAP_LEVELS_0) \
_op_(MC_APB_EXTRA_SNAP_LEVELS_0) \
_op_(MC_AVP_EXTRA_SNAP_LEVELS_0) \
_op_(MC_DIS_EXTRA_SNAP_LEVELS_0) \
_op_(MC_HEG_EXTRA_SNAP_LEVELS_0) \
_op_(MC_ME_EXTRA_SNAP_LEVELS_0) \
_op_(MC_PCX_EXTRA_SNAP_LEVELS_0) \
_op_(MC_PI_EXTRA_SNAP_LEVELS_0) \
_op_(MC_SAX_EXTRA_SNAP_LEVELS_0) \
_op_(MC_TDA_EXTRA_SNAP_LEVELS_0) \
_op_(MC_TDA2_EXTRA_SNAP_LEVELS_0) \
_op_(MC_TDB_EXTRA_SNAP_LEVELS_0) \
_op_(MC_TDB2_EXTRA_SNAP_LEVELS_0) \
_op_(MC_VD_EXTRA_SNAP_LEVELS_0) \
_op_(MC_VE_EXTRA_SNAP_LEVELS_0) \
_op_(MC_LATENCY_ALLOWANCE_AFI_0_0) \
_op_(MC_LATENCY_ALLOWANCE_AVPC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_DC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_DC_1_0) \
_op_(MC_LATENCY_ALLOWANCE_DC_2_0) \
_op_(MC_LATENCY_ALLOWANCE_DCB_0_0) \
_op_(MC_LATENCY_ALLOWANCE_DCB_1_0) \
_op_(MC_LATENCY_ALLOWANCE_DCB_2_0) \
_op_(MC_LATENCY_ALLOWANCE_EPP_0_0) \
_op_(MC_LATENCY_ALLOWANCE_EPP_1_0) \
_op_(MC_LATENCY_ALLOWANCE_G2_0_0) \
_op_(MC_LATENCY_ALLOWANCE_G2_1_0) \
_op_(MC_LATENCY_ALLOWANCE_HC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_HC_1_0) \
_op_(MC_LATENCY_ALLOWANCE_HDA_0_0) \
_op_(MC_LATENCY_ALLOWANCE_ISP_0_0) \
_op_(MC_LATENCY_ALLOWANCE_MPCORE_0_0) \
_op_(MC_LATENCY_ALLOWANCE_MPCORELP_0_0) \
_op_(MC_LATENCY_ALLOWANCE_MPE_0_0) \
_op_(MC_LATENCY_ALLOWANCE_MPE_1_0) \
_op_(MC_LATENCY_ALLOWANCE_MPE_2_0) \
_op_(MC_LATENCY_ALLOWANCE_NV_0_0) \
_op_(MC_LATENCY_ALLOWANCE_NV_1_0) \
_op_(MC_LATENCY_ALLOWANCE_NV2_0_0) \
_op_(MC_LATENCY_ALLOWANCE_NV2_1_0) \
_op_(MC_LATENCY_ALLOWANCE_PPCS_0_0) \
_op_(MC_LATENCY_ALLOWANCE_PPCS_1_0) \
_op_(MC_LATENCY_ALLOWANCE_PTC_0_0) \
_op_(MC_LATENCY_ALLOWANCE_SATA_0_0) \
_op_(MC_LATENCY_ALLOWANCE_VDE_0_0) \
_op_(MC_LATENCY_ALLOWANCE_VDE_1_0) \
_op_(MC_LATENCY_ALLOWANCE_VDE_2_0) \
_op_(MC_LATENCY_ALLOWANCE_VDE_3_0) \
_op_(MC_LATENCY_ALLOWANCE_VI_0_0) \
_op_(MC_LATENCY_ALLOWANCE_VI_1_0) \
_op_(MC_LATENCY_ALLOWANCE_VI_2_0) \
_op_(MC_RESERVED_RSV_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_MC 0x00000000

//
// ARMC REGISTER BANKS
//

#define MC0_FIRST_REG 0x0000 // MC_INTSTATUS_0
#define MC0_LAST_REG 0x0020 // MC_SMMU_PTB_DATA_0
#define MC1_FIRST_REG 0x0030 // MC_SMMU_TLB_FLUSH_0
#define MC1_LAST_REG 0x0038 // MC_SMMU_ASID_SECURITY_0
#define MC2_FIRST_REG 0x0050 // MC_EMEM_CFG_0
#define MC2_LAST_REG 0x005c // MC_EMEM_ADR_CFG_DEV1_0
#define MC3_FIRST_REG 0x0070 // MC_SECURITY_CFG0_0
#define MC3_LAST_REG 0x007c // MC_SECURITY_RSV_0
#define MC4_FIRST_REG 0x0090 // MC_EMEM_ARB_CFG_0
#define MC4_LAST_REG 0x00c4 // MC_EMEM_ARB_TIMING_W2R_0
#define MC5_FIRST_REG 0x00d0 // MC_EMEM_ARB_DA_TURNS_0
#define MC5_LAST_REG 0x00ec // MC_EMEM_ARB_RSV_0
#define MC6_FIRST_REG 0x00f4 // MC_CLKEN_OVERRIDE_0
#define MC6_LAST_REG 0x0130 // MC_STAT_EMC_FILTER_SET0_CLIENT_2_0
#define MC7_FIRST_REG 0x0138 // MC_STAT_EMC_SET0_COUNT_0
#define MC7_LAST_REG 0x0150 // MC_STAT_EMC_SET0_MINIMUM_SLACK_OBSERVED_0
#define MC8_FIRST_REG 0x0158 // MC_STAT_EMC_FILTER_SET1_ADR_LIMIT_LO_0
#define MC8_LAST_REG 0x0170 // MC_STAT_EMC_FILTER_SET1_CLIENT_2_0
#define MC9_FIRST_REG 0x0178 // MC_STAT_EMC_SET1_COUNT_0
#define MC9_LAST_REG 0x0190 // MC_STAT_EMC_SET1_MINIMUM_SLACK_OBSERVED_0
#define MC10_FIRST_REG 0x01f0 // MC_SMMU_STATS_TLB_HIT_COUNT_0
#define MC10_LAST_REG 0x0210 // MC_EMEM_ARB_ISOCHRONOUS_2_0
#define MC11_FIRST_REG 0x0218 // MC_EMEM_ARB_HYSTERESIS_0_0
#define MC11_LAST_REG 0x0220 // MC_EMEM_ARB_HYSTERESIS_2_0
#define MC12_FIRST_REG 0x0228 // MC_SMMU_TRANSLATION_ENABLE_0_0
#define MC12_LAST_REG 0x0230 // MC_SMMU_TRANSLATION_ENABLE_2_0
#define MC13_FIRST_REG 0x0238 // MC_SMMU_AFI_ASID_0
#define MC13_LAST_REG 0x0258 // MC_SMMU_ISP_ASID_0
#define MC14_FIRST_REG 0x0264 // MC_SMMU_MPE_ASID_0
#define MC14_LAST_REG 0x0270 // MC_SMMU_PPCS_ASID_0
#define MC15_FIRST_REG 0x0278 // MC_SMMU_SATA_ASID_0
#define MC15_LAST_REG 0x0280 // MC_SMMU_VI_ASID_0
#define MC16_FIRST_REG 0x029c // MC_A9LP_EXTRA_SNAP_LEVELS_0
#define MC16_LAST_REG 0x02d8 // MC_VE_EXTRA_SNAP_LEVELS_0
#define MC17_FIRST_REG 0x02e0 // MC_LATENCY_ALLOWANCE_AFI_0_0
#define MC17_LAST_REG 0x036c // MC_LATENCY_ALLOWANCE_VI_2_0
#define MC18_FIRST_REG 0x03fc // MC_RESERVED_RSV_0
#define MC18_LAST_REG 0x03fc // MC_RESERVED_RSV_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARMC_H_INC_
