<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  
  <meta name="renderer" content="webkit">
  <meta http-equiv="X-UA-Compatible" content="IE=edge" >
  <link rel="dns-prefetch" href="http://keyanxiaoxiaoguai.github.io">
  <title>FGPA从入门到精通（Verilog部分） | Hexo</title>
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <meta name="description" content="**第一讲：Verilog的历史​        在传统硬件电路的设计方法中，当设计工程师需要设计一个新的硬件、数字电路或数字逻辑系统时，需要为此设计并画出一张线路图，随后在CAE(计算机辅助工程分析)工作站上进行设计。所设计的线路图由线和符号组成，其中线代表了线路，符号代表了基本设计单元，其取自于工程师构造此线路图使用的零件符号库。对于不同逻辑器件的设计，需要选择对应的符号库，如当设计工程师选择">
<meta property="og:type" content="article">
<meta property="og:title" content="FGPA从入门到精通（Verilog部分）">
<meta property="og:url" content="http://keyanxiaoxiaoguai.github.io/2022/06/02/Verilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/index.html">
<meta property="og:site_name" content="Hexo">
<meta property="og:description" content="**第一讲：Verilog的历史​        在传统硬件电路的设计方法中，当设计工程师需要设计一个新的硬件、数字电路或数字逻辑系统时，需要为此设计并画出一张线路图，随后在CAE(计算机辅助工程分析)工作站上进行设计。所设计的线路图由线和符号组成，其中线代表了线路，符号代表了基本设计单元，其取自于工程师构造此线路图使用的零件符号库。对于不同逻辑器件的设计，需要选择对应的符号库，如当设计工程师选择">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0018.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0019.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0020.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0021.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0022.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0023.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0024.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0025.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0026.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0027.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0028.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0029.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0030.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0031.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0032.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0033.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0034.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0035.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0036.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0037.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0038.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0039.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0040.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0041.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0042.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0043.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0044.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0045.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0046.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0047.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0048.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0049.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0050.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0051.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0052.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0053.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0054.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0055.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0056.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0057.png">
<meta property="og:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0058.png">
<meta property="article:published_time" content="2022-06-02T07:05:03.000Z">
<meta property="article:modified_time" content="2022-06-06T07:00:25.807Z">
<meta property="article:author" content="John Doe">
<meta property="article:tag" content="视频笔记">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://keyanxiaoxiaoguai.github.io/MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0018.png">
  
    <link rel="alternative" href="/atom.xml" title="Hexo" type="application/atom+xml">
  
  
    <link rel="icon" href="/favicon.png">
  
  <link rel="stylesheet" type="text/css" href="/./main.0cf68a.css">
  <style type="text/css">
  
    #container.show {
      background: linear-gradient(200deg,#a0cfe4,#e8c37e);
    }
  </style>
  

  

<meta name="generator" content="Hexo 6.2.0"></head>

<body>
  <div id="container" q-class="show:isCtnShow">
    <canvas id="anm-canvas" class="anm-canvas"></canvas>
    <div class="left-col" q-class="show:isShow">
      
<div class="overlay" style="background: #4d4d4d"></div>
<div class="intrude-less">
	<header id="header" class="inner">
		<a href="/" class="profilepic">
			<img src="/img/01.jpg" class="js-avatar">
		</a>>
		<hgroup>
		  <h1 class="header-author"><a href="/"></a></h1>
		</hgroup>
		

		<nav class="header-menu">
			<ul>
			
				<li><a href="/">主页</a></li>
	        
				<li><a href="/tags/%E9%9A%8F%E7%AC%94/">随笔</a></li>
	        
			</ul>
		</nav>
		<nav class="header-smart-menu">
    		
    			
    			<a q-on="click: openSlider(e, 'innerArchive')" href="javascript:void(0)">所有文章</a>
    			
            
    			
    			<a q-on="click: openSlider(e, 'friends')" href="javascript:void(0)">友链</a>
    			
            
    			
    			<a q-on="click: openSlider(e, 'aboutme')" href="javascript:void(0)">关于我</a>
    			
            
		</nav>
		<nav class="header-nav">
			<div class="social">
				
					<a class="github" target="_blank" href="#" title="github"><i class="icon-github"></i></a>
		        
					<a class="weibo" target="_blank" href="#" title="weibo"><i class="icon-weibo"></i></a>
		        
					<a class="rss" target="_blank" href="#" title="rss"><i class="icon-rss"></i></a>
		        
					<a class="zhihu" target="_blank" href="#" title="zhihu"><i class="icon-zhihu"></i></a>
		        
			</div>
		</nav>
	</header>		
</div>

    </div>
    <div class="mid-col" q-class="show:isShow,hide:isShow|isFalse">
      
<nav id="mobile-nav">
  	<div class="overlay js-overlay" style="background: #4d4d4d"></div>
	<div class="btnctn js-mobile-btnctn">
  		<div class="slider-trigger list" q-on="click: openSlider(e)"><i class="icon icon-sort"></i></div>
	</div>
	<div class="intrude-less">
		<header id="header" class="inner">
			<div class="profilepic">
				<img src="/img/01.jpg" class="js-avatar">
			</div>
			<hgroup>
			  <h1 class="header-author js-header-author"></h1>
			</hgroup>
			
			
			
				
			
				
			
			
			
			<nav class="header-nav">
				<div class="social">
					
						<a class="github" target="_blank" href="#" title="github"><i class="icon-github"></i></a>
			        
						<a class="weibo" target="_blank" href="#" title="weibo"><i class="icon-weibo"></i></a>
			        
						<a class="rss" target="_blank" href="#" title="rss"><i class="icon-rss"></i></a>
			        
						<a class="zhihu" target="_blank" href="#" title="zhihu"><i class="icon-zhihu"></i></a>
			        
				</div>
			</nav>

			<nav class="header-menu js-header-menu">
				<ul style="width: 50%">
				
				
					<li style="width: 50%"><a href="/">主页</a></li>
		        
					<li style="width: 50%"><a href="/tags/%E9%9A%8F%E7%AC%94/">随笔</a></li>
		        
				</ul>
			</nav>
		</header>				
	</div>
	<div class="mobile-mask" style="display:none" q-show="isShow"></div>
</nav>

      <div id="wrapper" class="body-wrap">
        <div class="menu-l">
          <div class="canvas-wrap">
            <canvas data-colors="#eaeaea" data-sectionHeight="100" data-contentId="js-content" id="myCanvas1" class="anm-canvas"></canvas>
          </div>
          <div id="js-content" class="content-ll">
            <article id="post-Verilog语法入门" class="article article-type-post " itemscope itemprop="blogPost">
  <div class="article-inner">
    
      <header class="article-header">
        
  
    <h1 class="article-title" itemprop="name">
      FGPA从入门到精通（Verilog部分）
    </h1>
  

        
        <a href="/2022/06/02/Verilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/" class="archive-article-date">
  	<time datetime="2022-06-02T07:05:03.000Z" itemprop="datePublished"><i class="icon-calendar icon"></i>2022-06-02</time>
</a>
        
      </header>
    
    <div class="article-entry" itemprop="articleBody">
      
        <h1 id="第一讲：Verilog的历史"><a href="#第一讲：Verilog的历史" class="headerlink" title="**第一讲：Verilog的历史"></a>**第一讲：Verilog的历史</h1><p>​        在传统硬件电路的设计方法中，当设计工程师需要设计一个新的硬件、数字电路或数字逻辑系统时，需要为此设计并画出一张线路图，随后在CAE(计算机辅助工程分析)工作站上进行设计。所设计的线路图由线和符号组成，其中线代表了线路，符号代表了基本设计单元，其取自于工程师构造此线路图使用的零件符号库。对于不同逻辑器件的设计，需要选择对应的符号库，如当设计工程师选择的时标准逻辑器件(74系列等)作为板级设计线路图，那么此线路图的符号则需要取自标准逻辑零件符号库。若设计工程师进行了 ASIC 设计，线路冬的符号就要取自 ASIC 库去用的完单元。</p>
<p>​        这就是传统的原理冬设计方法，原理冬设计法存在着许多弊端，如当设计者想要实现线路冬的逻辑优化时，就需要利用 EDA 工具或者人工进行布尔函数逻辑优化。除此之外，传统原理冬设计还在在难以验证的缺点，设计工程师想要验证设计，必须通过搭建硬件平台(比如电路板)，为设计验证工作带来了麻烦。</p>
<p>​         随着人们对于科技的要求与期待越来越高，电子设计技术发展也越来越快，设计的集成度、复杂程度也逐渐加深，传统的设计方法已经无法满足高级设计的需求，最终出现了借助先进 EDA 工具的<br>一种描述语言设计方法，可以对数字电路和数字逻辑系统进行形式化的描述，这种语言就是硬件描述语言。硬件描述语言，英文全称为 Hardware Description Language，简称HDL，HDL 是一种用形式化方法来描述数字电路和数字逻辑系统的语言。设计工程师可以使用这种语言来表述自己的设计思路，通过利用 EDA 工具进行仿真、自动综合到门级电路，最终在 ASIC 或 FPGA实现其功能。</p>
<p>​        以2输入的与门为例来对比原理图设计方法与 HDL 设计方法之间的区别，在传统的设计方法中设计 2 输入与门可能需到标准器件库中调用 74 系列的器件，但在硬件描述语言中“&amp;”就是一个与门的形式描述，“C&#x3D;A&amp;B”就是一个2输入与门的描述。而“&amp;”就代表了I一个与门器件。硬件描述语言发展至今已有二十多年历史，当今业界的标准中(IEEE标准)主要有VHDL 和Verilog HDL 这两种硬件描述语言。本书采用的是 VerilogHDL 硬件描述语言，接下来着重对其发展的历史及特点进行介绍。</p>
<p>​         Verilog HDL 语言最初是在 1983年由 Gateway Design Automation公司为其模拟器产品开发的硬件建模语言，当时这只是公司产品的专用语言。随着公司模拟、仿真器产品的广泛使用，Verilog HDL 作为一种实用语言逐渐为众多设计者所接受。1990 年一次致力于增加语言普及性的活动中， Verilog HDL 语言被推向公众领域从而被更多人熟知。</p>
<p>​         Open Verilog International(OVI)是促进 Verilog 发展的国际性组织。1992 年，OVI 决定致力千推广Verilog OVI 标准成为IEEE 标准。这一推广最后获得成功，Veriloa 语言干1995年成为EEE 标准，称为TEEE Std1364-1995。其完整标准在Verilog 硬件描述语言参考手册中有详细描述。</p>
<p>​         Verilog HDL 语言具有许多优点，例如Verilog HDL语言提供了编程语言接口，通过该接口可以在模拟、验证期间从设计外部访问设计，包括模拟的具体控制和运行。Veriloa HDL语言不仅定义了语法，而且对每个语法结构都定义了清晰的模拟、仿真语义。因此，用这种语言编写的模型能够使用Verilog 仿真器进行验证。Veriloq HDL 提供了扩展的建模能力，其中许多扩展最初很难理解，但是Veriloa HDL语言的核心子集非常易于学习和使用，这对大多数建模应用来说已经足够。当然，完整的硬件描述语言足以对从最复杂的芯片到完整的电子系统进行描述。</p>
<h1 id="第二讲-综合和仿真"><a href="#第二讲-综合和仿真" class="headerlink" title="第二讲 综合和仿真"></a>第二讲 综合和仿真</h1><h2 id="2-1-综合"><a href="#2-1-综合" class="headerlink" title="2.1 综合"></a>2.1 综合</h2><p>​       Verilog 是硬件描述语言，顾名思义，<em>就是用代码的形式描述硬件的功能，最终在硬件电路上实现该功能</em>。<strong>在Veriloa 描述出硬件功能后需要使用综合器对 Veriloa 代码进行解释并将代码转化成实际的电路来表示，最终产生实际的电路，也被称为网表。</strong>这种将 Verilog 代码转成网表的工具就是综合器。</p>
<h2 id="2-2-仿真"><a href="#2-2-仿真" class="headerlink" title="2.2 仿真"></a>2.2 仿真</h2><p>​        在 FPGA 设计的过程中，不可避免会出现各种BUG。如果在编写好代码、综合成电路、烧写到FPGA 后才发现问题，此时再去定位问题就会非常地困难。而在综合前，设计师可以在电脑里通过仿真软件对代码进行仿真测试，检测出 BUG 并将其解决，最后再将程序烧写进 FPGA。一般情况下可以认为没有经过仿真验证的代码，一定是存在 BUG的。</p>
<p>​         为了模拟真实的情况，需要编写测试文件。该文件也是用 Veriloq 编写的，其描述了仿真对象的输入激励情况。该激励力求模仿最真实的情况，产生最接近的激励信号，将该信号的波形输入给仿真对象，查看仿真对象的输出是否与预期一致。需要注意的是:在仿真过程中没有将代码转成电路，仿真器只是对代码进行仿真验证。至于该代码是否可转成电路，仿真器并不关心。</p>
<p>​        由此可见，Verilog 的代码不仅可以描述电路，还可以用于测试。事实上，Verilog 定义的语法非常之多，但绝大部分都是为了仿真测试来使用的，只有少部分才是用于电路设计，详细可以参考本书的“可综合逻辑设计”一节。Verilog 中用干设计的语法是学习的重点，堂握好设计的语法并孰练应用于各种复杂的项目是技能的核心。而其他测试用的语法，在需要时查找和参考就已经足够了。</p>
<h2 id="2-3-可综合设计"><a href="#2-3-可综合设计" class="headerlink" title="2.3 可综合设计"></a>2.3 可综合设计</h2><p>​         Verilog 硬件描述语言有类似高级语言的完整语法结构和系统，这些语法结构的应用给设计描述带来很多方便。但是，Verilog 是描述硬件电路的，其建立在硬件电路的基础之上。而有些语法结构只是以仿真测试为目的，是不能与实际硬件电路对应起来的。也就是说在使用这些语法时，<strong>将一个语言描述的程序映射成实际硬件电路中的结构是不能实现的，也称为不可综合语法。</strong></p>
<p>​        综合就是把编写的 rtl代码转换成对应的实际电路。比如编写代码 assign a&#x3D;b&amp;c;EDA综合工具就会去元件库里调用一个二输入与门，将输入端分别接上 b和 c，输出端接上a。</p>
<p>​         同样地，如果设计师编写了一些如下所示的语句 </p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> a=b&amp;c; </span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> c=e|f; </span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> e=x^y;</span><br><span class="line"></span><br><span class="line">.............</span><br></pre></td></tr></table></figure>

<p>​         综合工具就会像搭积木一样把这些“逻辑”电路用一些“门”电路来搭起来。当然，工具会对必要的地方做一些优化，比如编写一个电路 assing a&#x3D;b&amp;~b，工具就会将a恒接为 0，而不会去调用一个与门来搭这个电路。</p>
<p>​        综述所述，“综合”要做的事情有:编译 rtl 代码，从库里选择用到的门器件，把这些器件按照“逻辑”搭建成“门”电路。</p>
<p>​        不可综合，是指找不到对应的“门”器件来实现相应的代码。比如“#100”之类的延时功能，简单的门器件是无法实现延时 100个单元的，还有打印语句等，也是门器件无法实现的。在设计的时<br>候要确保所写的代码是可以综合的，这就依赖于设计者的能力，知道什么是可综合的代码，什么是不可综合的代码。<strong>对于初学者来说，最好是先记住规则，遵守规则，先按规则来设计电路并在这一过程中逐渐理解，这是最好的学习路径。</strong></p>
<p>下表列不可综合或者不推荐使用的代码</p>
<table>
<thead>
<tr>
<th>代码</th>
<th>要求</th>
</tr>
</thead>
<tbody><tr>
<td>initial</td>
<td>严禁在设计中使用，只能在测试文件中使用</td>
</tr>
<tr>
<td>task&#x2F;function</td>
<td>不推荐在设计中使用，在测试文件中使用</td>
</tr>
<tr>
<td>for</td>
<td>在设计中，测试文件中均可以使用。但在设计中多数会将其用错，所以建议在初期设计中不使用，熟练后按规范使用</td>
</tr>
<tr>
<td>while&#x2F;repeat&#x2F;forever</td>
<td>严禁在设计中使用，只能在测试文件中使用</td>
</tr>
<tr>
<td>integer</td>
<td>不推荐在设计中使用</td>
</tr>
<tr>
<td>三态门</td>
<td>内部模块不能有三态接口，三态门只有顶层文件才使用。三态门目的是为了节省管脚，FPGA内部完全没有必要使用。</td>
</tr>
<tr>
<td>casex&#x2F;casez</td>
<td>设计代码内部不能有X态和Z态，因此casez，casex设计时不使用。</td>
</tr>
<tr>
<td>force&#x2F;wait&#x2F;fork</td>
<td>严禁在设计中使用，只能在测试文件中使用</td>
</tr>
<tr>
<td>#n</td>
<td>严禁在设计中使用，只能在测试文件中使用</td>
</tr>
</tbody></table>
<p>下表是推荐使用的代码：</p>
<table>
<thead>
<tr>
<th>代码</th>
<th>备注</th>
</tr>
</thead>
<tbody><tr>
<td>reg&#x2F;wire</td>
<td>设计中所有的信号类型定义，只有reg和wire两种</td>
</tr>
<tr>
<td>parameter</td>
<td>设计代码中所有的位宽，长度，状态机命名等，建议都用参数表示，阅读方便并且修改容易</td>
</tr>
<tr>
<td>assign&#x2F;always</td>
<td>程序块注意部分，至简设计法对always使用有严格规范</td>
</tr>
<tr>
<td></td>
<td>组合逻辑格式为：                                                        assign@(*) begin                                                                         代码语句：                                                                                 end                                                                                     或者使用assign                                                                                 时序逻辑格式为：                                                                                        always@(posedge clk or negedgerst_n) begin                                                                                                                     if(rst_n&#x3D;&#x3D;1’b0) begin                                                                                                              代码语句：                                                                                                           end                                                                                                else begin                                                                                                  代码语句：                                                                                            end                                                                                                 end                                                                                              时序逻辑中，敏感列表一定是clk的上升沿和复位的下降沿，最开始必须判断复位。</td>
</tr>
<tr>
<td>if else和case</td>
<td>always里面的语句，使用if else和case两种方法用来作选择判断，可以完成全部设计</td>
</tr>
<tr>
<td>算数运算符（+，-，*，&#x2F;,%）</td>
<td>可以直接综合出相应的电路。但除法和求余运算的电路面积一般比较大，不建议直接使用除法和求余</td>
</tr>
<tr>
<td>赋值运算符（&#x3D;，&lt;&#x3D;）</td>
<td>时序逻辑用”&lt;&#x3D;”，组合逻辑用”&#x3D;”，其它情况不存在</td>
</tr>
<tr>
<td>关系运算符（&#x3D;&#x3D;,!&#x3D;,&gt;,&lt;,&gt;&#x3D;,&lt;&#x3D;）</td>
<td></td>
</tr>
<tr>
<td>逻辑运算符（&amp;&amp;,||,!）</td>
<td></td>
</tr>
<tr>
<td>位运算符（~,|,^,&amp;）</td>
<td></td>
</tr>
<tr>
<td>移位运算符（&lt;&lt;,&gt;&gt;）</td>
<td></td>
</tr>
<tr>
<td>拼接运算符（{ }）</td>
<td></td>
</tr>
</tbody></table>
<h1 id="第三讲-模块结构"><a href="#第三讲-模块结构" class="headerlink" title="第三讲 模块结构"></a>第三讲 模块结构</h1><h2 id="3-1-模块介绍"><a href="#3-1-模块介绍" class="headerlink" title="3.1 模块介绍"></a>3.1 模块介绍</h2><p>​        模块(module)是Verilog 的基本描述单位，是用于描述某个设计的功能或结构及与其他模块通信的外部端口。</p>
<p>​         模块在概念上可等同一个器件，就如调用通用器件(与门、三态门等)或通用宏单元(计数器 ，ALU，CPU)等。因此，<strong>一个模块可在另一个模块中调用，一个电路设计可由多个模块组合而成。</strong>一<br>个模块的设计只是一个系统设计中的某个层欢设计，模块设计可采用多种建模方式。</p>
<p>​        Verilog的基本设计单元是“模块”。采用模块化的设计使系统看起来更有条理也便于仿真和测试，因此整个项目的设计思想就是模块套模块，自顶向下依次展开。在一个工程的设计里，每个模块实现特定的功能，模块间可进行层次的嵌套。对大型的数字电路进行设计时，可以将其分割成大小不一的小模块，每个小模块实现特定的功能，最后通过由顶层模块调用子模块的方式来实现整体功能，这就是Top-Down的设计思想。</p>
<p>模块有五个主要部分:端口定义、参数定义(可选)、I&#x2F;O 说明、内部信号声明、功能定义。模块总是以关键词 module 开始，以关键词 endmodule 结屋。它的一般语法结构如下所示:</p>
<blockquote>
<p>端口定义</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> module_name(</span><br><span class="line">clk ,        <span class="comment">//端口1，时钟</span></span><br><span class="line">rst_n ,      <span class="comment">//端口2，复位</span></span><br><span class="line">dout         <span class="comment">//其它信号，如dout</span></span><br><span class="line">);</span><br></pre></td></tr></table></figure>

<blockquote>
<p>参数定义（可选）</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> DATA_W = <span class="number">8</span>;</span><br></pre></td></tr></table></figure>

<blockquote>
<p>I&#x2F;O说明</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">input</span>  clk ;            <span class="comment">//输入信号定义</span></span><br><span class="line"><span class="keyword">input</span>  rst_n ;         <span class="comment">//输入信号定义</span></span><br><span class="line"><span class="keyword">output</span>  [DATA_W-<span class="number">1</span>:<span class="number">0</span>] dout;    <span class="comment">//输出信号定义</span></span><br></pre></td></tr></table></figure>

<blockquote>
<p>信号说明  </p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>  [DATA_W-<span class="number">1</span>:<span class="number">0</span>]  dout;        <span class="comment">//信号类型</span></span><br><span class="line">(<span class="keyword">reg</span>,<span class="keyword">wire</span>)定义   <span class="keyword">reg</span>  signal1;  <span class="comment">//信号类型</span></span><br></pre></td></tr></table></figure>

<blockquote>
<p>…………..以下为描述功能部分…………………..</p>
<p>功能定义</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//组合逻辑写法</span></span><br><span class="line"><span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//时序逻辑写法</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1&#x27;b0</span>)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="3-2-模块名和端口定义"><a href="#3-2-模块名和端口定义" class="headerlink" title="3.2 模块名和端口定义"></a>3.2 模块名和端口定义</h2><p>​         声明模块的名字和输入输出口。其格式如下:<br>​                       module 模块名(端口 1，端口 2，端口 3，…..)<br>​        其中模块是以 module 开始，以 endmodule 结束。模块名是模块唯一的标识符，一般建议模块名尽量用能够描述其功能的名字来命名，并且模块名和文件名相同。<br>​         模块的端口表示的是模块的输入和输出口名，也是其与其他模块联系端口的标识。</p>
<h2 id="3-3-参数定义"><a href="#3-3-参数定义" class="headerlink" title="3.3 参数定义"></a>3.3 参数定义</h2><p>​        参数定义是将常量用符号代替以增加代码可读性和可修改性。这是一个可选择的语句，用不到的情况下可以省略，参数定义一般格式如下:<br>​                              parameter DATA_W&#x3D;x;</p>
<h2 id="3-4-接口定义"><a href="#3-4-接口定义" class="headerlink" title="3.4 接口定义"></a>3.4 接口定义</h2><p>​        I&#x2F;O(输入&#x2F;输出)说明，模块的端口可以是输入端口、输出端口或双向端口。其说明格式如下。<br>​        输入端口:                     input[信号位宽-1 : 0] 端口名 1;<br>​                                                   input「信号位宽-1 :0]端口名 2</p>
<p>​                                                   ………;</p>
<p>​          输出端口:                    output[信号位宽-1 : 0] 端口名 1;<br>​                                                    output[信号位宽-1 : 0] 端口名 2;</p>
<p>​                                                    ………;</p>
<p>​            双向端口:                   inout[信号位宽-1 : 0] 端口名 1;<br>​                                                     inout「信号位宽-1 : 0] 端口名 2;</p>
<p>​                                                    ………;</p>
<h2 id="3-5-信号类型"><a href="#3-5-信号类型" class="headerlink" title="3.5 信号类型"></a>3.5 信号类型</h2><p>​        第 14至17 行定义了信号的类型。这些信号是在模块内使用到的信号，并且与端口有关的 wire和reg 类型变量。其声明方式如下:<br>​      reg [width-1 :0] R 变量 1， R变量 2…. </p>
<p>​            wire [width-1 :0] W 变量 1，W 变量 2……<br>如果没有定义信号类型，默认是 wire 型，并且信号位宽为1。</p>
<h2 id="3-6-功能描述"><a href="#3-6-功能描述" class="headerlink" title="3.6 功能描述"></a>3.6 功能描述</h2><ol>
<li>模块中最重要的部分是逻辑功能定义部分，有三种方法可在模块中产生逻辑。<br>用“assign”声明语句，如描述一个两输入与门:assign a&#x3D;b&amp;c。详细功能见“功能描述-组合逻辑”一节。</li>
<li>用“always”块。即前面介绍的时序逻辑和组合逻辑。</li>
<li>模块例化。详细功能见“模块例化”一节。</li>
</ol>
<h2 id="3-7-模块例化"><a href="#3-7-模块例化" class="headerlink" title="3.7 模块例化"></a>3.7 模块例化</h2><p>​         对数字系统的设计一般采用的是自顶向下的设计方式，可将系统划分成几个功能模块，每个功能模块再划分成下一层的子模块。每个模块的设计对应一个module ，每个module 设计成一个Verilog HDL 程序文件。因此，对一个系统的顶层模块采用结构化设计，即顶层模块分别调用了各个功能模块。</p>
<p>​        一个模块能够在另外一个模块中被引用，这样就建立了描述的层次。模块实例化语句形式如下:<br>​      <code>module name_instance_name(port_associations);</code><br>​        信号端口可以通过位置或名称关联，但是关联方式不能够混合使用。端口关联形式如下。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">port_expr<span class="comment">//通过位置。</span></span><br><span class="line"><span class="variable">.PortName</span>(port expr)<span class="comment">//通过名称。</span></span><br></pre></td></tr></table></figure>

<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line">module and (C,A,B);</span><br><span class="line">input A,B;</span><br><span class="line">output C;</span><br><span class="line">//省略</span><br><span class="line">endmodule</span><br><span class="line">//在下面的&quot;and_2&quot;块中对上一模块进行例化，可以有两种方式：</span><br><span class="line">module and_2(xxxx)</span><br><span class="line">....</span><br><span class="line">//方式一：实例化时采用位置关联，T3对应输出端口C，A对应A，B对应B。</span><br><span class="line">and A1(T3,A,B);</span><br><span class="line">//方式二：实例化采用名字关联，.C是and器件的端口，其与信号T3相连</span><br><span class="line">and A2(</span><br><span class="line">.C(T3),</span><br><span class="line">.A(A),</span><br><span class="line">.B(B));</span><br><span class="line">.....</span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>

<blockquote>
<p>建议:在例化的端口映射中请采用名字关联，这样，当被调用的模块管脚改变时不易出错。在实例化中，可能有些管脚没用到，可在映射中采用空白处理，如:</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">DFF d1(</span><br><span class="line">    <span class="variable">.Q</span>(QS),</span><br><span class="line">    <span class="variable">.Qbar</span>(),  <span class="comment">//该管脚悬空</span></span><br><span class="line">    <span class="variable">.Data</span>(D ),</span><br><span class="line">    <span class="variable">.Preset</span>(),  <span class="comment">//该管脚悬空</span></span><br><span class="line">    <span class="variable">.Clock</span>(CK) );  <span class="comment">//名称对应方式</span></span><br><span class="line">)</span><br></pre></td></tr></table></figure>

<blockquote>
<p>输入管脚悬空端口的输入为高阻Z，由于输出管脚是被悬空的，该输出管脚废弃不用。</p>
</blockquote>
<h1 id="第四讲-信号类型"><a href="#第四讲-信号类型" class="headerlink" title="第四讲 信号类型"></a>第四讲 信号类型</h1><p>​        Verilog HDL的信号类型有很多种，主要包括两种数据类型:线网类型(net type)和寄存器类型(reg type)。在进行工程设计的过程中也只会使用到这两个类型的信号。</p>
<h2 id="4-1-信号位宽"><a href="#4-1-信号位宽" class="headerlink" title="4.1 信号位宽"></a>4.1 信号位宽</h2><p>​        定义信号类型的同时，必须定义好信号的位宽。默认信号的位宽是1位，当信号的位宽为1时可不表述，如定义位宽为1的wire型信号a可直接用“wire a；”来表示。但信号的位宽大于1位时就一定要表示出来，如用“wire [7:0]”来表示该wire型信号的位宽为8位。</p>
<p>​        信号的位宽取决于要该信号要表示的最大值。该信号能表示的无符号数最大值是:2^n-1，其中n表示该信号的位宽。例如，信号a的最大值为1000，那么信号a的位宽必须大于或等于10位。</p>
<p>​        下面分享一个位宽计算技巧:打开电脑的“计算器”后选用程序员模式，在在 10 进制下输入信号值，如 1000，随后可以查看信号位宽。</p>
<h2 id="4-2-线网类型-wire"><a href="#4-2-线网类型-wire" class="headerlink" title="4.2 线网类型 wire"></a>4.2 线网类型 wire</h2><p>​        线网类型用于对结构化器件之间的物理连线的建模，如器件的管脚，芯片内部器件如与门的输出等。由于线网类型代表的是物理连接线，因此其不存储逻辑值，必须由器件驱动。通常用 assign 进<br>行赋值，如assign A&#x3D;B^C。<br>​     wire  类型定义语法如下:<br>​      wire    [msb:Isb]    wire1，wire2，….wireN;</p>
<ul>
<li>msb 和 lsb 定义了范围，表示了位宽。例如[7:0]是8位位宽，也就是可以表示成8’b0至8’b1111_1111;</li>
<li>msb 和 lsb 必须为常数值’’</li>
<li>如果没有定义范围，缺省值为1位;</li>
<li>没有定义信号数据类型时，缺省为 wire 类型。</li>
<li>注意数组类型按照降序方式，如[7:0] ，不要写成[0:7]。</li>
</ul>
<p>下面对上述情况进行举例说明:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] Sat;<span class="comment">// Sat 为4位线型信号 </span></span><br><span class="line"><span class="keyword">wire</span> Cnt;<span class="comment">//1 位线型信号</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Kisp,Pisp,Lisp ;<span class="comment">// Kisp,Pisp，Lisp 都是32位的线型信号。</span></span><br></pre></td></tr></table></figure>

<h2 id="4-3-寄存器类型reg"><a href="#4-3-寄存器类型reg" class="headerlink" title="4.3 寄存器类型reg"></a>4.3 寄存器类型reg</h2><p>​         reg最常用的寄存器类型，寄存器类型通常用于对存储单元的描述，如 D 型触发器、ROM等。寄存器类型信号的特点是在某种触发机制下分配了一个值，在下一触发机制到来之前保留原值。但必须注意的是:reg类型的变量不一定是存储单元，如在always语句中进行描述的必须是用reg类型的变量。<br>​    reg 类型定义语法如下:<br>​    reg   [msb:lsb]  reg1，reg2,…regN；</p>
<ul>
<li>msb 和 lsb 定义了范围，表示了位宽。例如[7:0]是8位位宽，也就是可以表示成8’b0至8’b1111 1111;</li>
<li>msb 和 lsb 必须为常数值;</li>
<li>如果没有定义范围，缺省值为1位;</li>
<li>没有定义信号数据类型时，缺省为 wire 类型，不是 reg型。</li>
<li>对数组类型按照降序方式，如[7:0];不要写成[0:7]。</li>
</ul>
<p>例如:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] Sat;<span class="comment">// Sat 为4位寄存器型信号。</span></span><br><span class="line"><span class="keyword">reg</span> Cnt; <span class="comment">//1 位寄存器。</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] Kisp，Pisp，Lisp;<span class="comment">// Kisp,Pisp,Lisp 都是 32位的寄存器型信号。</span></span><br></pre></td></tr></table></figure>

<h2 id="4-4-wire和reg的区别"><a href="#4-4-wire和reg的区别" class="headerlink" title="4.4 wire和reg的区别"></a>4.4 wire和reg的区别</h2><p>​        reg型信号并不一定生成寄存器。针对什么时候使用wire 类型，什么时候用reg类型这一问题，本书总结出一套解决方法:在本模块中使用always设计的信号都定义为reg型，其他信号都定义为 wire 型。</p>
<blockquote>
<p>下列代码中，cnt1是always设计的，所以定义为reg型。add_cnt1和end_cnt不是由always产生的，所以定义为wire型。</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">0</span>) <span class="keyword">begin</span></span><br><span class="line">        cnt1 &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(add_cnt1) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(end_cnt1)</span><br><span class="line">            cnt1 &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            cnt1 &lt;= cnt1+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">assign</span> add_cnt1 = end_cnt0;</span><br><span class="line"><span class="keyword">assign</span> end_cnt1 = add_cnt1 &amp;&amp; cnt1 == <span class="number">8</span>-<span class="number">1</span>;</span><br></pre></td></tr></table></figure>

<blockquote>
<p>下列代码中，信号x是用always设计的，所以要定义为reg类型。注意：实际的电路中的信号x不是寄存器类型，但仍然定义为reg类型。</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(cnt2==<span class="number">0</span>)</span><br><span class="line">        x = <span class="number">475_000</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(cnt2==<span class="number">1</span>)</span><br><span class="line">        x = <span class="number">425_000</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(cnt2==<span class="number">2</span>)</span><br><span class="line">        x = <span class="number">350_000</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(cnt2==<span class="number">3</span>)</span><br><span class="line">        x = <span class="number">250_000</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(cnt2==<span class="number">4</span>)</span><br><span class="line">        x = <span class="number">100_000</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(cnt2==<span class="number">5</span>)</span><br><span class="line">        x = <span class="number">100_000</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(cnt2==<span class="number">6</span>)</span><br><span class="line">        x = <span class="number">250_000</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(cnt2==<span class="number">7</span>)</span><br><span class="line">        x = <span class="number">350_000</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(cnt2==<span class="number">8</span>)</span><br><span class="line">        x = <span class="number">425_000</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        x = <span class="number">475_000</span>;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<blockquote>
<p>下列代码中，df是例化模块的输出。由于df不是由always产生的，而是例化产生的，因此要定义为wire类型。</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">QamCarrierQAM_Sync_inst(</span><br><span class="line">    <span class="variable">.clk</span>  (clk_8         ),</span><br><span class="line">    <span class="variable">.rst_n</span>(rst_n         ),</span><br><span class="line">    <span class="variable">.din</span>  (data_buff     ),</span><br><span class="line">    <span class="variable">.di</span>   (Sync_Thre_real_i),</span><br><span class="line">    <span class="variable">.dq</span>   (Sync_Thre_imag_q),</span><br><span class="line">    <span class="variable">.df</span>   (df              ));</span><br><span class="line">)</span><br></pre></td></tr></table></figure>

<h1 id="第五讲-功能描述—组合逻辑"><a href="#第五讲-功能描述—组合逻辑" class="headerlink" title="第五讲 功能描述—组合逻辑"></a>第五讲 功能描述—组合逻辑</h1><h2 id="5-1-程序语句"><a href="#5-1-程序语句" class="headerlink" title="5.1 程序语句"></a>5.1 程序语句</h2><h3 id="5-1-1-assign语句"><a href="#5-1-1-assign语句" class="headerlink" title="5.1.1 assign语句"></a>5.1.1 assign语句</h3><p>​         assign 语句是连续赋值语句，一般是将一个变量的值不间断地赋值给另一变量，两个变量之间就类似于被导线连在了一起，习惯上当做连线用。assign 语句的基本格式是:</p>
<p>assign a &#x3D; b (逻辑运算符) c …;</p>
<p>assign 语句的功能属于组合逻辑的范畴，应用范围可以概括为一下几点:</p>
<ul>
<li>持续赋值;</li>
<li>连线;</li>
<li>对wire 型变量赋值，wire 是线网，相当于实际的连接线，如果要用 assign 直接连接，就用wire 型变量，wire 型变量的值随时发生化。</li>
</ul>
<blockquote>
<p>需要说明的是，多条 assian 连续赋值语句之间互相独立、并行执行。</p>
</blockquote>
<h3 id="5-1-2-always语句"><a href="#5-1-2-always语句" class="headerlink" title="5.1.2 always语句"></a>5.1.2 always语句</h3><p>​        always 语句是条件循环语句，执行机制是通过对一个称为<strong>敏感变量表</strong>的事件驱动来实现的，下面会具体讲到。always 语句的基本格式是:<br>always @ (敏感事件)begin</p>
<p>​        程序语句 </p>
<p>end</p>
<p>  always 是“一直、总是”的意思，@后面跟着事件。整个 always 的意思是:当敏感事件的条件满足时，就执行一次“程序语句”。敏感事件每满足一次，就执行“程序语句”一次。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(a <span class="keyword">or</span> b <span class="keyword">or</span> d)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(sel==<span class="number">0</span>)</span><br><span class="line">        c = a + b;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        c = a + d;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>这段程序的意思是:当信号a或者信号b或者信号d发生变化时，就执行一次下面语句。在执行该段语句时，首先判断信号 sel 是否为 0，如果为 0，则执行第 3行代码。如果sel 不为 0，则执行第5行代码。需要强调的是，a、b、c任意一个发生变化一次，2行至5行也只执行一次，不会执行第二次。</p>
<p>此处需要注意，仅仅sel这个信号发生变化是不会执行第2行到5行代码的，通常这并不符合设计者的想法。例如，一般设计者的想法是:当sel为0时c的结果是a+b;当sel不为0时c的结果是 a+d。但如果触发条件没有发生改变，虽然 sel由 0变 1，但此时c的结果仍是a+b。因此，这并不是一个规范的设计思维。</p>
<p>因此，按照设计者的想法重新对代码进行设计;当信号a或者信号 b或者信号 d或者信号 sel发生变化时，就执行2行至5行。这样就可以确保sel信号值为0时，c的结果一定为a+b，当sel不为0时，c的结果一定为a+b，因此要在敏感列表中加入sel，其代码如下所示。</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">always @(a or b or d or sel)begin</span><br><span class="line">    if(sel==0)</span><br><span class="line">        c = a + b;</span><br><span class="line">    else</span><br><span class="line">        c = a + d;</span><br><span class="line">end</span><br></pre></td></tr></table></figure>

<p>​    当敏感信号非常多时很容易就会把敏感信号遗漏，为避免这种情况可以用”<em>“来代替。这个”</em>“是指“程序语句”中所有的条件信号，即 a、b、d、sel(不包括c)，也推荐这种写法，其具体代码如下所示。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(sel==<span class="number">0</span>)</span><br><span class="line">        c = a + b;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        c = a + d;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>这种条件信号变化结果立即变化的alway语句被称为”组合逻辑”。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(sel==<span class="number">0</span>)</span><br><span class="line">        c = a + b;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        c = a + d;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>上述代码敏感列表是“posedge clk”，其中posedge表示上升沿。也就是说，当ck由0变成1的瞬间执行一次程序代码，即第 2至5行，其他时刻c的值保持不变。要特别强调的是:如果 clk没有由0变成1，那么即使a、b、d、sel发生变化，c的值也是不变的。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1&#x27;b0</span>)<span class="keyword">begin</span></span><br><span class="line">        c &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(sel==<span class="number">0</span>)</span><br><span class="line">        c &lt;= a + b;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        c &lt;= a + d;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>上述代码的敏感列表是“posedge clk or negedge rst_n”，也就是说，当lck由0变成1的曝间，或者rst_n由1变化0的瞬间，执行一次程序代码，即第2至8行，其他时刻c的值保持不变。</p>
<p>这种信号边沿触发，即信号上升沿或者下降沿才变化的 always，被称为“时序逻辑”，此时信号clk是时钟。注意:识别信号是不是时钟不是看名称，而是看这个信号放在哪里，只有放在敏感列表并且是边沿触发的才是时钟。而信号rst n是复位信号，同样也不是看名字来判断，而是放在敏感列表中且同样边沿触发，更关键的是“程序语句”首先判断了 rst_n 的值，这表示 rst_n优先级最高，一般都是用于复位。</p>
<p>设计时需要注意以下几点:</p>
<p>1、组合逻辑的 always 语句中敏感变量必须写全，或者用“*”代替。<br>2、组合逻辑器件的值采用阻塞赋值“&#x3D;，时序逻辑器件的赋值语句采用非阻塞赋值“&lt;&#x3D;”</p>
<h2 id="5-2-数字进制"><a href="#5-2-数字进制" class="headerlink" title="5.2 数字进制"></a>5.2 数字进制</h2><h3 id="5-2-1-数字表示方式"><a href="#5-2-1-数字表示方式" class="headerlink" title="5.2.1 数字表示方式"></a>5.2.1 数字表示方式</h3><p>在Verilog 中的数字表示方式，最常用的格式是:&lt;位宽&gt;’&lt;基数&gt;&lt;数值&gt;，如 4’b1011。</p>
<p>位宽:描述常量所含位数的十进制整数，是可选项。例如 4’b1011 中的4 就是位宽，通俗理解就是4根线。如果没有这一项可以通过常量的值进行推断。例如’b1011 可知位宽是4，而’b10010 可推断出位宽为5。</p>
<p>基数:表示数值是多少进制。可以是 b，B，d，D，o，O，h 或者H，分别表示二进制、十进制、八进制和十六进制。如果没有此项，则缺省默认为十进制数。例如，二进制的4b’1011 可以写成十进<br>制的 4’d11，也可以写成十六进制的 4’hb 或者八进制的 4’o13，还可以不写基数直接写成 11。综上所述，只要二进数相同，无论写成十进制、八进制和十六进制都是同样的数字。</p>
<p>数值:是由基数所决定的表示常量真实值的一串 ASCIL码。如果基数定义为b或B，数值可以是 0，1，x，X，z 或 Z。如果基数定义为 o或 O，数值可以是 2，3，4，5，6，7。如果基数定义为h 或H，数值可以是 8，9，a，b，c，d，e，f，A，B，C，D，E，F。对于基数为d或者D的情况，</p>
<p>数值符可以是任意的十进制数:0到 9，但不可以是x或 z。例如，4’b12 是错误的，因为b表示二进制，数值只能是 0、1、x 或者 z，不包含 2。32’h12 等同于 32’h00000012，即数值未写完整时，高位补 0。</p>
<h3 id="5-2-2-二进制是基础"><a href="#5-2-2-二进制是基础" class="headerlink" title="5.2.2 二进制是基础"></a>5.2.2 二进制是基础</h3><p>在数字电路中如果芯片A给芯片B传递数据，例如传递0或者1信息，可以将芯片A和芯片 B通过一个管脚进行相连，然后由芯片A控制该管脚输出为高电平或者低电平，通过高低电平来表示0和1.芯片B检测到该管脚为低电平时，表示收到 0，芯片 B检测到该管脚为高电平时，表示收到1。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0018.png"></p>
<p>​                                 图5.1：低电平表示0</p>
<p>反之，如果用低电平表示收到 1，用高电平表示收到0 可不可以呢?当然可以，只要芯片 A和芯片B事先协定，芯片A要发数字1时会将该管脚置为低电平。芯片 B检测到该管脚为低电平，表示收到了数字 1，通信完成。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0019.png"></p>
<p>​                                    图5.2：低电平表示1</p>
<p>一个管脚拥有高低电平两种状态，可以分别表示数字O和1的两种情况。如果芯片 A 要发数字0、1、2、3 给芯片 B 又要如何操作呢?</p>
<p>可以让芯片 A和芯片 B连接两根管脚，即两条线:a 和 b。当两条线都为低电平时，表示发送数字O;当a为高电平b为低电平时，表示发送数字 1;当a为低电平b为高电平时，表示发送数字2:<br>当两条线都是高由平时，表示发送数字 3。</p>
<p>按照同样的道理，芯片 A 要发送数据 4，5，6，7 给芯片 B时，只要再添加一条线就可以了。三根线一共有8种状态，可以表示8个数字。综上所述，线的不同电平状态可以表示不同的含义，有多少种不同状态就可以表示多少个数字。</p>
<p>下面来思考一下如果芯片 A 要发送+1，-1，0，+2 等数字给芯片 B，这里的正负又该如何表示呢?参考前面的思路，线的高低电平表示的含义是由芯片双方向事先约定好的，既然如此则可以单用一根线来表示符号，例如低电平表示正数，高电平表示负数。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0020.png"></p>
<p>​                             图5.3：对正负数的表示方法</p>
<p>常用小数点定义表</p>
<table>
<thead>
<tr>
<th>二进制值</th>
<th>定义</th>
<th>二进制值</th>
<th>定义</th>
<th></th>
</tr>
</thead>
<tbody><tr>
<td>3’b000</td>
<td>0.0</td>
<td>3’b100</td>
<td>0.5</td>
<td></td>
</tr>
<tr>
<td>3’b001</td>
<td>0.125</td>
<td>3’b101</td>
<td>0.625</td>
<td></td>
</tr>
<tr>
<td>3’b010</td>
<td>0.25</td>
<td>3’b110</td>
<td>0.75</td>
<td></td>
</tr>
<tr>
<td>3’b011</td>
<td>0.3725</td>
<td>3’b111</td>
<td>0.8725</td>
<td></td>
</tr>
</tbody></table>
<p>此时如果要实现 0+0.5&#x3D;0.5，也就是 3’b000和 3’b100 相加，期望能得到3’b100。可以发现直接用二进制 3’b000+3b100就能得3’b100。</p>
<p>同样地，要实现 0.125+0.75&#x3D;0.8725，也就是3’b001和 3’b110相加，期望能得到3b111。可以发现直接用二进制 3’b001+3’b110 就能得到3’b111。</p>
<p>如果要实现 0.5+0.75&#x3D;1.25 这一计算，可以看出此时 1.25已经超出了表示范围，可以通过增加信号位宽或只表示小数位的做法解决这一问题。如果只是表示小数位则结果就是0.25，即 3’b100和3’b110 相加，期望得到3’b010。不难发现3’b100+3’b110&#x3D;4’b1010，用3位表示就是3’b010也就是 0.25。综上所述可以看出，定点小数的计算并不复杂，定义好定点小数与二进制值之间的关系<br>后直接进行计算即可。</p>
<h3 id="5-2-3-不定态"><a href="#5-2-3-不定态" class="headerlink" title="5.2.3 不定态"></a>5.2.3 不定态</h3><p>前文中讲过数字电路只有高电平和低电平，分别表示1和0。但代码中经常能看到x和z，如 1’ bx，1’bz。那么这个x和z是什么电平呢?答案是并没有实际的电平来对应两者。x和z更多地是用来表示设计者的意终或者用于仿真目的，旨在告诉仿真器和综合器如何解释这段代码。</p>
<p>X态，称之为不定态，其常用干判断条件，从而告诉综合工具设计者不关心它的电平是多少，是0还是1都可以。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)<span class="keyword">begin</span></span><br><span class="line">        dout &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(din == <span class="number">4&#x27;b10x0</span>)<span class="keyword">begin</span></span><br><span class="line">        dout &lt;= <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>上面的例子中可以看出判断条件是din&#x3D;&#x3D;4’b10x0，该条件等价于din&#x3D;&#x3D;4’b1000||din&#x3D;&#x3D;4b1010其中”||”是“或”符号。</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">always@(posedge clk or negedge rst_n)begin</span><br><span class="line">    if(rst_n == 1&#x27;b0)begin</span><br><span class="line">        dout &lt;= 0;</span><br><span class="line">    end</span><br><span class="line">    else if(din == 4&#x27;b1000 || din == 4&#x27;b1010)begin</span><br><span class="line">        dout &lt;= 1;</span><br><span class="line">    end</span><br><span class="line">end</span><br></pre></td></tr></table></figure>

<p>然而在设计中直接写成din&#x3D;&#x3D;4’b1000||din&#x3D;&#x3D;4’b1010 要好于写成“din&#x3D;&#x3D;4’b10x0”，因为这样的写法更加直接和简单明了。</p>
<p>在仿真的过程中有些信号产生了不定态，那么设计者就要认真分析这个不定态是不是合理的。如果真的不关心它是0还是 1，那么可以不解决。但建议所有信号都不应该处干不定态，写清禁其是0还是1，不要给设计添加“思考”的麻烦。</p>
<p>5.2.4 高阻态</p>
<p>Z态，一般称之为高阻态，表示设计者不驱动这个信号(既不给0也不给1)，通常用于三态门接口当中。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0021.png"></p>
<p>上图就是三态总线的应用案例，图中的连接总线对于 CPU 和 FPGA 来说既为输入又为输出，是双向接口。一般的硬件电路中会将该线接上一个上拉电阻(弱上拉)或下拉电阻(弱下拉)。</p>
<p>当 CPU 和 FPGA 都不驱动该总线时，A点保持为高电平。当 FPGA不驱动该总线，CPU 驱动该总线时，A 点的值就由 CPU 决定。当 CPU 不驱动该总线，FPGA 驱动该总线时，A点的值就由FPGA 决定。但 FPGA 和 CPU 不能同时驱动该总线，否则A的电平就不确定了，通常FPGA和CPU何时驱动总线是按事先协商的协议进行工作。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0022.png"></p>
<p>三态门是一个硬件，上图是它的典型结构。三态门有四个接口，如上图所示的写使能 wr_en、写数据wr_data、读数据rd_data以及与外面器件相连的三态信号data。</p>
<p>需要注意的是写使能信号，当该信号有效时三态门会将wr_data的值赋给三态线 data，此时 data 的值由 wr_data 决定，当wr_data 为0时 ,data值为0;当wr_data为1时,data值为1。而当写使能信号无效时，则不论 wr_data 值是多少都不会对外面的data值有影响，也就是不驱动。在 Verilog 中以上功能是通过如下代码实现的:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> data = (wr_en==<span class="number">1</span>)?wr_data:<span class="number">1&#x27;bz</span>;</span><br><span class="line"><span class="keyword">assign</span> rd_data = data;</span><br></pre></td></tr></table></figure>

<p>当综合器看到这两行代码则知道要综合成三态门了，高阻z的作用正在于此。此外可以注意到硬件上用三态线是为了减少管脚，而在FPGA 内部没有必要减少连线，所以使用三态信号是没有意义的。因此， 议各位在进行设计时不要在 FPGA 内部使用高阻态“7”，因为没有必要给自己添加“思 考”的麻烦。当然，如果设计中使用了高阻态也不会报错，也可以实现功能。</p>
<p>总的来说高阻态“z”是表示“不驱动总线”这个行为，实际上数字电路就是高电平或者低电平不存在其他电平的情况。</p>
<h2 id="5-3-算术运算符"><a href="#5-3-算术运算符" class="headerlink" title="5.3 算术运算符"></a>5.3 算术运算符</h2><p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0023.png"></p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0024.png"></p>
<p>算术运算符包括加法“+”、减法“_”、乘法“<em>”、除法“&#x2F;”和求余“%”，其中常用的算术运算符主要有:加法“+”，减法“_”和乘法“</em>”。</p>
<p>注意，常用的运算中不包括除法和求余运算符，这是由于除法和求余不是简单的门逻辑搭建起来的，其所对应的硬件电路比较大。加减是最简单的运算，而乘法可以拆解成多个加法运算，因此加减<br>法、乘法所对应的电路都比较小。而除法就不同了，同学们可以回想一下除法的步骤，其涉及到多次乘法、移位、加减法，所以除法对应的电路是复杂的，这也同时要求设计师在进行 Verilog设计时要慎用除法。</p>
<h3 id="5-3-1-加法运算符"><a href="#5-3-1-加法运算符" class="headerlink" title="5.3.1 加法运算符"></a>5.3.1 加法运算符</h3><p>Verilog代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> C = A + B;</span><br></pre></td></tr></table></figure>

<p>电路图：</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0025.png"></p>
<p>综合器可以识别加法运算符并将其转成如上图所示的电路。二进制的加法运算和十进制的加法相似，十进制是逢十进一，而二进制是逢二进一。二进制加法的基本运算如下:</p>
<p>0+0&#x3D;0;</p>
<p>0+1&#x3D;1;</p>
<p>1+0&#x3D;1;</p>
<p>1+1&#x3D;10;<br>两位的二进制加法</p>
<p>11 +1&#x3D;100;</p>
<p>11 + 11 &#x3D; 110;</p>
<h3 id="5-3-2-减法运算符"><a href="#5-3-2-减法运算符" class="headerlink" title="5.3.2 减法运算符"></a>5.3.2 减法运算符</h3><p>Verilog代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> C = A - B;</span><br></pre></td></tr></table></figure>

<p>电路图：</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0026.png"></p>
<p>综合器可以识别减法运算符并将其直接转成上图所示的电路。</p>
<p>二进制的减法运算和十进制的减法运算是相似的，也有借位的概念。十进制是借一当十，二进制则是借一当二。1 位减法基本运算如下:</p>
<p>0-0&#x3D;0;</p>
<p>0-1&#x3D;1，同时需要借位;</p>
<p>1-0&#x3D;1；</p>
<p>1-1&#x3D;0;</p>
<h3 id="5-2-3-乘法运算符"><a href="#5-2-3-乘法运算符" class="headerlink" title="5.2.3 乘法运算符"></a>5.2.3 乘法运算符</h3><p>Verilog代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> C = A + B;</span><br></pre></td></tr></table></figure>

<p>电路图：</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0027.png"></p>
<p>综合器可以识别乘法运算符，将其直接转成上图所示的电路。</p>
<p>二进制的乘法运算和十进制的乘法运算是相似的，其计算过程是相同的。1位乘法基本运算如下:</p>
<p>0 * 0 &#x3D;0; </p>
<p>0 *  1 &#x3D;0;</p>
<p>1 * 0&#x3D;0;</p>
<p>1 * 1 &#x3D;1；</p>
<h3 id="5-2-4-除法和求余运算符"><a href="#5-2-4-除法和求余运算符" class="headerlink" title="5.2.4 除法和求余运算符"></a>5.2.4 除法和求余运算符</h3><p>Verilog代码:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> C = A / B;</span><br><span class="line"><span class="keyword">assign</span> D = A % B;</span><br></pre></td></tr></table></figure>

<p>除法电路图：</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0028.png"></p>
<p>求余电路图：</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0029.png"></p>
<p>综合器可以识别除法运算符和求余运算符，但是这两种运算符包括大量的乘法、加法和减法操作，所以在 FPGA 里除法器的电路是非常大的，综合器可能无法直接转成上图所示的电路。</p>
<p>此处可能存在疑虑:为什么除法和求余会占用大量的资源呢?可以来分析一下十进制除法和求余的过程，以 122 除以 11 为例。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0030.png"></p>
<p>在做上面运算的过程中涉及到多次的移位、乘法、减法等运算。也就是说进行一次除法运算使用到了多个乘法器、减法器，需要比较大的硬件资源，二进制运算也是同样的道理。</p>
<p>所以，在设计代码中，一般不使用除法和求余。在算法中会想各种办法来避免除法和求余操作。因此在数字信号处理、通信、图像处理中会发现有大量的乘法、加减法等，却很少看到除法和求余运算。但在仿真测试中是可以使用除法和求余的，因为其只是用于仿真测试而不用综合成电路，自然也就不需要关心占用多少资源了。</p>
<h3 id="5-3-5-经验总结"><a href="#5-3-5-经验总结" class="headerlink" title="5.3.5 经验总结"></a>5.3.5 经验总结</h3><p><strong>位宽问题：</strong></p>
<p>在写代码时，需要注意信号的位宽，最终的结果取决于“&#x3D;”号左边信号的位宽，保存低位，丢弃高位。例如:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> c;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">1</span>:<span class="number">0</span>] d;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">2</span>:<span class="number">0</span>] e;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">2</span>:<span class="number">0</span>] f;</span><br><span class="line"><span class="keyword">assign</span> c = <span class="number">1&#x27;b1</span> + <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">assign</span> d = <span class="number">1&#x27;b1</span> + <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">assign</span> e = <span class="number">1&#x27;b1</span> + <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">assign</span> f = <span class="number">1</span> + <span class="number">1</span>;</span><br></pre></td></tr></table></figure>

<p>信号c的位宽为1位，所以运算的结果最终保留最低1位，因此c的值为1’b0。由于d的位宽有2位，所以运算的结果可以保留低2位，因此d的值为2’b10。由于e的位宽有3位，所以运算的结果可以保留低3位，因此e的值为3’b010。“1”默认是 32 位，1+1 的结果也是 32 位，但由于f的位宽只有3位，所以运算的结果可以保留低3位，因此f的值为 3’b010。 </p>
<p>减法运算也是相同的道理，以如下代码为例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> c;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">1</span>:<span class="number">0</span>] d;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">2</span>:<span class="number">0</span>] e;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] f;</span><br><span class="line"><span class="keyword">assign</span> c = <span class="number">0</span> - <span class="number">1</span>;</span><br><span class="line"><span class="keyword">assign</span> d = <span class="number">0</span> - <span class="number">1</span>;</span><br><span class="line"><span class="keyword">assign</span> e = <span class="number">0</span> - <span class="number">1</span>;</span><br><span class="line"><span class="keyword">assign</span> f = <span class="number">0</span> - <span class="number">1</span>;</span><br></pre></td></tr></table></figure>

<p>“0-1”得到的二进制值是“1111111111… ，但保存结果取决于“&#x3D;”号左边信号的位宽。c的位宽是 1，保留最低 1位，所以 c的值为1’b1。由于 d 的位宽有 2 位，结果保留低 2 位，所以 d的值为2’b11。由干e的位宽有3位，结果保留低3位，所以e的值为3’b111。f的位宽有4位，所以运算的结果可以保留低4位，所以f的值为4’b1111。</p>
<p>在写乘法代码时，同样需要注意信号的位宽，最终的结果取决于“*”号左边信号的位宽，保存低位，丢弃高位:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> c;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">1</span>:<span class="number">0</span>] d;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">2</span>:<span class="number">0</span>] e;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] f;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">4</span>:<span class="number">0</span>] h;</span><br><span class="line"><span class="keyword">assign</span> c = <span class="number">2&#x27;b11</span> * <span class="number">3&#x27;b101</span>;</span><br><span class="line"><span class="keyword">assign</span> d = <span class="number">2&#x27;b11</span> * <span class="number">3&#x27;b101</span>;</span><br><span class="line"><span class="keyword">assign</span> e = <span class="number">2&#x27;b11</span> * <span class="number">3&#x27;b101</span>;</span><br><span class="line"><span class="keyword">assign</span> f = <span class="number">2&#x27;b11</span> * <span class="number">3&#x27;b101</span>;</span><br><span class="line"><span class="keyword">assign</span> h = <span class="number">2&#x27;b11</span> * <span class="number">3&#x27;b101</span>;</span><br></pre></td></tr></table></figure>

<p>“2’b11 * 3’b101”得到的二进制值是“4’b1111”，但保存结果取决于“*”号左边信号的位宽。 c 的位宽是 1，保留最低1位，所以c的值为 1’b1。由于d 的位宽有 2 位，结果保留低 2 位，所以 d的值为2’b11。由于e的位宽有3位，结果保留低3位，所以e的值为3’b111。f的位宽有4位，所以运算的结果可以保留低4位，所以f的值为4’b1111。需要注意的是h，该信号有5位，4’b1111 赋给5位信号，结果是高位补 0，所以其结果为5’b01111。</p>
<h2 id="5-4-逻辑运算符"><a href="#5-4-逻辑运算符" class="headerlink" title="5.4 逻辑运算符"></a>5.4 逻辑运算符</h2><h3 id="5-4-1-逻辑与"><a href="#5-4-1-逻辑与" class="headerlink" title="5.4.1 逻辑与"></a>5.4.1 逻辑与</h3><p>“&amp;&amp;”是双目运算符，其要求有两个操作数，如a&amp;&amp;b。</p>
<p>（1） 1位逻辑与</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> A,B;</span><br><span class="line"><span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">    C = A&amp;&amp;B;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>A和B都为0时，C为1，否则为0；</p>
<p>电路图：</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0031.png"></p>
<p>（2）多位逻辑与</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>] A,B,C;</span><br><span class="line"><span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">    C = A &amp;&amp; B;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>A和B都为1时，C为1，否则为0；</p>
<p>电路图：</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0032.png"></p>
<h3 id="5-4-2-逻辑或"><a href="#5-4-2-逻辑或" class="headerlink" title="5.4.2 逻辑或"></a>5.4.2 逻辑或</h3><p>“||”是双目运算符，其要求有两个操作数，如a||b。</p>
<p>（1） 1位逻辑或</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> A,B;</span><br><span class="line"><span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">    C = A||B;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>A和B其中1个1时，C为1，否则C为0；</p>
<p>电路图：</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0033.png"></p>
<p>(2)多位逻辑或</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>]A,B,C;</span><br><span class="line"><span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">    C = A || B;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>A和B其中1个非0，C为1，否则C为0；</p>
<p>电路图：</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0034.png"></p>
<h3 id="5-4-3-逻辑非"><a href="#5-4-3-逻辑非" class="headerlink" title="5.4.3 逻辑非"></a>5.4.3 逻辑非</h3><p>“!”是单目运算符，只要求有一个操作数，如！（a&gt;b）</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">if(!a)begin</span><br><span class="line">&#123;</span><br><span class="line"></span><br><span class="line">&#125;</span><br><span class="line">end</span><br></pre></td></tr></table></figure>

<p>对操作数a需要先判断非a是否为真，为真就执行{}内的操作，为假的话就结束操作。</p>
<p>如果操作数是多位的，则可以将操作数看做整体，若操作数中每一位都是0值则为逻辑0值:若操作数中有1则为逻辑1值。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> a = <span class="number">4&#x27;b0111</span> &amp;&amp; <span class="number">4&#x27;b1000</span>;</span><br><span class="line"><span class="keyword">assign</span> b = <span class="number">4&#x27;b0111</span> || <span class="number">4&#x27;b1000</span>;</span><br><span class="line"><span class="keyword">assign</span> c = !<span class="number">4&#x27;b0111</span>;</span><br></pre></td></tr></table></figure>

<p>由于4’b0111和4’b1000都不是0,不为0则被认为是逻辑真,所以上面的代码等效于如下代码。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> a = <span class="number">1&#x27;b1</span> &amp;&amp; <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">assign</span> b = <span class="number">1&#x27;b1</span> || <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">assign</span> c = !(<span class="number">1&#x27;b1</span>);</span><br></pre></td></tr></table></figure>

<p>也就是结果为a为逻辑真，b为逻辑真，c为逻辑假。</p>
<h3 id="5-4-4-经验总结"><a href="#5-4-4-经验总结" class="headerlink" title="5.4.4 经验总结"></a>5.4.4 经验总结</h3><p><strong>逻辑运算符的优先级：</strong></p>
<p>逻辑运算符中“&amp;&amp;”和“||”的优先级低于算数运算符;“!”的优先级高于双目逻辑运算符。举例如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">(a &lt; b) &amp;&amp; (c &gt; d) 可写成：a &lt; b &amp;&amp; c &gt; d;</span><br><span class="line">(a == b) || (c == d) 可写成：a == b || c == d;</span><br><span class="line">(!a) || (a &gt; b) 可写成：！a || a &gt; b。</span><br></pre></td></tr></table></figure>

<p><strong>逻辑运算符两边对应的是1比特信号：</strong></p>
<p><strong>使用心得：</strong>逻辑运算符两边对应的是1比特信号。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] a,b;</span><br><span class="line"><span class="keyword">assign</span> d = a &amp;&amp; b;</span><br></pre></td></tr></table></figure>

<p>注意上文代码，其中a和b都是多比特信号，表示两个多比特信号进行逻辑与。这句代码的正确理解是:当a不等于0 并且 b不等于 0时，d 的值为 1。然而即使是有过多年工作经验的工程师也很难从直观上直接理解上文代码所隐含的意思。不等于0就是表示逻辑真，等于0就表示逻辑假的这一概念很容易被忽略。</p>
<p><strong>多用括号区分优先级：</strong></p>
<p><strong>使用心得：</strong>不要试图记住优先级，而是多使用括号。</p>
<p><strong>少用逻辑非</strong></p>
<p><strong>使用心得3：</strong>多用”逻辑与”和”逻辑或”，少用逻辑非</p>
<p>“逻辑与”翻译成中文就是“并且”，“逻辑或”翻译成中文就是“或者”。假设有一个信号f lag，0 表示空闲，1 表示忙。“(!(flag&#x3D;&#x3D;0)&amp;&amp; a&#x3D;&#x3D;4’b1000)”，读起来就是“在空闲的时候取其反状态，并且当a等于4’b1000 时条件成立”。这样读起来非常拗口，并且在阅读这一代码时还需要脑袋还要多转一下弯，多进行一层思考。为了让代码更加直观，建议上面的例子写成“flaa&#x3D;&#x3D;1&amp;&amp;a&#x3D;&#x3D;4’b1000”，读起来就是“在忙并且 a等于 4’b1000 的时候”条件成立。</p>
<h2 id="5-5-按位逻辑运算符"><a href="#5-5-按位逻辑运算符" class="headerlink" title="5.5 按位逻辑运算符"></a>5.5 按位逻辑运算符</h2><h3 id="5-5-1-单目按位与"><a href="#5-5-1-单目按位与" class="headerlink" title="5.5.1 单目按位与"></a>5.5.1 单目按位与</h3><p>单目按位与运算符&amp;，运算符后为需要进行逻辑运算的信号，表示对信号进行每位之间相与的操作。例如</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">Reg[<span class="number">3</span>:<span class="number">0</span>] A,C;</span><br><span class="line"><span class="keyword">assign</span> C = &amp; A;</span><br><span class="line">上面代码等价于:</span><br><span class="line">C=A[<span class="number">3</span>] &amp;A[<span class="number">2</span>] &amp;A[<span class="number">1</span>] &amp;A[<span class="number">0</span>];</span><br></pre></td></tr></table></figure>

<p>如果A&#x3D;4’b0110，C的结果为0。</p>
<h3 id="5-5-2-单目按位或"><a href="#5-5-2-单目按位或" class="headerlink" title="5.5.2 单目按位或"></a>5.5.2 单目按位或</h3><p>单目按位与运算符|，运算符后为需要进行逻辑运算的信号，表示对信号进行每位之间相或的操作。例如</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">Reg[<span class="number">3</span>:<span class="number">0</span>] A,C;</span><br><span class="line"><span class="keyword">assign</span> C = | A;</span><br><span class="line">上面代码等价于:</span><br><span class="line">C=A[<span class="number">3</span>] |A[<span class="number">2</span>] |A[<span class="number">1</span>] |A[<span class="number">0</span>];</span><br></pre></td></tr></table></figure>

<p>如果A&#x3D;4’b0110，C的结果为1。</p>
<h3 id="5-5-3-单目按位非"><a href="#5-5-3-单目按位非" class="headerlink" title="5.5.3 单目按位非"></a>5.5.3 单目按位非</h3><p>单目按位与运算符|，运算符后为需要进行逻辑运算的信号，表示对信号进行每位之间相或的操作。例如</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">Reg[<span class="number">3</span>:<span class="number">0</span>] A,C;</span><br><span class="line"><span class="keyword">assign</span> C = | A;</span><br><span class="line">上面代码等价于:</span><br><span class="line">C=A[<span class="number">3</span>] |A[<span class="number">2</span>] |A[<span class="number">1</span>] |A[<span class="number">0</span>];</span><br></pre></td></tr></table></figure>

<p>如果A&#x3D;4’b0110，C的结果为1。</p>
<h3 id="5-5-3-单目按位非-1"><a href="#5-5-3-单目按位非-1" class="headerlink" title="5.5.3 单目按位非"></a>5.5.3 单目按位非</h3><p>单目按位与运算符|，运算符后为需要进行逻辑运算的信号，表示对信号进行每位之间相或的操作。例如</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">Reg[<span class="number">3</span>:<span class="number">0</span>] A,C;</span><br><span class="line"><span class="keyword">assign</span> C = | A;</span><br><span class="line">上面代码等价于:</span><br><span class="line">C=A[<span class="number">3</span>] |A[<span class="number">2</span>] |A[<span class="number">1</span>] |A[<span class="number">0</span>];</span><br></pre></td></tr></table></figure>

<p>如果A&#x3D;4’b0110，C的结果为1。</p>
<p>单目按位与运算符~，运算符后为需要进行逻辑运算的信号，表示对信号进行每位取反的操作。例如</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">Reg[<span class="number">3</span>:<span class="number">0</span>] A,C;</span><br><span class="line"><span class="keyword">assign</span> C = ~ A;</span><br><span class="line">上面代码等价于:</span><br><span class="line">C[<span class="number">3</span>]=~A[<span class="number">3</span>], C[<span class="number">2</span>]=~A[<span class="number">2</span>], C[<span class="number">1</span>]=~A[<span class="number">1</span>], C[<span class="number">0</span>]=~A[<span class="number">0</span>];</span><br></pre></td></tr></table></figure>

<p>如果A&#x3D;4’b0110，C的结果为4’b1001。</p>
<h3 id="5-5-4-双目按位与"><a href="#5-5-4-双目按位与" class="headerlink" title="5.5.4 双目按位与"></a>5.5.4 双目按位与</h3><p>双目按位与运算符&amp;，信号位于运算符的左右两边，表示对两个信号进行对应位相与的操作。例如</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">Reg[<span class="number">3</span>:<span class="number">0</span>] A,B,C;</span><br><span class="line"><span class="keyword">assign</span> C = A &amp; B;</span><br><span class="line">上面代码等价于:</span><br><span class="line">C[<span class="number">0</span>]=A[<span class="number">0</span>] &amp; B[<span class="number">0</span>],C[<span class="number">1</span>]=A[<span class="number">1</span>] &amp; B[<span class="number">1</span>],C[<span class="number">2</span>]=A[<span class="number">2</span>] &amp; B[<span class="number">2</span>],C[<span class="number">3</span>]=A[<span class="number">3</span>] &amp; B[<span class="number">3</span>]</span><br></pre></td></tr></table></figure>

<p>如果A&#x3D;4’b0110，B &#x3D; 4’b1010,C的结果为4’b0010。</p>
<p>如果操作数长度不相等，长度较小的操作数在最左侧添0 补位。例如，</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] A;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>] B;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] C;</span><br><span class="line"><span class="keyword">assign</span> C = A &amp; B;</span><br><span class="line">上面代码等价于:</span><br><span class="line">C[<span class="number">0</span>]=A[<span class="number">0</span>] &amp; B[<span class="number">0</span>],C[<span class="number">1</span>]=A[<span class="number">1</span>] &amp; B[<span class="number">1</span>],C[<span class="number">2</span>]=<span class="number">0</span> &amp; B[<span class="number">2</span>],C[<span class="number">3</span>]=<span class="number">0</span> &amp; <span class="number">0</span></span><br></pre></td></tr></table></figure>

<h3 id="5-5-5-双目按位或"><a href="#5-5-5-双目按位或" class="headerlink" title="5.5.5 双目按位或"></a>5.5.5 双目按位或</h3><p>双目按位与运算符|，信号位于运算符的左右两边，表示对两个信号进行对应位相或的操作。例如</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">Reg[<span class="number">3</span>:<span class="number">0</span>] A,B,C;</span><br><span class="line"><span class="keyword">assign</span> C = A | B;</span><br><span class="line">上面代码等价于:</span><br><span class="line">C[<span class="number">0</span>]=A[<span class="number">0</span>] | B[<span class="number">0</span>],C[<span class="number">1</span>]=A[<span class="number">1</span>] | B[<span class="number">1</span>],C[<span class="number">2</span>]=A[<span class="number">2</span>] | B[<span class="number">2</span>],C[<span class="number">3</span>]=A[<span class="number">3</span>] | B[<span class="number">3</span>]</span><br></pre></td></tr></table></figure>

<p>如果A&#x3D;4’b0110，B &#x3D; 4’b1010,C的结果为4’b0010。</p>
<p>如果操作数长度不相等，长度较小的操作数在最左侧添0 补位。例如，</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] A;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>] B;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] C;</span><br><span class="line"><span class="keyword">assign</span> C = A | B;</span><br><span class="line">上面代码等价于:</span><br><span class="line">C[<span class="number">0</span>]=A[<span class="number">0</span>] | B[<span class="number">0</span>],C[<span class="number">1</span>]=A[<span class="number">1</span>] | B[<span class="number">1</span>],C[<span class="number">2</span>]=<span class="number">0</span> | B[<span class="number">2</span>],C[<span class="number">3</span>]=<span class="number">0</span> | <span class="number">0</span></span><br></pre></td></tr></table></figure>

<h3 id="5-5-6-双目按位异或"><a href="#5-5-6-双目按位异或" class="headerlink" title="5.5.6 双目按位异或"></a>5.5.6 双目按位异或</h3><p>双目按位异或运算符^，信号位于运算符的左右两边，表示的是对这两个信号进行对应位相异或的操作。异或是指 0^0&#x3D;0，1^1&#x3D;0,0^1&#x3D;1，即相同为 0，不同为 1。例如</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] A，B，C; </span><br><span class="line"><span class="keyword">assign</span> C =A^B;</span><br><span class="line">上面的代码等价于:</span><br><span class="line">C[<span class="number">0</span>] = A[<span class="number">0</span>] ^B[<span class="number">0</span>]，C[<span class="number">1</span>] = A[<span class="number">1</span>]^B[<span class="number">1</span>]，C[<span class="number">2</span>]= A[<span class="number">2</span>]^B[<span class="number">2</span>]，C[<span class="number">3</span>] = A[<span class="number">3</span>]^ B[<span class="number">3</span>]。</span><br></pre></td></tr></table></figure>

<p>如果A&#x3D;4’b0110，B&#x3D;4’b1010，C的结果为4b1100。</p>
<p>如果操作数长度不相等，长度较小的操作数在最左侧添 0 补位。例如，</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] A; </span><br><span class="line"><span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>] B;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] C;</span><br><span class="line"><span class="keyword">assign</span> C =A^B;</span><br><span class="line">上面的代码等价于:</span><br><span class="line">C[<span class="number">0</span>] = A[<span class="number">0</span>]^B[<span class="number">0</span>]，C[<span class="number">1</span>] = A[<span class="number">1</span>] ^B[<span class="number">1</span>],C[<span class="number">2</span>]=<span class="number">0</span>^B[<span class="number">2</span>]，C[<span class="number">3</span>] = <span class="number">0</span> ^<span class="number">0</span>。</span><br></pre></td></tr></table></figure>

<h3 id="5-5-7-经验总结"><a href="#5-5-7-经验总结" class="headerlink" title="5.5.7 经验总结"></a>5.5.7 经验总结</h3><p> <strong>逻辑运算符和位运算符的区别：</strong></p>
<p>逻辑运算符包括&amp;&amp;、||、!，位运算符包括&amp;、|、~。那么逻辑运算符和位运算符有什么区别呢?</p>
<p>将逻辑与“&amp;&amp;”和按位与“&amp;”进行对比可以看出，逻辑与运算符的运算只有逻辑真或逻辑假两种结果，即 1或 0;而“&amp;”是位运算符，用于两个多位宽数据操作。对于位运算符操作，两个数按位进行相与、相或或者非。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> a = <span class="number">4&#x27;b0111</span> &amp;&amp; <span class="number">4&#x27;b1000</span>;</span><br><span class="line"><span class="keyword">assign</span> b = <span class="number">4&#x27;b0111</span> || <span class="number">4&#x27;b1000</span>;</span><br><span class="line"><span class="keyword">assign</span> c = !<span class="number">4&#x27;b0111</span>;</span><br><span class="line"><span class="keyword">assign</span> d = <span class="number">4&#x27;b0111</span> &amp; <span class="number">4&#x27;b1000</span>;</span><br><span class="line"><span class="keyword">assign</span> e = <span class="number">4&#x27;b0111</span> | <span class="number">4&#x27;b1000</span>;</span><br><span class="line"><span class="keyword">assign</span> f = ~<span class="number">4&#x27;b0111</span>;</span><br><span class="line"></span><br><span class="line">运行结果：</span><br><span class="line">a = <span class="number">1&#x27;b1</span>,b = <span class="number">1&#x27;b1</span>,c = <span class="number">1&#x27;b0</span>,d = <span class="number">4&#x27;b000</span>,e = <span class="number">4&#x27;b1111</span>,f = <span class="number">4&#x27;b1000</span>.</span><br></pre></td></tr></table></figure>

<h2 id="5-6-移位运算符"><a href="#5-6-移位运算符" class="headerlink" title="5.6 移位运算符"></a>5.6 移位运算符</h2><h3 id="5-6-1-左移位运算符"><a href="#5-6-1-左移位运算符" class="headerlink" title="5.6.1 左移位运算符"></a>5.6.1 左移位运算符</h3><p>在 Verilog HDL 中，用“&lt;&lt;”表示左移运算符。其一般表达式为:<br>                                          A &lt;&lt;n;<br>其中，A代表要进行移位的操作数，n 代表要左移多少位。此表达式的意义是把操作数A左移n位。左移操作属于逻辑移位，需要用0 来填补移出的空位，即在低位补 0。左移n位，就要补n个0。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] a; </span><br><span class="line"><span class="keyword">assign</span> a =<span class="number">4&#x27;b0111</span>&lt;&lt; <span class="number">2</span>;</span><br></pre></td></tr></table></figure>

<p>以上代码由于左移了2位，所以在低位补2个零，所以上面代码运行结果是:a&#x3D;4b1100。</p>
<p>左移操作中有以下三点值得注意的地方:</p>
<p>(1)左移操作是不消耗逻辑资源的，甚至连与门、非门都不需要，它只是线的连接。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] c;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] b; </span><br><span class="line"><span class="keyword">assign</span> c = b &lt;&lt; <span class="number">2</span>; </span><br></pre></td></tr></table></figure>

<p>上面代码是将信号b左移两位并赋给c，其所对应的硬件电路如下图:</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0035.png"></p>
<p>(2)左移操作需根据位宽储存结果</p>
<p>在学习过程中可能看到过如下代码:<br><code>4&#39;b1001&lt;&lt;1=4b0010与4b1001&lt;&lt;1=5b10010</code></p>
<p>为什么操作数同样是 4’b1001，都是左移一位，但结果一个是 4’b0010，一个是 5’b10010 呢?</p>
<p>这是因为左移操作后，要看用多少位来存储结果。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] a;</span><br><span class="line"><span class="keyword">assign</span> b =<span class="number">4&#x27;b1001</span>; </span><br><span class="line"><span class="keyword">assign</span> a = b &lt;&lt; <span class="number">1</span>;</span><br></pre></td></tr></table></figure>

<p>上面代码中由于a是4比特，只能保存4位结果，所以b左移1位赋给4 bit的a，用0填补移出的位后结果为a&#x3D;4’b0010;</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span>[<span class="number">4</span>:<span class="number">0</span>] a;</span><br><span class="line"><span class="keyword">assign</span> b =<span class="number">4&#x27;b1001</span>;</span><br><span class="line"><span class="keyword">assign</span> a = b &lt;&lt; <span class="number">1</span>; </span><br><span class="line">a=<span class="number">5&#x27;b10010</span>;</span><br></pre></td></tr></table></figure>

<p>而上面代码中由于a是5比特，能保存5位结果，所以b左移1位赋给5 bit的a，用0填补移出的位后结果为a&#x3D;5’b10010 ;</p>
<p>(3) 左移操作的操作数可以是常数，也可以是信号。同样，左移操作的移位数、常数也可以是信号。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>[<span class="number">4</span>:<span class="number">0</span>] a;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>] cnt; </span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1&#x27;b0</span>)<span class="keyword">begin</span> </span><br><span class="line">        cnt&lt;= <span class="number">0</span>; </span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span> </span><br><span class="line">        cnt&lt;= cnt + <span class="number">1</span>; </span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"><span class="keyword">always</span> @(*)<span class="keyword">begin</span> </span><br><span class="line">    a = <span class="number">4&#x27;b1</span> &lt;&lt;cnt; </span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>上面代码中 cnt 每个时钟加 1，由于是 3比特，所以值为 0~2。a 则是4’b1左移cnt位。当 cnt等于0时左移 0 位，a 等于 4’b1;当 cnt 等于 1 时左移 1 位，a 等于 4’b10。以此类推，a 的每个时钟变化情况如下所示:</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0036.png"></p>
<p>需要注意的是，当移位数是信号时，其综合的电路并不是简单的连线，可能会综合出如下图所示的选择器。然而即便如此，这种硬件电路所消耗的资源依然比较少。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0037.png"></p>
<h3 id="5-6-2-右移位运算"><a href="#5-6-2-右移位运算" class="headerlink" title="5.6.2 右移位运算"></a>5.6.2 右移位运算</h3><p>在 Verilog HDL 中，用“&gt;&gt;”表示左移运算符。其一般表达式为:<br>                                          A &gt;&gt; n;<br>其中，A代表要进行移位的操作数，n 代表要左移多少位。此表达式的意义是把操作数A右移n位。</p>
<p>在右移操作中有以下三点值得注意的地方:</p>
<p>(1)右移操作属于逻辑移位，需要用0 来填补移出的空位，即在高位补 0，补多少个 O，取决于保存结果的信号的位宽。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span>[<span class="number">5</span>:<span class="number">0</span>] a;</span><br><span class="line"><span class="keyword">assign</span> a = <span class="number">4&#x27;b0111</span> &gt;&gt; <span class="number">2</span>;</span><br></pre></td></tr></table></figure>

<p>4’b0111 右移两位后的结果为 2’b01，由于 a 是 6 位的，2 位赋值给 6 位需要在高位补 0，因此需要补4个0。所以上面代码运行结果是:<br>a&#x3D;6’b000001</p>
<p>(2)与左移操作相似，右移操作是不消耗逻辑资源的， 甚至连与门、非门都不需要，其只是线 的连接。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] a; </span><br><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] b;</span><br><span class="line"><span class="keyword">assign</span> a = b &gt;&gt; <span class="number">2</span>;</span><br></pre></td></tr></table></figure>

<p>上面代码是将信号 b右移两位并赋给 a，其所对应的硬件电路如下图所示。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0038.png"></p>
<p>(3) 右移操作的操作数可以是常数，也可以是信号。同样，左移操作的移位数、常数也可以是信号。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>[<span class="number">4</span>:<span class="number">0</span>] a;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>] cnt; </span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1&#x27;b0</span>)<span class="keyword">begin</span> </span><br><span class="line">        cnt&lt;= <span class="number">0</span>; </span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span> </span><br><span class="line">        cnt&lt;= cnt + <span class="number">1</span>; </span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"><span class="keyword">always</span> @(*)<span class="keyword">begin</span> </span><br><span class="line">    a = <span class="number">4&#x27;b1000</span> &gt;&gt;cnt; </span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>上面代码中，cnt 每个时钟加 1，由于是 3 比特，所以值为 0~2。a 则是 4’b1000 右移 cnt 位。当cnt 等于0 时右移 0 位，a等于 4’b1000;当 cnt 等于 1 时右移1 位，a 等于 4’b0100。以此类推 a的每个时钟变化情况如下图所示。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0039.png"></p>
<p>与左移操作类似，在右移操作中，如果移位数是信号时，其综合的电路就不是简单的连线，而是有可能会综合出如下图所示的选择器。然而同样在这一情况下，这种硬件电路所消耗的资源依然比较少。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0040.png"></p>
<h3 id="5-6-3-经验总结"><a href="#5-6-3-经验总结" class="headerlink" title="5.6.3 经验总结"></a>5.6.3 经验总结</h3><p><strong>通过左移乘法运算</strong>：</p>
<p>FPGA 中要尽量避免乘法运算，因为这种计算需要占用较大的硬件资源，并且运算速度较慢。当不得不使用乘法的时候，尽量乘以 2的 N 次方，这样在设计中可以利用左移运算来实现该乘法运算，从而大大减少硬件资源。</p>
<p>当乘数是2的N 次方的常数时可以用移位运算来实现乘法。例如:a^2，等价于 a&lt;&lt;1;a^4 等价于 a&lt;&lt;2;a^8 等价于 a&lt;&lt;3，依此类推。</p>
<p>即使乘数不是2的N次方的常数，也可以通过移位运算来简化实现。例如:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> b =a*<span class="number">127</span>;</span><br><span class="line"><span class="keyword">assign</span> c =(a&lt;&lt;<span class="number">7</span>) - a;</span><br></pre></td></tr></table></figure>

<p>上面代码中b和c都可以实现 a^127，但第1行消耗了一个乘法，而第2行则只用到一个减法器。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> b =a*<span class="number">67</span>; </span><br><span class="line"><span class="keyword">assign</span> c =(a&lt;&lt;<span class="number">6</span>)+(a&lt;&lt;<span class="number">1</span>) +a; </span><br></pre></td></tr></table></figure>

<p>上面代码中，b和c都可以实现 a*67，但第1行消耗了一个乘法，而第 2 行则只用到两个加法器，从而节省了资源。</p>
<p>可以注意到，上面两个例子中的乘数都是常数，那么在设计时这种乘法也要花时间和精力来考虑优化吗?其实是不必要的，因为现在综合工具都很强大，当工具发现乘数是常数时会自动按上述过程进行优化，也就是说乘以常数在实质上并不消耗乘法器资源，可以放心使用。</p>
<p>但当出现乘数不是常数的情况时就要注意乘法的使用了。尽量将信号转换为与2的 N 次方相关的形式。例如当数据要扩大后来计算时，不要按照惯有思维将数据扩大 100倍，而是应该直接将其扩大128倍</p>
<p><strong>利用右移实现除法运算：</strong></p>
<p>FPGA 设计中要极力避免除法，甚至是严禁使用“ &#x2F;”来用于除法计算。这是由于除法器会占用极大的资源，其占用资源量要多于乘法器，而且很多时候不能在一个时钟周期内得出结果。而当不得不使用除法的时候，应尽量使除法转化为除以 2的 N次方形式，这样便可以利用右移运算来实现该除法运算，从而大大减少硬件资源。</p>
<p>当除数是 2的N 次方的常数时，就可以用移位运算来实现除法。例如:a&#x2F;2，等价于 a&gt;&gt;1:a&#x2F;4 等价于 a&gt;&gt;2:a&#x2F;8 等价于 a&gt;&gt;3，依此类推。</p>
<p>与左移不同的是，当除数不是 2 的 N 次方的常数时，不能简单地通过移位运算来简化实现。</p>
<p>总而言之，在 FPGA 设计中应尽力避免除法。</p>
<p><strong>利用左移位产生独热码</strong></p>
<p>独热码，也叫 one-hot code，就是只有1个比特为1，其他全为0的一种码制。例如 8’b00010000，8’b1000000 等。</p>
<p>独热码在设计时非常有用，可以用来表示状态机的状态使状态机更健壮，也可以用于多选一的电路中，表示选择其中的一个。</p>
<p>利用左移位操作，可以方便地产生独热码，例如产生 4’b0010，可以是4’b1&lt;&lt;1。类似地，也可以产生 1个比特为 0，其他为1的码制。例如产生 4’b1011，可以是~(4’b1 &lt;&lt;2)。利用左移操作，还可以产生其他需要的数字结果:</p>
<p>例如，产生 5’b00111，可以是(5’b1&lt;&lt;3)-1。</p>
<p>例如，产生 5’b11100，可以是~((5’b1&lt;&lt;2)-1)。</p>
<h2 id="5-7-条件运算符"><a href="#5-7-条件运算符" class="headerlink" title="5.7 条件运算符"></a>5.7 条件运算符</h2><h3 id="5-7-1-三目运算符"><a href="#5-7-1-三目运算符" class="headerlink" title="5.7.1 三目运算符"></a>5.7.1 三目运算符</h3><p>Verilog HDL 语法中条件运算符(?:)带有三个操作数(即三目运算符)，其格式一般表达为:</p>
<p>​                     条件表达式?真表达式:假表达式;<br>​                     condition_expr? true_expr: false_expr;</p>
<p>其含义为:当“条件表达式”为真(即逻辑 1)，执行“真表达式”;当“条件表达式”为假(即逻辑 0)，执行“假表达式”。即当 condition_expr 为真(即值为 1)，选择 true_expr;如果 condition_expr 为假(值为 0)，选择 false_expr。如果condition_expr为x或z，结果将是按以下逻辑 true_expr和false_expr按位操作的值:0与0得0，1与1得 1，其余情况为x 。<br>应用举例如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@ (*)<span class="keyword">begin</span></span><br><span class="line">    r =s ? t:u ; </span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>


<p>在上面的表达式中s如果为真，则把t赋值给r;如果s为假，则把u赋值给 r。对应硬件电路图如下所示。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0041.png"></p>
<p>条件运算符的使用有以下几点需要注意的地方:</p>
<p>(1)条件表达式的作用实际上类似于多路选择器，如下图所示。同时，其可以用 if-else 语句来替代</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0042.png"></p>
<p>(2)条件运算符可用在数据流建模中的条件赋值，这种情况下条件表达式的作用相当于控制开关。例如:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span>[<span class="number">2</span>:<span class="number">0</span>] student ; </span><br><span class="line"><span class="keyword">assign</span> student =Marks&gt;<span class="number">18</span> ?Grade_A:Grade_C;</span><br></pre></td></tr></table></figure>

<p>其中，表达式 Marks &gt; 18 如果为真，则 Grade_A赋值为student;如果Marks &gt;18为假，则Grade_C赋值为student。<br>对应硬件电路图如下所示。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0043.png"></p>
<p>(3)条件运算符也可以嵌套使用，每个“真表达式”和“假表达式”本身就可以是一个条件表达式。例如:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> OUT，M，CTL，CLT，A，B，C，D;</span><br><span class="line"><span class="keyword">assign</span> OUT =(M==<span class="number">1</span>)?(CTL ? A:B):(CLT ?C:D);</span><br></pre></td></tr></table></figure>

<p>上面代码所代表的含义是:表达式M &#x3D;&#x3D;1如果为真，则判断 CTL 是否为真，如果 CTL 为真就将A赋值给 OUT，如果为假就将B赋值给 OUT;如果M &#x3D;&#x3D;1为假，则判断CLT是否为真，如果 CLT 为真就将 C赋值给 OUT，如果为假就将 D 赋值给 OUT。</p>
<p>对应硬件电路图如下所示。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0044.png"></p>
<h3 id="5-7-2-if语句"><a href="#5-7-2-if语句" class="headerlink" title="5.7.2 if语句"></a>5.7.2 if语句</h3><p>“if”语句的语法如下: </p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span>(condition_1)</span><br><span class="line">    procedural_statement_1;</span><br><span class="line">&#123;<span class="keyword">else</span> <span class="keyword">if</span>(condition_2)</span><br><span class="line">    procedural_statement_2&#125;;</span><br><span class="line"> &#123;<span class="keyword">else</span></span><br><span class="line">     procedural_statement_3&#125;;</span><br></pre></td></tr></table></figure>

<p>其含义为:如果对 condition_1 条件满足，不管其余的条件是否满足，都执行 procedural_statement_1, procedural_statement_2 和 procedural_statement_3都不执行。</p>
<p>如果condition_1不满足而 condition_2满足，则执行 procedural_statement_2，而procedural_statement_1和procedural_statement_3都不执行。</p>
<p>如果condition_1不满足并且condition_2也不满足时，执行procedural_statement_3，而procedural_statement_1和procedural_statement_2都不执行。</p>
<p>通过下面一个例子来具体说明:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span>(Sum &lt; <span class="number">60</span>) <span class="keyword">begin</span> </span><br><span class="line">    Grade=C;</span><br><span class="line">    Total_C =Total_C +<span class="number">1</span>; </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span>(Sum&lt;<span class="number">75</span>) <span class="keyword">begin</span></span><br><span class="line">    Grade=B;</span><br><span class="line">    Total_B =Total_B +<span class="number">1</span>; </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">    Grade = A;</span><br><span class="line">    Total_A =Total_A + <span class="number">1</span>; </span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>注意条件表达式必须总是用括号括起来，如果使用if-if-else 格式，那么可能会有二义性，如下面的示例所示:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span>(Clk)</span><br><span class="line"><span class="keyword">if</span>(Reset)</span><br><span class="line">    Q=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">else</span></span><br><span class="line">    Q = D;</span><br></pre></td></tr></table></figure>

<p>这里存在一个疑问:最后一个 else 属于哪一个if 语句?是属于第一个if的条件(Clk)还是属于第二个if 的条件(Reset)?这在 Verilog HDL 中已通过将else与最近的没有else的if 语句相关联来解决。在这个例子中， else 与内层 if 语句相关联。</p>
<p>下面再举一个if 语句的例子:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span>(Sum &lt; <span class="number">100</span>)</span><br><span class="line">    Sum= Sum+<span class="number">10</span>; </span><br><span class="line"><span class="keyword">if</span>(Nickel_In)</span><br><span class="line">    Deposit =<span class="number">5</span>; </span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span> (Dime_In)</span><br><span class="line">    Deposit =<span class="number">10</span>; </span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span>(Quarter_In)</span><br><span class="line">    Deposit=<span class="number">25</span>; </span><br><span class="line"><span class="keyword">else</span></span><br><span class="line">    Deposit=ERROR;</span><br></pre></td></tr></table></figure>

<p>建议:<br>1、条件表达式需用括号括起来。<br>2、若为if-if 语句，请使用块语句 beqin — end，如下所示。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span>(Clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(Reset)</span><br><span class="line">        Q=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        Q = D;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>以上两点建议是为了使代码更加清晰，防止出错。</p>
<h3 id="5-7-3-case语句"><a href="#5-7-3-case语句" class="headerlink" title="5.7.3 case语句"></a>5.7.3 case语句</h3><p>case 语句是一个多路条件分支形式，其语法如下: </p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">case</span>(case_expr)</span><br><span class="line">  case_item_expr&#123;case_item_expr&#125;:procedural_statement</span><br><span class="line">  ................</span><br><span class="line">  [<span class="keyword">default</span>:procedural_statement] </span><br><span class="line"><span class="keyword">endcase</span></span><br></pre></td></tr></table></figure>

<p>case 语句下首先对条件表达式 case_expr 求值，然后依次对各分支项求值并进行比较，执行第一个与条件表达式值相匹配的分支中的语句。可以在1个分支中定义多个分支项，且这些值不需要互斥。缺省分支覆盖所有没有被分支表达式覆盖的其他分支。</p>
<p>例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">case</span> (HEX)</span><br><span class="line">    <span class="number">4&#x27;b0001</span> : LED = <span class="number">7&#x27;b1111001</span>: <span class="comment">// 1</span></span><br><span class="line">    <span class="number">4&#x27;b0010</span> : LED = <span class="number">7&#x27;b0100100</span>; <span class="comment">// 2</span></span><br><span class="line">    <span class="number">4&#x27;b0011</span> : LED = <span class="number">7&#x27;b0110000</span>; <span class="comment">// 3</span></span><br><span class="line">    <span class="number">4&#x27;b0100</span> : LED = <span class="number">7&#x27;b0011001</span>; <span class="comment">// 4</span></span><br><span class="line">    <span class="number">4&#x27;b0101</span> : LED = <span class="number">7&#x27;b0010010</span>; <span class="comment">// 5</span></span><br><span class="line">    <span class="number">4&#x27;b0110</span> : LED = <span class="number">7&#x27;b0000010</span>: <span class="comment">// 6</span></span><br><span class="line">    <span class="number">4&#x27;b0111</span> : LED = <span class="number">7&#x27;b1111000</span>; <span class="comment">// 7</span></span><br><span class="line">    <span class="number">4&#x27;b1000</span> : LED = <span class="number">7&#x27;b0000000</span>; <span class="comment">// 8</span></span><br><span class="line">    <span class="number">4&#x27;b1001</span> : LED = <span class="number">7&#x27;b0010000</span>; <span class="comment">// 9</span></span><br><span class="line">    <span class="number">4&#x27;b1010</span> : LED = <span class="number">7&#x27;b0001000</span>; <span class="comment">// A</span></span><br><span class="line">    <span class="number">4&#x27;b1011</span> : LED = <span class="number">7&#x27;b0000011</span>; <span class="comment">// B</span></span><br><span class="line">    <span class="number">4&#x27;b1100</span> : LED = <span class="number">7&#x27;b1000110</span>: <span class="comment">// C</span></span><br><span class="line">    <span class="number">4&#x27;b1101</span> : LED = <span class="number">7&#x27;b0100001</span>; <span class="comment">// D</span></span><br><span class="line">    <span class="number">4&#x27;b1110</span> : LED=  <span class="number">7</span>&#x27;<span class="number">60000110</span>: <span class="comment">// E</span></span><br><span class="line">    <span class="number">4&#x27;b1111</span> : LED = <span class="number">7&#x27;b0001110</span>: <span class="comment">// F </span></span><br><span class="line">    <span class="keyword">default</span>:LED =<span class="number">7&#x27;b1000000</span>; <span class="comment">// 0 </span></span><br><span class="line"><span class="keyword">endcase</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>书写建议: case 语句的缺省项必须写，防止产生锁存器。</p>
<h3 id="5-7-4-选择语句"><a href="#5-7-4-选择语句" class="headerlink" title="5.7.4 选择语句"></a>5.7.4 选择语句</h3><p>Verilog语法中有一个常用的选择语句，其语法形式为: vect[a +: b]或 vect [a -: b];</p>
<p>vect 为变量名字，a 为起始位置，加号或者减号代表着升序或者降序，b 表示进行升序或者降序的宽度。</p>
<p>vect[a +: b]等同于 vect[a:a+b-1]，vect的区间从a开始向大于a的方向进行b次计数;vect[a-:b]等同于vect[a:a-b+1]，vect的区间从a开始向a小的方向进行b次计数。a 可以是一个常数也可以是一个可变数，<strong>但b必须是一个常数</strong>。</p>
<p>例 1: vect[7 +: 3];</p>
<p>其中，起始位置为 7，+代表着升序，宽度为 3。即从 7 开始向比 7大的方向数3个数。其等价形式为:vect[7 +: 3]&#x3D;&#x3D;vect[7 :9]。</p>
<p>例 2:  vect[9-:4];</p>
<p>其中，起始位置为 9，-代表着降序，宽度为 4。即从 9 开始向比 9小的方向数4 个数。其等价形式为:vect[9 -:4]&#x3D;&#x3D;vect[9 :6]。</p>
<p>在实际使用的过程中该语法最常用的形式是将 a 作为一个可变的数来使用。例如需要设计具有如下功能的代码:</p>
<p>当cnt&#x3D;&#x3D;0 时，将 din[7:0]赋值给data[15:8];当cnt&#x3D;&#x3D;1时将din[7:0]赋值给data[7:0]。</p>
<p>在设计的时候便可以写成: data[15-8*cnt -:8] &lt;&#x3D;din[7:0](此时需要将 15-8*cnt 视为一个整体 a，其会随着 cnt 变化而发生变化)，这样一来就完成了对代码的精简工作。</p>
<p>选择语句的硬件电路结构如下图所示，其本质上是一个选择器。当 cnt&#x3D;&#x3D;0 时，选中 data[15:8]的锁存器，将 din[7:0]赋值data[15:8]，而data[7:0]的锁存器保持输出不变;当cnt&#x3D;&#x3D;1时，选中data[7:0]的锁存器，将 din[7:0]赋值给data[7:0]，而data[15:8]的锁存器保持输出不变。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0045.png"></p>
<p>用 Modelsim 对以上例子进行功能仿真后的仿真图如下所示。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0046.png"></p>
<p>可以看出仿真结果满足实际的设计需求。</p>
<p>经验总结:在实际工程中可以多使用选择语句 vect[a+:b]或vect [a-:b]的形式来进行代码编写，这将有助于精简设计代码。</p>
<h3 id="5-7-5-经验总结"><a href="#5-7-5-经验总结" class="headerlink" title="5.7.5 经验总结"></a>5.7.5 经验总结</h3><p>if 语句和 case 语句是 Verilog里两个非常重要的语句，if 和 case语句有一定的相关性，也有一定的区别。<strong>相同的地方在于两者几乎可以实现一样的功能</strong>，下面主要介绍一下两者之间的区别。</p>
<p>if语句每个分支之间是有优先级的，综合得到的电路是类似级联的结构。case 语句每个分支是平等的，综合得到的电路则是一个多路选择器。因此，多个 if else-if 语句综合得到的逻辑电路延时有可能<br>会比 case 语句稍大。对于初学者而言，在一开始学习 Verilog 的过程中往往喜欢用 if else-if 语句，因为这种语法表达起来更加直接。但是在运行速度比较关键的项目中，使用 case 语句的效果会更好。<br>下面通过一个具体的案例来对比一下，使用 if语句和 case 语句来描述同一功能电路的综合结果。</p>
<p>首先是用if语句写的代码:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> if_case(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] en,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> q</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(en[<span class="number">0</span>] == <span class="number">1</span>)</span><br><span class="line">            q = a[<span class="number">0</span>];</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(en[<span class="number">1</span>] == <span class="number">1</span>)</span><br><span class="line">            q = a[<span class="number">1</span>];</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            q = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>其综合后的RTL视图如下所示：</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0047.png"></p>
<p>从上图中所示的 RTL 图可以看到，此电路中含有两个二选一多路选择器，并且右边的优先级要高于左边(因为q的值是直接与右边的二选一选择器连接)，当 en[0]不为1时才会继续判断 en[1]。也就是说，在if 语句下综合出的电路含有优先级。</p>
<p>接下来分析一下使用 case 语句描述的代码。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(en)</span><br><span class="line">        <span class="number">2&#x27;b01</span>: q = a[<span class="number">0</span>];</span><br><span class="line">        <span class="number">2&#x27;b10</span>: q = a[<span class="number">1</span>];</span><br><span class="line">        <span class="keyword">default</span>: q = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>其综合后的RTL视图如下所示：</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0048.png"></p>
<p>可以看出，使用 case 语句编写的逻辑代码综合出的电路是并行的，没有优先级，不影响电路的运行速度。</p>
<p>虽然在RTL 视图中，两种语句综合出的电路存在着较大的差别，但是由于目前的开发工具已经足够智能，在布局布线的时候会自动对电路进行优化，其最终映射到 FPGA 内部的电路之间基本毫无差别。</p>
<p><strong>最后总结一下 if 语句和 case 语句之间的区别与联系:</strong></p>
<p>f语句具有优先级，当if下的条件不满足时才执行 else 后面的部分。而 case 语句是并行的，没有优先级，这在两者综合出来的 RTL 视图中可以明显的观察出来。但由于现在的仿真和综合工具已经足够强大，最后综合后的结果 if….else ….与 case…，语句其实并无不同，只不过是两种不同的实现方式而已，因此基本上不用考虑这两者间的区别。在不影响功能的前提下设计师不需要做局部的优化工作，<br>例如不需要考虑if&#x2F;case 语句的资源耗费差异、不需要考虑优化电路。只有在影响功能(即时序约束报错)的前提下，根据提示对电路进行优化。</p>
<h2 id="5-8-拼接运算符"><a href="#5-8-拼接运算符" class="headerlink" title="5.8 拼接运算符"></a>5.8 拼接运算符</h2><p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0049.png"></p>
<p>拼接操作是将小表达式合并形成大表达式的操作，其形式如下:<code>&#123;expr1, expr2,..., exprN&#125; ;</code></p>
<p>拼接符是不消耗任何硬件资源的，其只是把线换一种组合方式，可以参照如下实例:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>] Dbus;;</span><br><span class="line"><span class="keyword">assign</span> Dbus [<span class="number">7</span>:<span class="number">4</span>] = &#123;Dbus [<span class="number">0</span>],Dbus [<span class="number">1</span>],Dbus[<span class="number">2</span>],Dbus[<span class="number">3</span>]&#125;;<span class="comment">//以反转的顺序将低端 4 位赋给高端 4 位。</span></span><br><span class="line"><span class="keyword">assign</span> Dbus = &#123;Dbus[<span class="number">3</span>:<span class="number">0</span>],Dbus[<span class="number">7</span>:<span class="number">4</span>]&#125;;<span class="comment">//高4 位与低4位交换</span></span><br></pre></td></tr></table></figure>

<p>由于非定长常数的长度未知，不允许连接非定长常数。因此如下所示代码是不符合语法规定的。</p>
<p>{Dbus,5};&#x2F;&#x2F;不允许连接操作非定长常数。</p>
<h1 id="6、功能描述-时序逻辑"><a href="#6、功能描述-时序逻辑" class="headerlink" title="6、功能描述-时序逻辑"></a>6、功能描述-时序逻辑</h1><h2 id="6-1-always语句"><a href="#6-1-always语句" class="headerlink" title="6.1 always语句"></a>6.1 always语句</h2><p>时序逻辑的代码一般有两种:同步复位的时序逻辑和异步复位的时序逻辑。在同步复位的时序逻辑中复位不是立即有效，而在<strong>时钟上升沿时复位</strong>才有效。其代码结构如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1&#x27;b0</span>)</span><br><span class="line">        代码语句; </span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        代码语句; </span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>在<strong>异步复位的时序逻辑中复位立即有效，与时钟无关</strong>。其代码结构如下:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">1&#x27;b0</span>)</span><br><span class="line">        代码语句;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        代码语句;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>针对时序逻辑的 verilog 设计提出以下建议:</p>
<p>为了教学的方便代码统一采用异步时钟逻辑，建议采用此结构，这样设计时只需考虑是用时序逻辑还是组合逻辑结构来进行代码编写即可。在实际工作中请遵从公司的相应规范进行代码设计。</p>
<p>使用 <strong>GVim</strong> 软件打开代码后，输入“Zuhe”命令后回车可得到组合逻辑的代码结构，输入“Shixu’命令后回车可得到时序逻辑的代码结构。</p>
<p>没有复位信号的时序逻辑代码设计是不规范的，建议不要这样使用。</p>
<h2 id="6-2-D触发器"><a href="#6-2-D触发器" class="headerlink" title="6.2 D触发器"></a>6.2 D触发器</h2><p>数字电路中介绍了多种触发器，如 JK 触发器、D 触发器、RS 触发器、T 触发器等。在 FPGA中使用的是最简单的触发器–D触发器。</p>
<h3 id="6-2-1-D触发器结构"><a href="#6-2-1-D触发器结构" class="headerlink" title="6.2.1 D触发器结构"></a>6.2.1 D触发器结构</h3><p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0050.png"></p>
<p>上图 是 D 触发器的结构图，可以将其视为一个芯片，该芯片拥有4个管脚，其中3个是输入管脚:时钟 clk、复位 rst_n、信号 d;1 个是输出管脚:q。</p>
<p>该芯片的功能如下:当给管脚rst_n低电平(复位有效)，即赋值为0时，输出管脚q处于低电平状态。如果管脚 rst_n为高电平，则观察管脚clk的状态，当clk信号由0变1即处于上升沿的时候，将此时d的值赋给 q。若d是低电平，则q也是低电平;若d是高电平，则q也是高电平。</p>
<h3 id="6-2-2-D触发器波形"><a href="#6-2-2-D触发器波形" class="headerlink" title="6.2.2 D触发器波形"></a>6.2.2 D触发器波形</h3><p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0051.png"></p>
<p>上图  为 D 触发器的功能波形图，该波形图反映了 D 触发器各个信号的变化情况，从左到右表示时间的走势。从图中可以看到时钟信号有规律地进行高低变化。</p>
<p>按照从左向右的顺序观察波形图可以发现:</p>
<ul>
<li>开始状态下，rst_n等于 1，d 等于 0，q 等于 1。</li>
<li>随后 rst_n 由 1变0，此时输出信号 q立即变成 0。对应的功能是:当给管脚 rstn_低电平，也就是赋值为0时，输出管脚q处于低电平状态。</li>
<li>在rst_n 为0 期间，即使在有时钟或信号d发生变化的情况下,q仍然保持为低电平。</li>
<li>在rst_n由0变成1撤消复位后，q没有立刻发生变化。</li>
<li>在第4个时钟上升沿时，此时 rst_n等于 1，而d等于 1，因此q变成了 1。</li>
<li>第5个时钟上升沿，仍然是同样情况，rst_n&#x3D;1，d&#x3D;1，因此q&#x3D;1。</li>
<li>在第6个时钟上升沿，rst_n&#x3D;1，d&#x3D;0，因此 q&#x3D;0。</li>
<li>第7~10个时钟沿也是按同样方式判断。对应的功能是:如果管脚 rs_ n为高电平，则观察管脚clk，在clk由0变1即上升沿的时候，将现在d的值赋给q。若d是低电平，q 也是低电平;若d是高电平，q 也是高电平。</li>
</ul>
<h3 id="6-2-3-D触发器代码"><a href="#6-2-3-D触发器代码" class="headerlink" title="6.2.3 D触发器代码"></a>6.2.3 D触发器代码</h3><p>首先，观察如下这段时序逻辑的代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)<span class="keyword">begin</span></span><br><span class="line">        q &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        q &lt;= d;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>从语法上分析该段代码的功能为:该段代码总是在“时钟 clk 上升沿或者复位 rst n下降沿”的时候执行一次。具体执行方式如下:</p>
<ol>
<li>如果复位rst_n&#x3D;0，则q的值为0;</li>
<li>如果复位rst_n&#x3D;1，则将d的值赋给 q(注意，前提条件是时钟上升沿的时候)。</li>
</ol>
<p>上例的功能与本案例的功能是相同的:当给管脚 rst_n给低电平，也就是赋值为0时，输出管脚 q就处于低电平状态。如果管脚 rst_n为高电平则观察管脚clk，在clk由0变1即上升沿的时候，将现在d的值赋给 q，d 是低电平，q 也是低电平，d 是高电平，q 也是高电平。</p>
<p>因此可以看出这段代码的功能与 D 触发器的功能是一样的，即该代码其实就是在描述一个 D 触发器，也就是 D 触发器的代码。</p>
<p>前文中已经讲过在 FPGA 设计中可以用原理图的形式来设计，也可以用硬件描述语言来设计。当用原理图来设计时几个D触发器还可以忍受，但如果出现几千几万个D触发器则必定是头晕眼花，而用硬件描述语言Verilog 则不存在这一问题。</p>
<h3 id="6-2-4-怎么看FPGA波形"><a href="#6-2-4-怎么看FPGA波形" class="headerlink" title="6.2.4 怎么看FPGA波形"></a>6.2.4 怎么看FPGA波形</h3><p>下面来讨论如下图所示的波形，先观察在第4个时钟上升沿的时刻，思考一下此时看到的信号q的值是多少?是0还是1?或者观察到的是q的上升沿?</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0052.png"></p>
<p>首先明确一点:Verilog 代码对应的是硬件，因此应该从硬件的角度来分析这个问题。再来理清一下代码的因果关系:先有时钟上升沿，此为因，然后再将d的值赋给 q，这才是结果。这个因果是有先后关系的，对干硬件来说这个“先后”无论是多么地迅速，也一定会占用一定时间，所以q的变化会稍后于 clk 的上升沿。例如下图就是硬件的实际变化情况。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0053.png"></p>
<p>上图中就很容易看出，第4个时钟上升沿时刻对应的 q值为 0，也就是变化前的值。上面的波形虽然更将近于实际，但这样画图使这一过程非常复杂，且非必要操作。因此建议只需掌握这种看波形规则，即时钟上升沿看信号，是看到变化之前的值。</p>
<p>所以第4个时钟上升沿时，看到q值为0;在第6个时钟上升沿时，看到q值为1;在第7个时钟上升沿时，看到q值为0;在第8个时钟上升沿时，看到q值为 1;在第 10 个时钟上升沿时，看到q值为0。注意一下，复位信号是在系统开始时刻或者出现异常时才使用，一般上电后就不会再次进行复位，也可以认为复位是一种特殊情况。</p>
<p>下面考虑正常使用的情况:无论是从功能上还是波形上，都可以看到信号 q只在时钟上升沿才变化，而绝对不会在中间发生变化。在一般的数字系统中大部分信号之间的传递都是在同一个时钟下进行的，即大部分都是同步电路。跨时钟的电路占比非常小，属于特殊的异步电路。<strong>在本教材中，如果没有提前说明所有的案例、练习都默认为同步电路。</strong></p>
<p>下面具体分析每个时钟下q信号的情况:</p>
<ul>
<li>在 rst_n 由1变0时，q 立刻变成 0。</li>
<li>在第2个时钟上升沿，看到 rst_n 为 0。按代码功能，q 仍然为 0。</li>
<li>在第3个时钟上升沿，看到rst_n为0。按代码功能，q仍然为0。</li>
<li>在第4个时钟上升沿，看到 rst_n 为 1，d 值为 1，q 值为 0。按代码功能，q变成 1。</li>
<li>在第5个时钟上升沿，看到 rst_n 为 1，d值为 1，q 值为 1。按代码功能，q 变成 1.</li>
<li>在第 6个时钟上升沿，看到 rst_n 为 1，d 值为 0，q 值为 1。按代码功能，q 变成 0。</li>
<li>在第7个时钟上升沿，看到 rst_n 为 1，d 值为 1，q 值为 0。按代码功能，q 变成 1。</li>
<li>在第8个时钟上升沿，看到 rst_n 为 1，d 值为 0，q 值为 1。按代码功能，q 变成 0。</li>
<li>在第9个时钟上升沿，看到 rst_n 为 1，d 值为 0，q 值为 0。按代码功能，q变成 0。</li>
<li>在第 10 个时钟上升沿，看到 rst_n 为 1，d 值为 1，q 值为 0。按代码功能，q变成 1。</li>
</ul>
<h2 id="6-3-时钟"><a href="#6-3-时钟" class="headerlink" title="6.3 时钟"></a>6.3 时钟</h2><p><strong>时钟信号是每隔固定时间上下变化的信号</strong>。<strong>本次上升沿和上一次上升沿之间占用的时间就是时钟周期，其倒数为时钟频率。高电平占整个时钟周期的时间，被称为占空比。</strong></p>
<p>FPGA 中时钟的占空比一般是 50%，即高电平时间和低电平时间一样。其实占空比在 FPGA 内部没有太大的意义，因为 FPGA 使用的是时钟上升沿来触发，设计师们更加关心的是时钟频率。</p>
<p>如果时钟的上升沿每秒出现一次，说明时钟的时钟周期为 1 秒，时钟频率为 1Hz。如果时钟的上升沿每1毫秒出现一次，说明时钟的时钟周期为1毫秒，时钟频率为 1000Hz，或写成 1kHz。</p>
<p>现在普通 FPGA 器件所支持的时钟频率范围一般不超过150M，高端器件一般不超过700M(注意，该值为经验值，实际时钟的频率与其具体器件和设计电路有关)，所对应的时钟周期在纳秒级范围。因此在本教材中所有案例的时钟频率一般选定范事是几十至一百M左右。</p>
<p>下面列出本教材常用到的时钟频率以及所对应的时钟周期，方便进行换算。</p>
<table>
<thead>
<tr>
<th>时钟频率</th>
<th>时钟周期</th>
</tr>
</thead>
<tbody><tr>
<td>100KHz</td>
<td>10_000ns</td>
</tr>
<tr>
<td>1MHz</td>
<td>1_000ns</td>
</tr>
<tr>
<td>8MHz</td>
<td>125ns</td>
</tr>
<tr>
<td>50MHz</td>
<td>20ns</td>
</tr>
<tr>
<td>100MHz</td>
<td>10ns</td>
</tr>
<tr>
<td>125MHz</td>
<td>8ns</td>
</tr>
<tr>
<td>150MHz</td>
<td>6.667ns</td>
</tr>
<tr>
<td>200MHz</td>
<td>5ns</td>
</tr>
</tbody></table>
<p><strong>注意：是用1 ns &#x2F; 频率 来计算出来的，分子不能用秒，要用纳秒来计算。</strong></p>
<p>时钟是 FPGA 中最重要的信号，其他所有信号在时钟的上升沿统一变化，这就像军队里的令旗，所有军队在看到令旗到来的时刻执行已经设定好的命令。</p>
<p>时钟这块令旗影响着整体电路的稳定。首先，时钟要非常稳定地进行跳动。就如军队令旗，如果时快时慢就会让人无所适从，容易出错。而如果令旗非常稳定，每个人都知道令旗的指挥周期，就可以判断令旗到来前是否可以完成任务，如果无法完成则进行改正(修改代码)，从而避免系统出错。</p>
<p>其次，一个高效的军队中令旗越少越好，如果不同部队对标不同的令旗，那么部队协作就容易出现问题，整个军队无法高效的完成工作，容易出现错误。同样的道理，FPGA 系统的<em><strong>时钟必定是越少越好，最好只存在一个时钟。</strong></em></p>
<p>以上就是要求不要把信号放在时序逻辑敏感列表的原因。</p>
<h2 id="6-4-时序逻辑代码和硬件"><a href="#6-4-时序逻辑代码和硬件" class="headerlink" title="6.4 时序逻辑代码和硬件"></a>6.4 时序逻辑代码和硬件</h2><p>先分析一下代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)<span class="keyword">begin</span></span><br><span class="line">        q &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        q &lt;= a + d;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>仍然从语法上分析该段代码的功能。该段代码总是在“时钟 clk 上升沿或者复位 rst_n下降沿’的时候执行一次。具体执行方法如下:</p>
<ul>
<li>如果复位rst_n&#x3D;0，则q的值为0;</li>
<li>如果复位 rst_n&#x3D;1，则将(a+d)的结果赋给 a(注意，前提条件是时钟上升沿的时候)。</li>
</ul>
<p>假设用信号c表示a+d的结果，则第2点可改为:如果复位 rst_n&#x3D;1，则将c的值赋给q(注意，前提条件是时钟上升沿的时刻)。很明显这是一个 D 触发器，输入信号为 d，输出为 q，时钟为 clk，复位为 rst_n，其电路示意图如下图所示:</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0054.png"></p>
<p>可知c是a+d 的结果，因此其自然是通过一个加法器实现，画出上面代码所对应的电路结构图，可以看出在 D触发器的基础上增加了一个加法器。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0055.png"></p>
<p>很容易分析出上面电路的功能:信号a和信号b相加得到c，c连到 D 触发器的输入端。当 clk出现上升沿时，将c的值传给 q。这与代码功能是一致的。</p>
<p>在讨论时序逻辑的加法器时对加法器的输出c和D触发器的输出q分开进行讨论，就像两块独立的电路。同样的道理，在设计 Verilog 代码时也可以将其分开来进行编写。</p>
<p>先将下面的硬件电路用Verilog 描述出来:</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0056.png"></p>
<p>该电路对应的代码可以写成：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*)<span class="keyword">begin</span></span><br><span class="line">    c = a + d;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">或者：</span><br><span class="line"><span class="keyword">assign</span> c = a + d;</span><br></pre></td></tr></table></figure>

<p>上面的两段代码，都是描述同一加法器硬件电路。接着用 Verilog 对触发器进行描述。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0057.png"></p>
<p>代码如下所示：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)<span class="keyword">begin</span></span><br><span class="line">        q &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        q &lt;= c;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>最后可以看到，两段代码都有信号c，说明这两段代码是相连的，利用硬件连接起来可以变成如下图所示的电路。</p>
<p><img src="/../../../MyBlogsourceimagesVerilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/0058.png"></p>
<p>由此可见，下面两段代码所对应的硬件电路是一模一样的。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)<span class="keyword">begin</span></span><br><span class="line">        q &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        q &lt;= c;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*)<span class="keyword">begin</span></span><br><span class="line">    c = a + d;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)<span class="keyword">begin</span></span><br><span class="line">        q &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        q &lt;= a + d;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>那么这两种代码哪一种比较好呢?答案是这两段代码并无区别，因为两者的硬件是相同的。由此也可以得知评估 verilog 代码好坏的最基本标准，即不是看代码行数而是看硬件。</p>
<h2 id="6-5-阻塞赋值和非阻塞赋值-重要"><a href="#6-5-阻塞赋值和非阻塞赋值-重要" class="headerlink" title="6.5 阻塞赋值和非阻塞赋值(重要)"></a>6.5 阻塞赋值和非阻塞赋值(重要)</h2><p>在 always 语句块中，Verilog 语言支持两种类型的赋值:阻塞赋值和非阻塞赋值。阻塞赋值使用“&#x3D;”语句;非阻塞赋值使用“&lt;&#x3D;”语句。</p>
<p>阻塞赋值:在一个“begin…end”的多行赋值语句，先执行当前行的赋值语句，再执行下一行的赋值语句。</p>
<p>非阻塞赋值:在一个“begin….end”的多行赋值语句，在同一时间内同时赋值。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">begin</span></span><br><span class="line">    c= a; </span><br><span class="line">    d=c+a; </span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line"><span class="keyword">begin</span> </span><br><span class="line">    c &lt;= a; </span><br><span class="line">    d &lt;= c + a; </span><br><span class="line"><span class="keyword">end</span> </span><br></pre></td></tr></table></figure>

<p>上面两个例子中，1到4行部分是阻塞赋值，程序会先执行第2行，得到结果后再执行第3行。6至9行这一段是非阻塞赋值，第7行和第8行的赋值语句是同时执行的。</p>
<p>具体分析一下这两段代码这件的区别:假设当前c的值为 0，d 的值为 0，a 的新值为1。</p>
<p>阻塞赋值的执行过程和结果为:程序先执行第2行，此时<strong>c的值将更新为1</strong>，然后再执行3行，此时 c+a 也就是相当于1+1&#x3D;2，即<strong>d的值为2。</strong></p>
<p>非阻塞赋值的执行过程和结果为:程序同时执行第 7 行和 8 行。需要特别注意是，在执行第 8行的时候，第7行还并未执行，这也就意味着c的值还没有发生变化，即此时c的值为 0。同时执行的结果是，<strong>c 的值为 1，d 的值为 1。</strong></p>
<p>根据规范要求，组合逻辑中应使用阻塞赋值“&#x3D;”，时序逻辑中应使用非阻塞赋值“&lt;&#x3D;”。可以将这个规则牢牢记住，按照这一规则进行设计绝对不会发生错误。制定这个规范的原因并不是考虑语法需要，而是为了正确的进行硬件描述。</p>

      

      
        <div class="page-reward">
          <a href="javascript:;" class="page-reward-btn tooltip-top">
            <div class="tooltip tooltip-east">
            <span class="tooltip-item">
              赏
            </span>
            <span class="tooltip-content">
              <span class="tooltip-text">
                <span class="tooltip-inner">
                  <p class="reward-p"><i class="icon icon-quo-left"></i>谢谢你请我吃糖果<i class="icon icon-quo-right"></i></p>
                  <div class="reward-box">
                    
                    
                  </div>
                </span>
              </span>
            </span>
          </div>
          </a>
        </div>
      
    </div>
    <div class="article-info article-info-index">
      
      
	<div class="article-tag tagcloud">
		<i class="icon-price-tags icon"></i>
		<ul class="article-tag-list">
			 
        		<li class="article-tag-list-item">
        			<a href="javascript:void(0)" class="js-tag article-tag-list-link color5">视频笔记</a>
        		</li>
      		
		</ul>
	</div>

      

      

      
        
<div class="share-btn share-icons tooltip-left">
  <div class="tooltip tooltip-east">
    <span class="tooltip-item">
      <a href="javascript:;" class="share-sns share-outer">
        <i class="icon icon-share"></i>
      </a>
    </span>
    <span class="tooltip-content">
      <div class="share-wrap">
        <div class="share-icons">
          <a class="weibo share-sns" href="javascript:;" data-type="weibo">
            <i class="icon icon-weibo"></i>
          </a>
          <a class="weixin share-sns wxFab" href="javascript:;" data-type="weixin">
            <i class="icon icon-weixin"></i>
          </a>
          <a class="qq share-sns" href="javascript:;" data-type="qq">
            <i class="icon icon-qq"></i>
          </a>
          <a class="douban share-sns" href="javascript:;" data-type="douban">
            <i class="icon icon-douban"></i>
          </a>
          <a class="qzone share-sns" href="javascript:;" data-type="qzone">
            <i class="icon icon-qzone"></i>
          </a>
          <a class="facebook share-sns" href="javascript:;" data-type="facebook">
            <i class="icon icon-facebook"></i>
          </a>
          <a class="twitter share-sns" href="javascript:;" data-type="twitter">
            <i class="icon icon-twitter"></i>
          </a>
          <a class="google share-sns" href="javascript:;" data-type="google">
            <i class="icon icon-google"></i>
          </a>
        </div>
      </div>
    </span>
  </div>
</div>

<div class="page-modal wx-share js-wx-box">
    <a class="close js-modal-close" href="javascript:;"><i class="icon icon-close"></i></a>
    <p>扫一扫，分享到微信</p>
    <div class="wx-qrcode">
      <img src="//pan.baidu.com/share/qrcode?url=http://keyanxiaoxiaoguai.github.io/2022/06/02/Verilog%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/" alt="微信分享二维码">
    </div>
</div>

<div class="mask js-mask"></div>
      
      <div class="clearfix"></div>
    </div>
  </div>
</article>

  
<nav id="article-nav">
  
    <a href="/2022/06/02/Java%E5%81%9A%E9%A2%98%E8%BF%87%E7%A8%8B%E4%B8%AD%E4%B8%8D%E6%87%82%E7%9A%84%E7%9F%A5%E8%AF%86%E7%82%B9%E8%AE%B0%E5%BD%95/" id="article-nav-newer" class="article-nav-link-wrap">
      <i class="icon-circle-left"></i>
      <div class="article-nav-title">
        
          Java做题过程中不懂的知识点记录
        
      </div>
    </a>
  
  
    <a href="/2022/06/01/%E7%BC%96%E7%A8%8B%E7%AC%AC%E4%B8%89%E9%A2%98%EF%BC%9A%E6%9B%BF%E6%8D%A2%E7%A9%BA%E6%A0%BC/" id="article-nav-older" class="article-nav-link-wrap">
      <div class="article-nav-title">编程第三题：替换空格</div>
      <i class="icon-circle-right"></i>
    </a>
  
</nav>


<aside class="wrap-side-operation">
    <div class="mod-side-operation">
        
        <div class="jump-container" id="js-jump-container" style="display:none;">
            <a href="javascript:void(0)" class="mod-side-operation__jump-to-top">
                <i class="icon-font icon-back"></i>
            </a>
            <div id="js-jump-plan-container" class="jump-plan-container" style="top: -11px;">
                <i class="icon-font icon-plane jump-plane"></i>
            </div>
        </div>
        
        
    </div>
</aside>



  
  
  

  

  

  


          </div>
        </div>
      </div>
      <footer id="footer">
  <div class="outer">
    <div id="footer-info">
    	<div class="footer-left">
    		&copy; 2022 John Doe
    	</div>
      	<div class="footer-right">
      		<a href="http://hexo.io/" target="_blank">Hexo</a>  Theme <a href="https://github.com/litten/hexo-theme-yilia" target="_blank">Yilia</a> by Litten
      	</div>
    </div>
  </div>
</footer>
    </div>
    <script>
	var yiliaConfig = {
		mathjax: false,
		isHome: false,
		isPost: true,
		isArchive: false,
		isTag: false,
		isCategory: false,
		open_in_new: false,
		toc_hide_index: true,
		root: "/",
		innerArchive: true,
		showTags: false
	}
</script>

<script>!function(t){function n(e){if(r[e])return r[e].exports;var i=r[e]={exports:{},id:e,loaded:!1};return t[e].call(i.exports,i,i.exports,n),i.loaded=!0,i.exports}var r={};n.m=t,n.c=r,n.p="./",n(0)}([function(t,n,r){r(195),t.exports=r(191)},function(t,n,r){var e=r(3),i=r(52),o=r(27),u=r(28),c=r(53),f="prototype",a=function(t,n,r){var s,l,h,v,p=t&a.F,d=t&a.G,y=t&a.S,g=t&a.P,b=t&a.B,m=d?e:y?e[n]||(e[n]={}):(e[n]||{})[f],x=d?i:i[n]||(i[n]={}),w=x[f]||(x[f]={});d&&(r=n);for(s in r)l=!p&&m&&void 0!==m[s],h=(l?m:r)[s],v=b&&l?c(h,e):g&&"function"==typeof h?c(Function.call,h):h,m&&u(m,s,h,t&a.U),x[s]!=h&&o(x,s,v),g&&w[s]!=h&&(w[s]=h)};e.core=i,a.F=1,a.G=2,a.S=4,a.P=8,a.B=16,a.W=32,a.U=64,a.R=128,t.exports=a},function(t,n,r){var e=r(6);t.exports=function(t){if(!e(t))throw TypeError(t+" is not an object!");return t}},function(t,n){var r=t.exports="undefined"!=typeof window&&window.Math==Math?window:"undefined"!=typeof self&&self.Math==Math?self:Function("return this")();"number"==typeof __g&&(__g=r)},function(t,n){t.exports=function(t){try{return!!t()}catch(t){return!0}}},function(t,n){var r=t.exports="undefined"!=typeof window&&window.Math==Math?window:"undefined"!=typeof self&&self.Math==Math?self:Function("return this")();"number"==typeof __g&&(__g=r)},function(t,n){t.exports=function(t){return"object"==typeof t?null!==t:"function"==typeof t}},function(t,n,r){var e=r(126)("wks"),i=r(76),o=r(3).Symbol,u="function"==typeof o;(t.exports=function(t){return e[t]||(e[t]=u&&o[t]||(u?o:i)("Symbol."+t))}).store=e},function(t,n){var r={}.hasOwnProperty;t.exports=function(t,n){return r.call(t,n)}},function(t,n,r){var e=r(94),i=r(33);t.exports=function(t){return e(i(t))}},function(t,n,r){t.exports=!r(4)(function(){return 7!=Object.defineProperty({},"a",{get:function(){return 7}}).a})},function(t,n,r){var e=r(2),i=r(167),o=r(50),u=Object.defineProperty;n.f=r(10)?Object.defineProperty:function(t,n,r){if(e(t),n=o(n,!0),e(r),i)try{return u(t,n,r)}catch(t){}if("get"in r||"set"in r)throw TypeError("Accessors not supported!");return"value"in r&&(t[n]=r.value),t}},function(t,n,r){t.exports=!r(18)(function(){return 7!=Object.defineProperty({},"a",{get:function(){return 7}}).a})},function(t,n,r){var e=r(14),i=r(22);t.exports=r(12)?function(t,n,r){return e.f(t,n,i(1,r))}:function(t,n,r){return t[n]=r,t}},function(t,n,r){var e=r(20),i=r(58),o=r(42),u=Object.defineProperty;n.f=r(12)?Object.defineProperty:function(t,n,r){if(e(t),n=o(n,!0),e(r),i)try{return u(t,n,r)}catch(t){}if("get"in r||"set"in r)throw TypeError("Accessors not supported!");return"value"in r&&(t[n]=r.value),t}},function(t,n,r){var e=r(40)("wks"),i=r(23),o=r(5).Symbol,u="function"==typeof o;(t.exports=function(t){return e[t]||(e[t]=u&&o[t]||(u?o:i)("Symbol."+t))}).store=e},function(t,n,r){var e=r(67),i=Math.min;t.exports=function(t){return t>0?i(e(t),9007199254740991):0}},function(t,n,r){var e=r(46);t.exports=function(t){return Object(e(t))}},function(t,n){t.exports=function(t){try{return!!t()}catch(t){return!0}}},function(t,n,r){var e=r(63),i=r(34);t.exports=Object.keys||function(t){return e(t,i)}},function(t,n,r){var e=r(21);t.exports=function(t){if(!e(t))throw TypeError(t+" is not an object!");return t}},function(t,n){t.exports=function(t){return"object"==typeof t?null!==t:"function"==typeof t}},function(t,n){t.exports=function(t,n){return{enumerable:!(1&t),configurable:!(2&t),writable:!(4&t),value:n}}},function(t,n){var r=0,e=Math.random();t.exports=function(t){return"Symbol(".concat(void 0===t?"":t,")_",(++r+e).toString(36))}},function(t,n){var r={}.hasOwnProperty;t.exports=function(t,n){return r.call(t,n)}},function(t,n){var r=t.exports={version:"2.4.0"};"number"==typeof __e&&(__e=r)},function(t,n){t.exports=function(t){if("function"!=typeof t)throw TypeError(t+" is not a function!");return t}},function(t,n,r){var e=r(11),i=r(66);t.exports=r(10)?function(t,n,r){return e.f(t,n,i(1,r))}:function(t,n,r){return t[n]=r,t}},function(t,n,r){var e=r(3),i=r(27),o=r(24),u=r(76)("src"),c="toString",f=Function[c],a=(""+f).split(c);r(52).inspectSource=function(t){return f.call(t)},(t.exports=function(t,n,r,c){var f="function"==typeof r;f&&(o(r,"name")||i(r,"name",n)),t[n]!==r&&(f&&(o(r,u)||i(r,u,t[n]?""+t[n]:a.join(String(n)))),t===e?t[n]=r:c?t[n]?t[n]=r:i(t,n,r):(delete t[n],i(t,n,r)))})(Function.prototype,c,function(){return"function"==typeof this&&this[u]||f.call(this)})},function(t,n,r){var e=r(1),i=r(4),o=r(46),u=function(t,n,r,e){var i=String(o(t)),u="<"+n;return""!==r&&(u+=" "+r+'="'+String(e).replace(/"/g,"&quot;")+'"'),u+">"+i+"</"+n+">"};t.exports=function(t,n){var r={};r[t]=n(u),e(e.P+e.F*i(function(){var n=""[t]('"');return n!==n.toLowerCase()||n.split('"').length>3}),"String",r)}},function(t,n,r){var e=r(115),i=r(46);t.exports=function(t){return e(i(t))}},function(t,n,r){var e=r(116),i=r(66),o=r(30),u=r(50),c=r(24),f=r(167),a=Object.getOwnPropertyDescriptor;n.f=r(10)?a:function(t,n){if(t=o(t),n=u(n,!0),f)try{return a(t,n)}catch(t){}if(c(t,n))return i(!e.f.call(t,n),t[n])}},function(t,n,r){var e=r(24),i=r(17),o=r(145)("IE_PROTO"),u=Object.prototype;t.exports=Object.getPrototypeOf||function(t){return t=i(t),e(t,o)?t[o]:"function"==typeof t.constructor&&t instanceof t.constructor?t.constructor.prototype:t instanceof Object?u:null}},function(t,n){t.exports=function(t){if(void 0==t)throw TypeError("Can't call method on  "+t);return t}},function(t,n){t.exports="constructor,hasOwnProperty,isPrototypeOf,propertyIsEnumerable,toLocaleString,toString,valueOf".split(",")},function(t,n){t.exports={}},function(t,n){t.exports=!0},function(t,n){n.f={}.propertyIsEnumerable},function(t,n,r){var e=r(14).f,i=r(8),o=r(15)("toStringTag");t.exports=function(t,n,r){t&&!i(t=r?t:t.prototype,o)&&e(t,o,{configurable:!0,value:n})}},function(t,n,r){var e=r(40)("keys"),i=r(23);t.exports=function(t){return e[t]||(e[t]=i(t))}},function(t,n,r){var e=r(5),i="__core-js_shared__",o=e[i]||(e[i]={});t.exports=function(t){return o[t]||(o[t]={})}},function(t,n){var r=Math.ceil,e=Math.floor;t.exports=function(t){return isNaN(t=+t)?0:(t>0?e:r)(t)}},function(t,n,r){var e=r(21);t.exports=function(t,n){if(!e(t))return t;var r,i;if(n&&"function"==typeof(r=t.toString)&&!e(i=r.call(t)))return i;if("function"==typeof(r=t.valueOf)&&!e(i=r.call(t)))return i;if(!n&&"function"==typeof(r=t.toString)&&!e(i=r.call(t)))return i;throw TypeError("Can't convert object to primitive value")}},function(t,n,r){var e=r(5),i=r(25),o=r(36),u=r(44),c=r(14).f;t.exports=function(t){var n=i.Symbol||(i.Symbol=o?{}:e.Symbol||{});"_"==t.charAt(0)||t in n||c(n,t,{value:u.f(t)})}},function(t,n,r){n.f=r(15)},function(t,n){var r={}.toString;t.exports=function(t){return r.call(t).slice(8,-1)}},function(t,n){t.exports=function(t){if(void 0==t)throw TypeError("Can't call method on  "+t);return t}},function(t,n,r){var e=r(4);t.exports=function(t,n){return!!t&&e(function(){n?t.call(null,function(){},1):t.call(null)})}},function(t,n,r){var e=r(53),i=r(115),o=r(17),u=r(16),c=r(203);t.exports=function(t,n){var r=1==t,f=2==t,a=3==t,s=4==t,l=6==t,h=5==t||l,v=n||c;return function(n,c,p){for(var d,y,g=o(n),b=i(g),m=e(c,p,3),x=u(b.length),w=0,S=r?v(n,x):f?v(n,0):void 0;x>w;w++)if((h||w in b)&&(d=b[w],y=m(d,w,g),t))if(r)S[w]=y;else if(y)switch(t){case 3:return!0;case 5:return d;case 6:return w;case 2:S.push(d)}else if(s)return!1;return l?-1:a||s?s:S}}},function(t,n,r){var e=r(1),i=r(52),o=r(4);t.exports=function(t,n){var r=(i.Object||{})[t]||Object[t],u={};u[t]=n(r),e(e.S+e.F*o(function(){r(1)}),"Object",u)}},function(t,n,r){var e=r(6);t.exports=function(t,n){if(!e(t))return t;var r,i;if(n&&"function"==typeof(r=t.toString)&&!e(i=r.call(t)))return i;if("function"==typeof(r=t.valueOf)&&!e(i=r.call(t)))return i;if(!n&&"function"==typeof(r=t.toString)&&!e(i=r.call(t)))return i;throw TypeError("Can't convert object to primitive value")}},function(t,n,r){var e=r(5),i=r(25),o=r(91),u=r(13),c="prototype",f=function(t,n,r){var a,s,l,h=t&f.F,v=t&f.G,p=t&f.S,d=t&f.P,y=t&f.B,g=t&f.W,b=v?i:i[n]||(i[n]={}),m=b[c],x=v?e:p?e[n]:(e[n]||{})[c];v&&(r=n);for(a in r)(s=!h&&x&&void 0!==x[a])&&a in b||(l=s?x[a]:r[a],b[a]=v&&"function"!=typeof x[a]?r[a]:y&&s?o(l,e):g&&x[a]==l?function(t){var n=function(n,r,e){if(this instanceof t){switch(arguments.length){case 0:return new t;case 1:return new t(n);case 2:return new t(n,r)}return new t(n,r,e)}return t.apply(this,arguments)};return n[c]=t[c],n}(l):d&&"function"==typeof l?o(Function.call,l):l,d&&((b.virtual||(b.virtual={}))[a]=l,t&f.R&&m&&!m[a]&&u(m,a,l)))};f.F=1,f.G=2,f.S=4,f.P=8,f.B=16,f.W=32,f.U=64,f.R=128,t.exports=f},function(t,n){var r=t.exports={version:"2.4.0"};"number"==typeof __e&&(__e=r)},function(t,n,r){var e=r(26);t.exports=function(t,n,r){if(e(t),void 0===n)return t;switch(r){case 1:return function(r){return t.call(n,r)};case 2:return function(r,e){return t.call(n,r,e)};case 3:return function(r,e,i){return t.call(n,r,e,i)}}return function(){return t.apply(n,arguments)}}},function(t,n,r){var e=r(183),i=r(1),o=r(126)("metadata"),u=o.store||(o.store=new(r(186))),c=function(t,n,r){var i=u.get(t);if(!i){if(!r)return;u.set(t,i=new e)}var o=i.get(n);if(!o){if(!r)return;i.set(n,o=new e)}return o},f=function(t,n,r){var e=c(n,r,!1);return void 0!==e&&e.has(t)},a=function(t,n,r){var e=c(n,r,!1);return void 0===e?void 0:e.get(t)},s=function(t,n,r,e){c(r,e,!0).set(t,n)},l=function(t,n){var r=c(t,n,!1),e=[];return r&&r.forEach(function(t,n){e.push(n)}),e},h=function(t){return void 0===t||"symbol"==typeof t?t:String(t)},v=function(t){i(i.S,"Reflect",t)};t.exports={store:u,map:c,has:f,get:a,set:s,keys:l,key:h,exp:v}},function(t,n,r){"use strict";if(r(10)){var e=r(69),i=r(3),o=r(4),u=r(1),c=r(127),f=r(152),a=r(53),s=r(68),l=r(66),h=r(27),v=r(73),p=r(67),d=r(16),y=r(75),g=r(50),b=r(24),m=r(180),x=r(114),w=r(6),S=r(17),_=r(137),O=r(70),E=r(32),P=r(71).f,j=r(154),F=r(76),M=r(7),A=r(48),N=r(117),T=r(146),I=r(155),k=r(80),L=r(123),R=r(74),C=r(130),D=r(160),U=r(11),W=r(31),G=U.f,B=W.f,V=i.RangeError,z=i.TypeError,q=i.Uint8Array,K="ArrayBuffer",J="Shared"+K,Y="BYTES_PER_ELEMENT",H="prototype",$=Array[H],X=f.ArrayBuffer,Q=f.DataView,Z=A(0),tt=A(2),nt=A(3),rt=A(4),et=A(5),it=A(6),ot=N(!0),ut=N(!1),ct=I.values,ft=I.keys,at=I.entries,st=$.lastIndexOf,lt=$.reduce,ht=$.reduceRight,vt=$.join,pt=$.sort,dt=$.slice,yt=$.toString,gt=$.toLocaleString,bt=M("iterator"),mt=M("toStringTag"),xt=F("typed_constructor"),wt=F("def_constructor"),St=c.CONSTR,_t=c.TYPED,Ot=c.VIEW,Et="Wrong length!",Pt=A(1,function(t,n){return Tt(T(t,t[wt]),n)}),jt=o(function(){return 1===new q(new Uint16Array([1]).buffer)[0]}),Ft=!!q&&!!q[H].set&&o(function(){new q(1).set({})}),Mt=function(t,n){if(void 0===t)throw z(Et);var r=+t,e=d(t);if(n&&!m(r,e))throw V(Et);return e},At=function(t,n){var r=p(t);if(r<0||r%n)throw V("Wrong offset!");return r},Nt=function(t){if(w(t)&&_t in t)return t;throw z(t+" is not a typed array!")},Tt=function(t,n){if(!(w(t)&&xt in t))throw z("It is not a typed array constructor!");return new t(n)},It=function(t,n){return kt(T(t,t[wt]),n)},kt=function(t,n){for(var r=0,e=n.length,i=Tt(t,e);e>r;)i[r]=n[r++];return i},Lt=function(t,n,r){G(t,n,{get:function(){return this._d[r]}})},Rt=function(t){var n,r,e,i,o,u,c=S(t),f=arguments.length,s=f>1?arguments[1]:void 0,l=void 0!==s,h=j(c);if(void 0!=h&&!_(h)){for(u=h.call(c),e=[],n=0;!(o=u.next()).done;n++)e.push(o.value);c=e}for(l&&f>2&&(s=a(s,arguments[2],2)),n=0,r=d(c.length),i=Tt(this,r);r>n;n++)i[n]=l?s(c[n],n):c[n];return i},Ct=function(){for(var t=0,n=arguments.length,r=Tt(this,n);n>t;)r[t]=arguments[t++];return r},Dt=!!q&&o(function(){gt.call(new q(1))}),Ut=function(){return gt.apply(Dt?dt.call(Nt(this)):Nt(this),arguments)},Wt={copyWithin:function(t,n){return D.call(Nt(this),t,n,arguments.length>2?arguments[2]:void 0)},every:function(t){return rt(Nt(this),t,arguments.length>1?arguments[1]:void 0)},fill:function(t){return C.apply(Nt(this),arguments)},filter:function(t){return It(this,tt(Nt(this),t,arguments.length>1?arguments[1]:void 0))},find:function(t){return et(Nt(this),t,arguments.length>1?arguments[1]:void 0)},findIndex:function(t){return it(Nt(this),t,arguments.length>1?arguments[1]:void 0)},forEach:function(t){Z(Nt(this),t,arguments.length>1?arguments[1]:void 0)},indexOf:function(t){return ut(Nt(this),t,arguments.length>1?arguments[1]:void 0)},includes:function(t){return ot(Nt(this),t,arguments.length>1?arguments[1]:void 0)},join:function(t){return vt.apply(Nt(this),arguments)},lastIndexOf:function(t){return st.apply(Nt(this),arguments)},map:function(t){return Pt(Nt(this),t,arguments.length>1?arguments[1]:void 0)},reduce:function(t){return lt.apply(Nt(this),arguments)},reduceRight:function(t){return ht.apply(Nt(this),arguments)},reverse:function(){for(var t,n=this,r=Nt(n).length,e=Math.floor(r/2),i=0;i<e;)t=n[i],n[i++]=n[--r],n[r]=t;return n},some:function(t){return nt(Nt(this),t,arguments.length>1?arguments[1]:void 0)},sort:function(t){return pt.call(Nt(this),t)},subarray:function(t,n){var r=Nt(this),e=r.length,i=y(t,e);return new(T(r,r[wt]))(r.buffer,r.byteOffset+i*r.BYTES_PER_ELEMENT,d((void 0===n?e:y(n,e))-i))}},Gt=function(t,n){return It(this,dt.call(Nt(this),t,n))},Bt=function(t){Nt(this);var n=At(arguments[1],1),r=this.length,e=S(t),i=d(e.length),o=0;if(i+n>r)throw V(Et);for(;o<i;)this[n+o]=e[o++]},Vt={entries:function(){return at.call(Nt(this))},keys:function(){return ft.call(Nt(this))},values:function(){return ct.call(Nt(this))}},zt=function(t,n){return w(t)&&t[_t]&&"symbol"!=typeof n&&n in t&&String(+n)==String(n)},qt=function(t,n){return zt(t,n=g(n,!0))?l(2,t[n]):B(t,n)},Kt=function(t,n,r){return!(zt(t,n=g(n,!0))&&w(r)&&b(r,"value"))||b(r,"get")||b(r,"set")||r.configurable||b(r,"writable")&&!r.writable||b(r,"enumerable")&&!r.enumerable?G(t,n,r):(t[n]=r.value,t)};St||(W.f=qt,U.f=Kt),u(u.S+u.F*!St,"Object",{getOwnPropertyDescriptor:qt,defineProperty:Kt}),o(function(){yt.call({})})&&(yt=gt=function(){return vt.call(this)});var Jt=v({},Wt);v(Jt,Vt),h(Jt,bt,Vt.values),v(Jt,{slice:Gt,set:Bt,constructor:function(){},toString:yt,toLocaleString:Ut}),Lt(Jt,"buffer","b"),Lt(Jt,"byteOffset","o"),Lt(Jt,"byteLength","l"),Lt(Jt,"length","e"),G(Jt,mt,{get:function(){return this[_t]}}),t.exports=function(t,n,r,f){f=!!f;var a=t+(f?"Clamped":"")+"Array",l="Uint8Array"!=a,v="get"+t,p="set"+t,y=i[a],g=y||{},b=y&&E(y),m=!y||!c.ABV,S={},_=y&&y[H],j=function(t,r){var e=t._d;return e.v[v](r*n+e.o,jt)},F=function(t,r,e){var i=t._d;f&&(e=(e=Math.round(e))<0?0:e>255?255:255&e),i.v[p](r*n+i.o,e,jt)},M=function(t,n){G(t,n,{get:function(){return j(this,n)},set:function(t){return F(this,n,t)},enumerable:!0})};m?(y=r(function(t,r,e,i){s(t,y,a,"_d");var o,u,c,f,l=0,v=0;if(w(r)){if(!(r instanceof X||(f=x(r))==K||f==J))return _t in r?kt(y,r):Rt.call(y,r);o=r,v=At(e,n);var p=r.byteLength;if(void 0===i){if(p%n)throw V(Et);if((u=p-v)<0)throw V(Et)}else if((u=d(i)*n)+v>p)throw V(Et);c=u/n}else c=Mt(r,!0),u=c*n,o=new X(u);for(h(t,"_d",{b:o,o:v,l:u,e:c,v:new Q(o)});l<c;)M(t,l++)}),_=y[H]=O(Jt),h(_,"constructor",y)):L(function(t){new y(null),new y(t)},!0)||(y=r(function(t,r,e,i){s(t,y,a);var o;return w(r)?r instanceof X||(o=x(r))==K||o==J?void 0!==i?new g(r,At(e,n),i):void 0!==e?new g(r,At(e,n)):new g(r):_t in r?kt(y,r):Rt.call(y,r):new g(Mt(r,l))}),Z(b!==Function.prototype?P(g).concat(P(b)):P(g),function(t){t in y||h(y,t,g[t])}),y[H]=_,e||(_.constructor=y));var A=_[bt],N=!!A&&("values"==A.name||void 0==A.name),T=Vt.values;h(y,xt,!0),h(_,_t,a),h(_,Ot,!0),h(_,wt,y),(f?new y(1)[mt]==a:mt in _)||G(_,mt,{get:function(){return a}}),S[a]=y,u(u.G+u.W+u.F*(y!=g),S),u(u.S,a,{BYTES_PER_ELEMENT:n,from:Rt,of:Ct}),Y in _||h(_,Y,n),u(u.P,a,Wt),R(a),u(u.P+u.F*Ft,a,{set:Bt}),u(u.P+u.F*!N,a,Vt),u(u.P+u.F*(_.toString!=yt),a,{toString:yt}),u(u.P+u.F*o(function(){new y(1).slice()}),a,{slice:Gt}),u(u.P+u.F*(o(function(){return[1,2].toLocaleString()!=new y([1,2]).toLocaleString()})||!o(function(){_.toLocaleString.call([1,2])})),a,{toLocaleString:Ut}),k[a]=N?A:T,e||N||h(_,bt,T)}}else t.exports=function(){}},function(t,n){var r={}.toString;t.exports=function(t){return r.call(t).slice(8,-1)}},function(t,n,r){var e=r(21),i=r(5).document,o=e(i)&&e(i.createElement);t.exports=function(t){return o?i.createElement(t):{}}},function(t,n,r){t.exports=!r(12)&&!r(18)(function(){return 7!=Object.defineProperty(r(57)("div"),"a",{get:function(){return 7}}).a})},function(t,n,r){"use strict";var e=r(36),i=r(51),o=r(64),u=r(13),c=r(8),f=r(35),a=r(96),s=r(38),l=r(103),h=r(15)("iterator"),v=!([].keys&&"next"in[].keys()),p="keys",d="values",y=function(){return this};t.exports=function(t,n,r,g,b,m,x){a(r,n,g);var w,S,_,O=function(t){if(!v&&t in F)return F[t];switch(t){case p:case d:return function(){return new r(this,t)}}return function(){return new r(this,t)}},E=n+" Iterator",P=b==d,j=!1,F=t.prototype,M=F[h]||F["@@iterator"]||b&&F[b],A=M||O(b),N=b?P?O("entries"):A:void 0,T="Array"==n?F.entries||M:M;if(T&&(_=l(T.call(new t)))!==Object.prototype&&(s(_,E,!0),e||c(_,h)||u(_,h,y)),P&&M&&M.name!==d&&(j=!0,A=function(){return M.call(this)}),e&&!x||!v&&!j&&F[h]||u(F,h,A),f[n]=A,f[E]=y,b)if(w={values:P?A:O(d),keys:m?A:O(p),entries:N},x)for(S in w)S in F||o(F,S,w[S]);else i(i.P+i.F*(v||j),n,w);return w}},function(t,n,r){var e=r(20),i=r(100),o=r(34),u=r(39)("IE_PROTO"),c=function(){},f="prototype",a=function(){var t,n=r(57)("iframe"),e=o.length;for(n.style.display="none",r(93).appendChild(n),n.src="javascript:",t=n.contentWindow.document,t.open(),t.write("<script>document.F=Object<\/script>"),t.close(),a=t.F;e--;)delete a[f][o[e]];return a()};t.exports=Object.create||function(t,n){var r;return null!==t?(c[f]=e(t),r=new c,c[f]=null,r[u]=t):r=a(),void 0===n?r:i(r,n)}},function(t,n,r){var e=r(63),i=r(34).concat("length","prototype");n.f=Object.getOwnPropertyNames||function(t){return e(t,i)}},function(t,n){n.f=Object.getOwnPropertySymbols},function(t,n,r){var e=r(8),i=r(9),o=r(90)(!1),u=r(39)("IE_PROTO");t.exports=function(t,n){var r,c=i(t),f=0,a=[];for(r in c)r!=u&&e(c,r)&&a.push(r);for(;n.length>f;)e(c,r=n[f++])&&(~o(a,r)||a.push(r));return a}},function(t,n,r){t.exports=r(13)},function(t,n,r){var e=r(76)("meta"),i=r(6),o=r(24),u=r(11).f,c=0,f=Object.isExtensible||function(){return!0},a=!r(4)(function(){return f(Object.preventExtensions({}))}),s=function(t){u(t,e,{value:{i:"O"+ ++c,w:{}}})},l=function(t,n){if(!i(t))return"symbol"==typeof t?t:("string"==typeof t?"S":"P")+t;if(!o(t,e)){if(!f(t))return"F";if(!n)return"E";s(t)}return t[e].i},h=function(t,n){if(!o(t,e)){if(!f(t))return!0;if(!n)return!1;s(t)}return t[e].w},v=function(t){return a&&p.NEED&&f(t)&&!o(t,e)&&s(t),t},p=t.exports={KEY:e,NEED:!1,fastKey:l,getWeak:h,onFreeze:v}},function(t,n){t.exports=function(t,n){return{enumerable:!(1&t),configurable:!(2&t),writable:!(4&t),value:n}}},function(t,n){var r=Math.ceil,e=Math.floor;t.exports=function(t){return isNaN(t=+t)?0:(t>0?e:r)(t)}},function(t,n){t.exports=function(t,n,r,e){if(!(t instanceof n)||void 0!==e&&e in t)throw TypeError(r+": incorrect invocation!");return t}},function(t,n){t.exports=!1},function(t,n,r){var e=r(2),i=r(173),o=r(133),u=r(145)("IE_PROTO"),c=function(){},f="prototype",a=function(){var t,n=r(132)("iframe"),e=o.length;for(n.style.display="none",r(135).appendChild(n),n.src="javascript:",t=n.contentWindow.document,t.open(),t.write("<script>document.F=Object<\/script>"),t.close(),a=t.F;e--;)delete a[f][o[e]];return a()};t.exports=Object.create||function(t,n){var r;return null!==t?(c[f]=e(t),r=new c,c[f]=null,r[u]=t):r=a(),void 0===n?r:i(r,n)}},function(t,n,r){var e=r(175),i=r(133).concat("length","prototype");n.f=Object.getOwnPropertyNames||function(t){return e(t,i)}},function(t,n,r){var e=r(175),i=r(133);t.exports=Object.keys||function(t){return e(t,i)}},function(t,n,r){var e=r(28);t.exports=function(t,n,r){for(var i in n)e(t,i,n[i],r);return t}},function(t,n,r){"use strict";var e=r(3),i=r(11),o=r(10),u=r(7)("species");t.exports=function(t){var n=e[t];o&&n&&!n[u]&&i.f(n,u,{configurable:!0,get:function(){return this}})}},function(t,n,r){var e=r(67),i=Math.max,o=Math.min;t.exports=function(t,n){return t=e(t),t<0?i(t+n,0):o(t,n)}},function(t,n){var r=0,e=Math.random();t.exports=function(t){return"Symbol(".concat(void 0===t?"":t,")_",(++r+e).toString(36))}},function(t,n,r){var e=r(33);t.exports=function(t){return Object(e(t))}},function(t,n,r){var e=r(7)("unscopables"),i=Array.prototype;void 0==i[e]&&r(27)(i,e,{}),t.exports=function(t){i[e][t]=!0}},function(t,n,r){var e=r(53),i=r(169),o=r(137),u=r(2),c=r(16),f=r(154),a={},s={},n=t.exports=function(t,n,r,l,h){var v,p,d,y,g=h?function(){return t}:f(t),b=e(r,l,n?2:1),m=0;if("function"!=typeof g)throw TypeError(t+" is not iterable!");if(o(g)){for(v=c(t.length);v>m;m++)if((y=n?b(u(p=t[m])[0],p[1]):b(t[m]))===a||y===s)return y}else for(d=g.call(t);!(p=d.next()).done;)if((y=i(d,b,p.value,n))===a||y===s)return y};n.BREAK=a,n.RETURN=s},function(t,n){t.exports={}},function(t,n,r){var e=r(11).f,i=r(24),o=r(7)("toStringTag");t.exports=function(t,n,r){t&&!i(t=r?t:t.prototype,o)&&e(t,o,{configurable:!0,value:n})}},function(t,n,r){var e=r(1),i=r(46),o=r(4),u=r(150),c="["+u+"]",f="​",a=RegExp("^"+c+c+"*"),s=RegExp(c+c+"*$"),l=function(t,n,r){var i={},c=o(function(){return!!u[t]()||f[t]()!=f}),a=i[t]=c?n(h):u[t];r&&(i[r]=a),e(e.P+e.F*c,"String",i)},h=l.trim=function(t,n){return t=String(i(t)),1&n&&(t=t.replace(a,"")),2&n&&(t=t.replace(s,"")),t};t.exports=l},function(t,n,r){t.exports={default:r(86),__esModule:!0}},function(t,n,r){t.exports={default:r(87),__esModule:!0}},function(t,n,r){"use strict";function e(t){return t&&t.__esModule?t:{default:t}}n.__esModule=!0;var i=r(84),o=e(i),u=r(83),c=e(u),f="function"==typeof c.default&&"symbol"==typeof o.default?function(t){return typeof t}:function(t){return t&&"function"==typeof c.default&&t.constructor===c.default&&t!==c.default.prototype?"symbol":typeof t};n.default="function"==typeof c.default&&"symbol"===f(o.default)?function(t){return void 0===t?"undefined":f(t)}:function(t){return t&&"function"==typeof c.default&&t.constructor===c.default&&t!==c.default.prototype?"symbol":void 0===t?"undefined":f(t)}},function(t,n,r){r(110),r(108),r(111),r(112),t.exports=r(25).Symbol},function(t,n,r){r(109),r(113),t.exports=r(44).f("iterator")},function(t,n){t.exports=function(t){if("function"!=typeof t)throw TypeError(t+" is not a function!");return t}},function(t,n){t.exports=function(){}},function(t,n,r){var e=r(9),i=r(106),o=r(105);t.exports=function(t){return function(n,r,u){var c,f=e(n),a=i(f.length),s=o(u,a);if(t&&r!=r){for(;a>s;)if((c=f[s++])!=c)return!0}else for(;a>s;s++)if((t||s in f)&&f[s]===r)return t||s||0;return!t&&-1}}},function(t,n,r){var e=r(88);t.exports=function(t,n,r){if(e(t),void 0===n)return t;switch(r){case 1:return function(r){return t.call(n,r)};case 2:return function(r,e){return t.call(n,r,e)};case 3:return function(r,e,i){return t.call(n,r,e,i)}}return function(){return t.apply(n,arguments)}}},function(t,n,r){var e=r(19),i=r(62),o=r(37);t.exports=function(t){var n=e(t),r=i.f;if(r)for(var u,c=r(t),f=o.f,a=0;c.length>a;)f.call(t,u=c[a++])&&n.push(u);return n}},function(t,n,r){t.exports=r(5).document&&document.documentElement},function(t,n,r){var e=r(56);t.exports=Object("z").propertyIsEnumerable(0)?Object:function(t){return"String"==e(t)?t.split(""):Object(t)}},function(t,n,r){var e=r(56);t.exports=Array.isArray||function(t){return"Array"==e(t)}},function(t,n,r){"use strict";var e=r(60),i=r(22),o=r(38),u={};r(13)(u,r(15)("iterator"),function(){return this}),t.exports=function(t,n,r){t.prototype=e(u,{next:i(1,r)}),o(t,n+" Iterator")}},function(t,n){t.exports=function(t,n){return{value:n,done:!!t}}},function(t,n,r){var e=r(19),i=r(9);t.exports=function(t,n){for(var r,o=i(t),u=e(o),c=u.length,f=0;c>f;)if(o[r=u[f++]]===n)return r}},function(t,n,r){var e=r(23)("meta"),i=r(21),o=r(8),u=r(14).f,c=0,f=Object.isExtensible||function(){return!0},a=!r(18)(function(){return f(Object.preventExtensions({}))}),s=function(t){u(t,e,{value:{i:"O"+ ++c,w:{}}})},l=function(t,n){if(!i(t))return"symbol"==typeof t?t:("string"==typeof t?"S":"P")+t;if(!o(t,e)){if(!f(t))return"F";if(!n)return"E";s(t)}return t[e].i},h=function(t,n){if(!o(t,e)){if(!f(t))return!0;if(!n)return!1;s(t)}return t[e].w},v=function(t){return a&&p.NEED&&f(t)&&!o(t,e)&&s(t),t},p=t.exports={KEY:e,NEED:!1,fastKey:l,getWeak:h,onFreeze:v}},function(t,n,r){var e=r(14),i=r(20),o=r(19);t.exports=r(12)?Object.defineProperties:function(t,n){i(t);for(var r,u=o(n),c=u.length,f=0;c>f;)e.f(t,r=u[f++],n[r]);return t}},function(t,n,r){var e=r(37),i=r(22),o=r(9),u=r(42),c=r(8),f=r(58),a=Object.getOwnPropertyDescriptor;n.f=r(12)?a:function(t,n){if(t=o(t),n=u(n,!0),f)try{return a(t,n)}catch(t){}if(c(t,n))return i(!e.f.call(t,n),t[n])}},function(t,n,r){var e=r(9),i=r(61).f,o={}.toString,u="object"==typeof window&&window&&Object.getOwnPropertyNames?Object.getOwnPropertyNames(window):[],c=function(t){try{return i(t)}catch(t){return u.slice()}};t.exports.f=function(t){return u&&"[object Window]"==o.call(t)?c(t):i(e(t))}},function(t,n,r){var e=r(8),i=r(77),o=r(39)("IE_PROTO"),u=Object.prototype;t.exports=Object.getPrototypeOf||function(t){return t=i(t),e(t,o)?t[o]:"function"==typeof t.constructor&&t instanceof t.constructor?t.constructor.prototype:t instanceof Object?u:null}},function(t,n,r){var e=r(41),i=r(33);t.exports=function(t){return function(n,r){var o,u,c=String(i(n)),f=e(r),a=c.length;return f<0||f>=a?t?"":void 0:(o=c.charCodeAt(f),o<55296||o>56319||f+1===a||(u=c.charCodeAt(f+1))<56320||u>57343?t?c.charAt(f):o:t?c.slice(f,f+2):u-56320+(o-55296<<10)+65536)}}},function(t,n,r){var e=r(41),i=Math.max,o=Math.min;t.exports=function(t,n){return t=e(t),t<0?i(t+n,0):o(t,n)}},function(t,n,r){var e=r(41),i=Math.min;t.exports=function(t){return t>0?i(e(t),9007199254740991):0}},function(t,n,r){"use strict";var e=r(89),i=r(97),o=r(35),u=r(9);t.exports=r(59)(Array,"Array",function(t,n){this._t=u(t),this._i=0,this._k=n},function(){var t=this._t,n=this._k,r=this._i++;return!t||r>=t.length?(this._t=void 0,i(1)):"keys"==n?i(0,r):"values"==n?i(0,t[r]):i(0,[r,t[r]])},"values"),o.Arguments=o.Array,e("keys"),e("values"),e("entries")},function(t,n){},function(t,n,r){"use strict";var e=r(104)(!0);r(59)(String,"String",function(t){this._t=String(t),this._i=0},function(){var t,n=this._t,r=this._i;return r>=n.length?{value:void 0,done:!0}:(t=e(n,r),this._i+=t.length,{value:t,done:!1})})},function(t,n,r){"use strict";var e=r(5),i=r(8),o=r(12),u=r(51),c=r(64),f=r(99).KEY,a=r(18),s=r(40),l=r(38),h=r(23),v=r(15),p=r(44),d=r(43),y=r(98),g=r(92),b=r(95),m=r(20),x=r(9),w=r(42),S=r(22),_=r(60),O=r(102),E=r(101),P=r(14),j=r(19),F=E.f,M=P.f,A=O.f,N=e.Symbol,T=e.JSON,I=T&&T.stringify,k="prototype",L=v("_hidden"),R=v("toPrimitive"),C={}.propertyIsEnumerable,D=s("symbol-registry"),U=s("symbols"),W=s("op-symbols"),G=Object[k],B="function"==typeof N,V=e.QObject,z=!V||!V[k]||!V[k].findChild,q=o&&a(function(){return 7!=_(M({},"a",{get:function(){return M(this,"a",{value:7}).a}})).a})?function(t,n,r){var e=F(G,n);e&&delete G[n],M(t,n,r),e&&t!==G&&M(G,n,e)}:M,K=function(t){var n=U[t]=_(N[k]);return n._k=t,n},J=B&&"symbol"==typeof N.iterator?function(t){return"symbol"==typeof t}:function(t){return t instanceof N},Y=function(t,n,r){return t===G&&Y(W,n,r),m(t),n=w(n,!0),m(r),i(U,n)?(r.enumerable?(i(t,L)&&t[L][n]&&(t[L][n]=!1),r=_(r,{enumerable:S(0,!1)})):(i(t,L)||M(t,L,S(1,{})),t[L][n]=!0),q(t,n,r)):M(t,n,r)},H=function(t,n){m(t);for(var r,e=g(n=x(n)),i=0,o=e.length;o>i;)Y(t,r=e[i++],n[r]);return t},$=function(t,n){return void 0===n?_(t):H(_(t),n)},X=function(t){var n=C.call(this,t=w(t,!0));return!(this===G&&i(U,t)&&!i(W,t))&&(!(n||!i(this,t)||!i(U,t)||i(this,L)&&this[L][t])||n)},Q=function(t,n){if(t=x(t),n=w(n,!0),t!==G||!i(U,n)||i(W,n)){var r=F(t,n);return!r||!i(U,n)||i(t,L)&&t[L][n]||(r.enumerable=!0),r}},Z=function(t){for(var n,r=A(x(t)),e=[],o=0;r.length>o;)i(U,n=r[o++])||n==L||n==f||e.push(n);return e},tt=function(t){for(var n,r=t===G,e=A(r?W:x(t)),o=[],u=0;e.length>u;)!i(U,n=e[u++])||r&&!i(G,n)||o.push(U[n]);return o};B||(N=function(){if(this instanceof N)throw TypeError("Symbol is not a constructor!");var t=h(arguments.length>0?arguments[0]:void 0),n=function(r){this===G&&n.call(W,r),i(this,L)&&i(this[L],t)&&(this[L][t]=!1),q(this,t,S(1,r))};return o&&z&&q(G,t,{configurable:!0,set:n}),K(t)},c(N[k],"toString",function(){return this._k}),E.f=Q,P.f=Y,r(61).f=O.f=Z,r(37).f=X,r(62).f=tt,o&&!r(36)&&c(G,"propertyIsEnumerable",X,!0),p.f=function(t){return K(v(t))}),u(u.G+u.W+u.F*!B,{Symbol:N});for(var nt="hasInstance,isConcatSpreadable,iterator,match,replace,search,species,split,toPrimitive,toStringTag,unscopables".split(","),rt=0;nt.length>rt;)v(nt[rt++]);for(var nt=j(v.store),rt=0;nt.length>rt;)d(nt[rt++]);u(u.S+u.F*!B,"Symbol",{for:function(t){return i(D,t+="")?D[t]:D[t]=N(t)},keyFor:function(t){if(J(t))return y(D,t);throw TypeError(t+" is not a symbol!")},useSetter:function(){z=!0},useSimple:function(){z=!1}}),u(u.S+u.F*!B,"Object",{create:$,defineProperty:Y,defineProperties:H,getOwnPropertyDescriptor:Q,getOwnPropertyNames:Z,getOwnPropertySymbols:tt}),T&&u(u.S+u.F*(!B||a(function(){var t=N();return"[null]"!=I([t])||"{}"!=I({a:t})||"{}"!=I(Object(t))})),"JSON",{stringify:function(t){if(void 0!==t&&!J(t)){for(var n,r,e=[t],i=1;arguments.length>i;)e.push(arguments[i++]);return n=e[1],"function"==typeof n&&(r=n),!r&&b(n)||(n=function(t,n){if(r&&(n=r.call(this,t,n)),!J(n))return n}),e[1]=n,I.apply(T,e)}}}),N[k][R]||r(13)(N[k],R,N[k].valueOf),l(N,"Symbol"),l(Math,"Math",!0),l(e.JSON,"JSON",!0)},function(t,n,r){r(43)("asyncIterator")},function(t,n,r){r(43)("observable")},function(t,n,r){r(107);for(var e=r(5),i=r(13),o=r(35),u=r(15)("toStringTag"),c=["NodeList","DOMTokenList","MediaList","StyleSheetList","CSSRuleList"],f=0;f<5;f++){var a=c[f],s=e[a],l=s&&s.prototype;l&&!l[u]&&i(l,u,a),o[a]=o.Array}},function(t,n,r){var e=r(45),i=r(7)("toStringTag"),o="Arguments"==e(function(){return arguments}()),u=function(t,n){try{return t[n]}catch(t){}};t.exports=function(t){var n,r,c;return void 0===t?"Undefined":null===t?"Null":"string"==typeof(r=u(n=Object(t),i))?r:o?e(n):"Object"==(c=e(n))&&"function"==typeof n.callee?"Arguments":c}},function(t,n,r){var e=r(45);t.exports=Object("z").propertyIsEnumerable(0)?Object:function(t){return"String"==e(t)?t.split(""):Object(t)}},function(t,n){n.f={}.propertyIsEnumerable},function(t,n,r){var e=r(30),i=r(16),o=r(75);t.exports=function(t){return function(n,r,u){var c,f=e(n),a=i(f.length),s=o(u,a);if(t&&r!=r){for(;a>s;)if((c=f[s++])!=c)return!0}else for(;a>s;s++)if((t||s in f)&&f[s]===r)return t||s||0;return!t&&-1}}},function(t,n,r){"use strict";var e=r(3),i=r(1),o=r(28),u=r(73),c=r(65),f=r(79),a=r(68),s=r(6),l=r(4),h=r(123),v=r(81),p=r(136);t.exports=function(t,n,r,d,y,g){var b=e[t],m=b,x=y?"set":"add",w=m&&m.prototype,S={},_=function(t){var n=w[t];o(w,t,"delete"==t?function(t){return!(g&&!s(t))&&n.call(this,0===t?0:t)}:"has"==t?function(t){return!(g&&!s(t))&&n.call(this,0===t?0:t)}:"get"==t?function(t){return g&&!s(t)?void 0:n.call(this,0===t?0:t)}:"add"==t?function(t){return n.call(this,0===t?0:t),this}:function(t,r){return n.call(this,0===t?0:t,r),this})};if("function"==typeof m&&(g||w.forEach&&!l(function(){(new m).entries().next()}))){var O=new m,E=O[x](g?{}:-0,1)!=O,P=l(function(){O.has(1)}),j=h(function(t){new m(t)}),F=!g&&l(function(){for(var t=new m,n=5;n--;)t[x](n,n);return!t.has(-0)});j||(m=n(function(n,r){a(n,m,t);var e=p(new b,n,m);return void 0!=r&&f(r,y,e[x],e),e}),m.prototype=w,w.constructor=m),(P||F)&&(_("delete"),_("has"),y&&_("get")),(F||E)&&_(x),g&&w.clear&&delete w.clear}else m=d.getConstructor(n,t,y,x),u(m.prototype,r),c.NEED=!0;return v(m,t),S[t]=m,i(i.G+i.W+i.F*(m!=b),S),g||d.setStrong(m,t,y),m}},function(t,n,r){"use strict";var e=r(27),i=r(28),o=r(4),u=r(46),c=r(7);t.exports=function(t,n,r){var f=c(t),a=r(u,f,""[t]),s=a[0],l=a[1];o(function(){var n={};return n[f]=function(){return 7},7!=""[t](n)})&&(i(String.prototype,t,s),e(RegExp.prototype,f,2==n?function(t,n){return l.call(t,this,n)}:function(t){return l.call(t,this)}))}
},function(t,n,r){"use strict";var e=r(2);t.exports=function(){var t=e(this),n="";return t.global&&(n+="g"),t.ignoreCase&&(n+="i"),t.multiline&&(n+="m"),t.unicode&&(n+="u"),t.sticky&&(n+="y"),n}},function(t,n){t.exports=function(t,n,r){var e=void 0===r;switch(n.length){case 0:return e?t():t.call(r);case 1:return e?t(n[0]):t.call(r,n[0]);case 2:return e?t(n[0],n[1]):t.call(r,n[0],n[1]);case 3:return e?t(n[0],n[1],n[2]):t.call(r,n[0],n[1],n[2]);case 4:return e?t(n[0],n[1],n[2],n[3]):t.call(r,n[0],n[1],n[2],n[3])}return t.apply(r,n)}},function(t,n,r){var e=r(6),i=r(45),o=r(7)("match");t.exports=function(t){var n;return e(t)&&(void 0!==(n=t[o])?!!n:"RegExp"==i(t))}},function(t,n,r){var e=r(7)("iterator"),i=!1;try{var o=[7][e]();o.return=function(){i=!0},Array.from(o,function(){throw 2})}catch(t){}t.exports=function(t,n){if(!n&&!i)return!1;var r=!1;try{var o=[7],u=o[e]();u.next=function(){return{done:r=!0}},o[e]=function(){return u},t(o)}catch(t){}return r}},function(t,n,r){t.exports=r(69)||!r(4)(function(){var t=Math.random();__defineSetter__.call(null,t,function(){}),delete r(3)[t]})},function(t,n){n.f=Object.getOwnPropertySymbols},function(t,n,r){var e=r(3),i="__core-js_shared__",o=e[i]||(e[i]={});t.exports=function(t){return o[t]||(o[t]={})}},function(t,n,r){for(var e,i=r(3),o=r(27),u=r(76),c=u("typed_array"),f=u("view"),a=!(!i.ArrayBuffer||!i.DataView),s=a,l=0,h="Int8Array,Uint8Array,Uint8ClampedArray,Int16Array,Uint16Array,Int32Array,Uint32Array,Float32Array,Float64Array".split(",");l<9;)(e=i[h[l++]])?(o(e.prototype,c,!0),o(e.prototype,f,!0)):s=!1;t.exports={ABV:a,CONSTR:s,TYPED:c,VIEW:f}},function(t,n){"use strict";var r={versions:function(){var t=window.navigator.userAgent;return{trident:t.indexOf("Trident")>-1,presto:t.indexOf("Presto")>-1,webKit:t.indexOf("AppleWebKit")>-1,gecko:t.indexOf("Gecko")>-1&&-1==t.indexOf("KHTML"),mobile:!!t.match(/AppleWebKit.*Mobile.*/),ios:!!t.match(/\(i[^;]+;( U;)? CPU.+Mac OS X/),android:t.indexOf("Android")>-1||t.indexOf("Linux")>-1,iPhone:t.indexOf("iPhone")>-1||t.indexOf("Mac")>-1,iPad:t.indexOf("iPad")>-1,webApp:-1==t.indexOf("Safari"),weixin:-1==t.indexOf("MicroMessenger")}}()};t.exports=r},function(t,n,r){"use strict";var e=r(85),i=function(t){return t&&t.__esModule?t:{default:t}}(e),o=function(){function t(t,n,e){return n||e?String.fromCharCode(n||e):r[t]||t}function n(t){return e[t]}var r={"&quot;":'"',"&lt;":"<","&gt;":">","&amp;":"&","&nbsp;":" "},e={};for(var u in r)e[r[u]]=u;return r["&apos;"]="'",e["'"]="&#39;",{encode:function(t){return t?(""+t).replace(/['<> "&]/g,n).replace(/\r?\n/g,"<br/>").replace(/\s/g,"&nbsp;"):""},decode:function(n){return n?(""+n).replace(/<br\s*\/?>/gi,"\n").replace(/&quot;|&lt;|&gt;|&amp;|&nbsp;|&apos;|&#(\d+);|&#(\d+)/g,t).replace(/\u00a0/g," "):""},encodeBase16:function(t){if(!t)return t;t+="";for(var n=[],r=0,e=t.length;e>r;r++)n.push(t.charCodeAt(r).toString(16).toUpperCase());return n.join("")},encodeBase16forJSON:function(t){if(!t)return t;t=t.replace(/[\u4E00-\u9FBF]/gi,function(t){return escape(t).replace("%u","\\u")});for(var n=[],r=0,e=t.length;e>r;r++)n.push(t.charCodeAt(r).toString(16).toUpperCase());return n.join("")},decodeBase16:function(t){if(!t)return t;t+="";for(var n=[],r=0,e=t.length;e>r;r+=2)n.push(String.fromCharCode("0x"+t.slice(r,r+2)));return n.join("")},encodeObject:function(t){if(t instanceof Array)for(var n=0,r=t.length;r>n;n++)t[n]=o.encodeObject(t[n]);else if("object"==(void 0===t?"undefined":(0,i.default)(t)))for(var e in t)t[e]=o.encodeObject(t[e]);else if("string"==typeof t)return o.encode(t);return t},loadScript:function(t){var n=document.createElement("script");document.getElementsByTagName("body")[0].appendChild(n),n.setAttribute("src",t)},addLoadEvent:function(t){var n=window.onload;"function"!=typeof window.onload?window.onload=t:window.onload=function(){n(),t()}}}}();t.exports=o},function(t,n,r){"use strict";var e=r(17),i=r(75),o=r(16);t.exports=function(t){for(var n=e(this),r=o(n.length),u=arguments.length,c=i(u>1?arguments[1]:void 0,r),f=u>2?arguments[2]:void 0,a=void 0===f?r:i(f,r);a>c;)n[c++]=t;return n}},function(t,n,r){"use strict";var e=r(11),i=r(66);t.exports=function(t,n,r){n in t?e.f(t,n,i(0,r)):t[n]=r}},function(t,n,r){var e=r(6),i=r(3).document,o=e(i)&&e(i.createElement);t.exports=function(t){return o?i.createElement(t):{}}},function(t,n){t.exports="constructor,hasOwnProperty,isPrototypeOf,propertyIsEnumerable,toLocaleString,toString,valueOf".split(",")},function(t,n,r){var e=r(7)("match");t.exports=function(t){var n=/./;try{"/./"[t](n)}catch(r){try{return n[e]=!1,!"/./"[t](n)}catch(t){}}return!0}},function(t,n,r){t.exports=r(3).document&&document.documentElement},function(t,n,r){var e=r(6),i=r(144).set;t.exports=function(t,n,r){var o,u=n.constructor;return u!==r&&"function"==typeof u&&(o=u.prototype)!==r.prototype&&e(o)&&i&&i(t,o),t}},function(t,n,r){var e=r(80),i=r(7)("iterator"),o=Array.prototype;t.exports=function(t){return void 0!==t&&(e.Array===t||o[i]===t)}},function(t,n,r){var e=r(45);t.exports=Array.isArray||function(t){return"Array"==e(t)}},function(t,n,r){"use strict";var e=r(70),i=r(66),o=r(81),u={};r(27)(u,r(7)("iterator"),function(){return this}),t.exports=function(t,n,r){t.prototype=e(u,{next:i(1,r)}),o(t,n+" Iterator")}},function(t,n,r){"use strict";var e=r(69),i=r(1),o=r(28),u=r(27),c=r(24),f=r(80),a=r(139),s=r(81),l=r(32),h=r(7)("iterator"),v=!([].keys&&"next"in[].keys()),p="keys",d="values",y=function(){return this};t.exports=function(t,n,r,g,b,m,x){a(r,n,g);var w,S,_,O=function(t){if(!v&&t in F)return F[t];switch(t){case p:case d:return function(){return new r(this,t)}}return function(){return new r(this,t)}},E=n+" Iterator",P=b==d,j=!1,F=t.prototype,M=F[h]||F["@@iterator"]||b&&F[b],A=M||O(b),N=b?P?O("entries"):A:void 0,T="Array"==n?F.entries||M:M;if(T&&(_=l(T.call(new t)))!==Object.prototype&&(s(_,E,!0),e||c(_,h)||u(_,h,y)),P&&M&&M.name!==d&&(j=!0,A=function(){return M.call(this)}),e&&!x||!v&&!j&&F[h]||u(F,h,A),f[n]=A,f[E]=y,b)if(w={values:P?A:O(d),keys:m?A:O(p),entries:N},x)for(S in w)S in F||o(F,S,w[S]);else i(i.P+i.F*(v||j),n,w);return w}},function(t,n){var r=Math.expm1;t.exports=!r||r(10)>22025.465794806718||r(10)<22025.465794806718||-2e-17!=r(-2e-17)?function(t){return 0==(t=+t)?t:t>-1e-6&&t<1e-6?t+t*t/2:Math.exp(t)-1}:r},function(t,n){t.exports=Math.sign||function(t){return 0==(t=+t)||t!=t?t:t<0?-1:1}},function(t,n,r){var e=r(3),i=r(151).set,o=e.MutationObserver||e.WebKitMutationObserver,u=e.process,c=e.Promise,f="process"==r(45)(u);t.exports=function(){var t,n,r,a=function(){var e,i;for(f&&(e=u.domain)&&e.exit();t;){i=t.fn,t=t.next;try{i()}catch(e){throw t?r():n=void 0,e}}n=void 0,e&&e.enter()};if(f)r=function(){u.nextTick(a)};else if(o){var s=!0,l=document.createTextNode("");new o(a).observe(l,{characterData:!0}),r=function(){l.data=s=!s}}else if(c&&c.resolve){var h=c.resolve();r=function(){h.then(a)}}else r=function(){i.call(e,a)};return function(e){var i={fn:e,next:void 0};n&&(n.next=i),t||(t=i,r()),n=i}}},function(t,n,r){var e=r(6),i=r(2),o=function(t,n){if(i(t),!e(n)&&null!==n)throw TypeError(n+": can't set as prototype!")};t.exports={set:Object.setPrototypeOf||("__proto__"in{}?function(t,n,e){try{e=r(53)(Function.call,r(31).f(Object.prototype,"__proto__").set,2),e(t,[]),n=!(t instanceof Array)}catch(t){n=!0}return function(t,r){return o(t,r),n?t.__proto__=r:e(t,r),t}}({},!1):void 0),check:o}},function(t,n,r){var e=r(126)("keys"),i=r(76);t.exports=function(t){return e[t]||(e[t]=i(t))}},function(t,n,r){var e=r(2),i=r(26),o=r(7)("species");t.exports=function(t,n){var r,u=e(t).constructor;return void 0===u||void 0==(r=e(u)[o])?n:i(r)}},function(t,n,r){var e=r(67),i=r(46);t.exports=function(t){return function(n,r){var o,u,c=String(i(n)),f=e(r),a=c.length;return f<0||f>=a?t?"":void 0:(o=c.charCodeAt(f),o<55296||o>56319||f+1===a||(u=c.charCodeAt(f+1))<56320||u>57343?t?c.charAt(f):o:t?c.slice(f,f+2):u-56320+(o-55296<<10)+65536)}}},function(t,n,r){var e=r(122),i=r(46);t.exports=function(t,n,r){if(e(n))throw TypeError("String#"+r+" doesn't accept regex!");return String(i(t))}},function(t,n,r){"use strict";var e=r(67),i=r(46);t.exports=function(t){var n=String(i(this)),r="",o=e(t);if(o<0||o==1/0)throw RangeError("Count can't be negative");for(;o>0;(o>>>=1)&&(n+=n))1&o&&(r+=n);return r}},function(t,n){t.exports="\t\n\v\f\r   ᠎             　\u2028\u2029\ufeff"},function(t,n,r){var e,i,o,u=r(53),c=r(121),f=r(135),a=r(132),s=r(3),l=s.process,h=s.setImmediate,v=s.clearImmediate,p=s.MessageChannel,d=0,y={},g="onreadystatechange",b=function(){var t=+this;if(y.hasOwnProperty(t)){var n=y[t];delete y[t],n()}},m=function(t){b.call(t.data)};h&&v||(h=function(t){for(var n=[],r=1;arguments.length>r;)n.push(arguments[r++]);return y[++d]=function(){c("function"==typeof t?t:Function(t),n)},e(d),d},v=function(t){delete y[t]},"process"==r(45)(l)?e=function(t){l.nextTick(u(b,t,1))}:p?(i=new p,o=i.port2,i.port1.onmessage=m,e=u(o.postMessage,o,1)):s.addEventListener&&"function"==typeof postMessage&&!s.importScripts?(e=function(t){s.postMessage(t+"","*")},s.addEventListener("message",m,!1)):e=g in a("script")?function(t){f.appendChild(a("script"))[g]=function(){f.removeChild(this),b.call(t)}}:function(t){setTimeout(u(b,t,1),0)}),t.exports={set:h,clear:v}},function(t,n,r){"use strict";var e=r(3),i=r(10),o=r(69),u=r(127),c=r(27),f=r(73),a=r(4),s=r(68),l=r(67),h=r(16),v=r(71).f,p=r(11).f,d=r(130),y=r(81),g="ArrayBuffer",b="DataView",m="prototype",x="Wrong length!",w="Wrong index!",S=e[g],_=e[b],O=e.Math,E=e.RangeError,P=e.Infinity,j=S,F=O.abs,M=O.pow,A=O.floor,N=O.log,T=O.LN2,I="buffer",k="byteLength",L="byteOffset",R=i?"_b":I,C=i?"_l":k,D=i?"_o":L,U=function(t,n,r){var e,i,o,u=Array(r),c=8*r-n-1,f=(1<<c)-1,a=f>>1,s=23===n?M(2,-24)-M(2,-77):0,l=0,h=t<0||0===t&&1/t<0?1:0;for(t=F(t),t!=t||t===P?(i=t!=t?1:0,e=f):(e=A(N(t)/T),t*(o=M(2,-e))<1&&(e--,o*=2),t+=e+a>=1?s/o:s*M(2,1-a),t*o>=2&&(e++,o/=2),e+a>=f?(i=0,e=f):e+a>=1?(i=(t*o-1)*M(2,n),e+=a):(i=t*M(2,a-1)*M(2,n),e=0));n>=8;u[l++]=255&i,i/=256,n-=8);for(e=e<<n|i,c+=n;c>0;u[l++]=255&e,e/=256,c-=8);return u[--l]|=128*h,u},W=function(t,n,r){var e,i=8*r-n-1,o=(1<<i)-1,u=o>>1,c=i-7,f=r-1,a=t[f--],s=127&a;for(a>>=7;c>0;s=256*s+t[f],f--,c-=8);for(e=s&(1<<-c)-1,s>>=-c,c+=n;c>0;e=256*e+t[f],f--,c-=8);if(0===s)s=1-u;else{if(s===o)return e?NaN:a?-P:P;e+=M(2,n),s-=u}return(a?-1:1)*e*M(2,s-n)},G=function(t){return t[3]<<24|t[2]<<16|t[1]<<8|t[0]},B=function(t){return[255&t]},V=function(t){return[255&t,t>>8&255]},z=function(t){return[255&t,t>>8&255,t>>16&255,t>>24&255]},q=function(t){return U(t,52,8)},K=function(t){return U(t,23,4)},J=function(t,n,r){p(t[m],n,{get:function(){return this[r]}})},Y=function(t,n,r,e){var i=+r,o=l(i);if(i!=o||o<0||o+n>t[C])throw E(w);var u=t[R]._b,c=o+t[D],f=u.slice(c,c+n);return e?f:f.reverse()},H=function(t,n,r,e,i,o){var u=+r,c=l(u);if(u!=c||c<0||c+n>t[C])throw E(w);for(var f=t[R]._b,a=c+t[D],s=e(+i),h=0;h<n;h++)f[a+h]=s[o?h:n-h-1]},$=function(t,n){s(t,S,g);var r=+n,e=h(r);if(r!=e)throw E(x);return e};if(u.ABV){if(!a(function(){new S})||!a(function(){new S(.5)})){S=function(t){return new j($(this,t))};for(var X,Q=S[m]=j[m],Z=v(j),tt=0;Z.length>tt;)(X=Z[tt++])in S||c(S,X,j[X]);o||(Q.constructor=S)}var nt=new _(new S(2)),rt=_[m].setInt8;nt.setInt8(0,2147483648),nt.setInt8(1,2147483649),!nt.getInt8(0)&&nt.getInt8(1)||f(_[m],{setInt8:function(t,n){rt.call(this,t,n<<24>>24)},setUint8:function(t,n){rt.call(this,t,n<<24>>24)}},!0)}else S=function(t){var n=$(this,t);this._b=d.call(Array(n),0),this[C]=n},_=function(t,n,r){s(this,_,b),s(t,S,b);var e=t[C],i=l(n);if(i<0||i>e)throw E("Wrong offset!");if(r=void 0===r?e-i:h(r),i+r>e)throw E(x);this[R]=t,this[D]=i,this[C]=r},i&&(J(S,k,"_l"),J(_,I,"_b"),J(_,k,"_l"),J(_,L,"_o")),f(_[m],{getInt8:function(t){return Y(this,1,t)[0]<<24>>24},getUint8:function(t){return Y(this,1,t)[0]},getInt16:function(t){var n=Y(this,2,t,arguments[1]);return(n[1]<<8|n[0])<<16>>16},getUint16:function(t){var n=Y(this,2,t,arguments[1]);return n[1]<<8|n[0]},getInt32:function(t){return G(Y(this,4,t,arguments[1]))},getUint32:function(t){return G(Y(this,4,t,arguments[1]))>>>0},getFloat32:function(t){return W(Y(this,4,t,arguments[1]),23,4)},getFloat64:function(t){return W(Y(this,8,t,arguments[1]),52,8)},setInt8:function(t,n){H(this,1,t,B,n)},setUint8:function(t,n){H(this,1,t,B,n)},setInt16:function(t,n){H(this,2,t,V,n,arguments[2])},setUint16:function(t,n){H(this,2,t,V,n,arguments[2])},setInt32:function(t,n){H(this,4,t,z,n,arguments[2])},setUint32:function(t,n){H(this,4,t,z,n,arguments[2])},setFloat32:function(t,n){H(this,4,t,K,n,arguments[2])},setFloat64:function(t,n){H(this,8,t,q,n,arguments[2])}});y(S,g),y(_,b),c(_[m],u.VIEW,!0),n[g]=S,n[b]=_},function(t,n,r){var e=r(3),i=r(52),o=r(69),u=r(182),c=r(11).f;t.exports=function(t){var n=i.Symbol||(i.Symbol=o?{}:e.Symbol||{});"_"==t.charAt(0)||t in n||c(n,t,{value:u.f(t)})}},function(t,n,r){var e=r(114),i=r(7)("iterator"),o=r(80);t.exports=r(52).getIteratorMethod=function(t){if(void 0!=t)return t[i]||t["@@iterator"]||o[e(t)]}},function(t,n,r){"use strict";var e=r(78),i=r(170),o=r(80),u=r(30);t.exports=r(140)(Array,"Array",function(t,n){this._t=u(t),this._i=0,this._k=n},function(){var t=this._t,n=this._k,r=this._i++;return!t||r>=t.length?(this._t=void 0,i(1)):"keys"==n?i(0,r):"values"==n?i(0,t[r]):i(0,[r,t[r]])},"values"),o.Arguments=o.Array,e("keys"),e("values"),e("entries")},function(t,n){function r(t,n){t.classList?t.classList.add(n):t.className+=" "+n}t.exports=r},function(t,n){function r(t,n){if(t.classList)t.classList.remove(n);else{var r=new RegExp("(^|\\b)"+n.split(" ").join("|")+"(\\b|$)","gi");t.className=t.className.replace(r," ")}}t.exports=r},function(t,n){function r(){throw new Error("setTimeout has not been defined")}function e(){throw new Error("clearTimeout has not been defined")}function i(t){if(s===setTimeout)return setTimeout(t,0);if((s===r||!s)&&setTimeout)return s=setTimeout,setTimeout(t,0);try{return s(t,0)}catch(n){try{return s.call(null,t,0)}catch(n){return s.call(this,t,0)}}}function o(t){if(l===clearTimeout)return clearTimeout(t);if((l===e||!l)&&clearTimeout)return l=clearTimeout,clearTimeout(t);try{return l(t)}catch(n){try{return l.call(null,t)}catch(n){return l.call(this,t)}}}function u(){d&&v&&(d=!1,v.length?p=v.concat(p):y=-1,p.length&&c())}function c(){if(!d){var t=i(u);d=!0;for(var n=p.length;n;){for(v=p,p=[];++y<n;)v&&v[y].run();y=-1,n=p.length}v=null,d=!1,o(t)}}function f(t,n){this.fun=t,this.array=n}function a(){}var s,l,h=t.exports={};!function(){try{s="function"==typeof setTimeout?setTimeout:r}catch(t){s=r}try{l="function"==typeof clearTimeout?clearTimeout:e}catch(t){l=e}}();var v,p=[],d=!1,y=-1;h.nextTick=function(t){var n=new Array(arguments.length-1);if(arguments.length>1)for(var r=1;r<arguments.length;r++)n[r-1]=arguments[r];p.push(new f(t,n)),1!==p.length||d||i(c)},f.prototype.run=function(){this.fun.apply(null,this.array)},h.title="browser",h.browser=!0,h.env={},h.argv=[],h.version="",h.versions={},h.on=a,h.addListener=a,h.once=a,h.off=a,h.removeListener=a,h.removeAllListeners=a,h.emit=a,h.prependListener=a,h.prependOnceListener=a,h.listeners=function(t){return[]},h.binding=function(t){throw new Error("process.binding is not supported")},h.cwd=function(){return"/"},h.chdir=function(t){throw new Error("process.chdir is not supported")},h.umask=function(){return 0}},function(t,n,r){var e=r(45);t.exports=function(t,n){if("number"!=typeof t&&"Number"!=e(t))throw TypeError(n);return+t}},function(t,n,r){"use strict";var e=r(17),i=r(75),o=r(16);t.exports=[].copyWithin||function(t,n){var r=e(this),u=o(r.length),c=i(t,u),f=i(n,u),a=arguments.length>2?arguments[2]:void 0,s=Math.min((void 0===a?u:i(a,u))-f,u-c),l=1;for(f<c&&c<f+s&&(l=-1,f+=s-1,c+=s-1);s-- >0;)f in r?r[c]=r[f]:delete r[c],c+=l,f+=l;return r}},function(t,n,r){var e=r(79);t.exports=function(t,n){var r=[];return e(t,!1,r.push,r,n),r}},function(t,n,r){var e=r(26),i=r(17),o=r(115),u=r(16);t.exports=function(t,n,r,c,f){e(n);var a=i(t),s=o(a),l=u(a.length),h=f?l-1:0,v=f?-1:1;if(r<2)for(;;){if(h in s){c=s[h],h+=v;break}if(h+=v,f?h<0:l<=h)throw TypeError("Reduce of empty array with no initial value")}for(;f?h>=0:l>h;h+=v)h in s&&(c=n(c,s[h],h,a));return c}},function(t,n,r){"use strict";var e=r(26),i=r(6),o=r(121),u=[].slice,c={},f=function(t,n,r){if(!(n in c)){for(var e=[],i=0;i<n;i++)e[i]="a["+i+"]";c[n]=Function("F,a","return new F("+e.join(",")+")")}return c[n](t,r)};t.exports=Function.bind||function(t){var n=e(this),r=u.call(arguments,1),c=function(){var e=r.concat(u.call(arguments));return this instanceof c?f(n,e.length,e):o(n,e,t)};return i(n.prototype)&&(c.prototype=n.prototype),c}},function(t,n,r){"use strict";var e=r(11).f,i=r(70),o=r(73),u=r(53),c=r(68),f=r(46),a=r(79),s=r(140),l=r(170),h=r(74),v=r(10),p=r(65).fastKey,d=v?"_s":"size",y=function(t,n){var r,e=p(n);if("F"!==e)return t._i[e];for(r=t._f;r;r=r.n)if(r.k==n)return r};t.exports={getConstructor:function(t,n,r,s){var l=t(function(t,e){c(t,l,n,"_i"),t._i=i(null),t._f=void 0,t._l=void 0,t[d]=0,void 0!=e&&a(e,r,t[s],t)});return o(l.prototype,{clear:function(){for(var t=this,n=t._i,r=t._f;r;r=r.n)r.r=!0,r.p&&(r.p=r.p.n=void 0),delete n[r.i];t._f=t._l=void 0,t[d]=0},delete:function(t){var n=this,r=y(n,t);if(r){var e=r.n,i=r.p;delete n._i[r.i],r.r=!0,i&&(i.n=e),e&&(e.p=i),n._f==r&&(n._f=e),n._l==r&&(n._l=i),n[d]--}return!!r},forEach:function(t){c(this,l,"forEach");for(var n,r=u(t,arguments.length>1?arguments[1]:void 0,3);n=n?n.n:this._f;)for(r(n.v,n.k,this);n&&n.r;)n=n.p},has:function(t){return!!y(this,t)}}),v&&e(l.prototype,"size",{get:function(){return f(this[d])}}),l},def:function(t,n,r){var e,i,o=y(t,n);return o?o.v=r:(t._l=o={i:i=p(n,!0),k:n,v:r,p:e=t._l,n:void 0,r:!1},t._f||(t._f=o),e&&(e.n=o),t[d]++,"F"!==i&&(t._i[i]=o)),t},getEntry:y,setStrong:function(t,n,r){s(t,n,function(t,n){this._t=t,this._k=n,this._l=void 0},function(){for(var t=this,n=t._k,r=t._l;r&&r.r;)r=r.p;return t._t&&(t._l=r=r?r.n:t._t._f)?"keys"==n?l(0,r.k):"values"==n?l(0,r.v):l(0,[r.k,r.v]):(t._t=void 0,l(1))},r?"entries":"values",!r,!0),h(n)}}},function(t,n,r){var e=r(114),i=r(161);t.exports=function(t){return function(){if(e(this)!=t)throw TypeError(t+"#toJSON isn't generic");return i(this)}}},function(t,n,r){"use strict";var e=r(73),i=r(65).getWeak,o=r(2),u=r(6),c=r(68),f=r(79),a=r(48),s=r(24),l=a(5),h=a(6),v=0,p=function(t){return t._l||(t._l=new d)},d=function(){this.a=[]},y=function(t,n){return l(t.a,function(t){return t[0]===n})};d.prototype={get:function(t){var n=y(this,t);if(n)return n[1]},has:function(t){return!!y(this,t)},set:function(t,n){var r=y(this,t);r?r[1]=n:this.a.push([t,n])},delete:function(t){var n=h(this.a,function(n){return n[0]===t});return~n&&this.a.splice(n,1),!!~n}},t.exports={getConstructor:function(t,n,r,o){var a=t(function(t,e){c(t,a,n,"_i"),t._i=v++,t._l=void 0,void 0!=e&&f(e,r,t[o],t)});return e(a.prototype,{delete:function(t){if(!u(t))return!1;var n=i(t);return!0===n?p(this).delete(t):n&&s(n,this._i)&&delete n[this._i]},has:function(t){if(!u(t))return!1;var n=i(t);return!0===n?p(this).has(t):n&&s(n,this._i)}}),a},def:function(t,n,r){var e=i(o(n),!0);return!0===e?p(t).set(n,r):e[t._i]=r,t},ufstore:p}},function(t,n,r){t.exports=!r(10)&&!r(4)(function(){return 7!=Object.defineProperty(r(132)("div"),"a",{get:function(){return 7}}).a})},function(t,n,r){var e=r(6),i=Math.floor;t.exports=function(t){return!e(t)&&isFinite(t)&&i(t)===t}},function(t,n,r){var e=r(2);t.exports=function(t,n,r,i){try{return i?n(e(r)[0],r[1]):n(r)}catch(n){var o=t.return;throw void 0!==o&&e(o.call(t)),n}}},function(t,n){t.exports=function(t,n){return{value:n,done:!!t}}},function(t,n){t.exports=Math.log1p||function(t){return(t=+t)>-1e-8&&t<1e-8?t-t*t/2:Math.log(1+t)}},function(t,n,r){"use strict";var e=r(72),i=r(125),o=r(116),u=r(17),c=r(115),f=Object.assign;t.exports=!f||r(4)(function(){var t={},n={},r=Symbol(),e="abcdefghijklmnopqrst";return t[r]=7,e.split("").forEach(function(t){n[t]=t}),7!=f({},t)[r]||Object.keys(f({},n)).join("")!=e})?function(t,n){for(var r=u(t),f=arguments.length,a=1,s=i.f,l=o.f;f>a;)for(var h,v=c(arguments[a++]),p=s?e(v).concat(s(v)):e(v),d=p.length,y=0;d>y;)l.call(v,h=p[y++])&&(r[h]=v[h]);return r}:f},function(t,n,r){var e=r(11),i=r(2),o=r(72);t.exports=r(10)?Object.defineProperties:function(t,n){i(t);for(var r,u=o(n),c=u.length,f=0;c>f;)e.f(t,r=u[f++],n[r]);return t}},function(t,n,r){var e=r(30),i=r(71).f,o={}.toString,u="object"==typeof window&&window&&Object.getOwnPropertyNames?Object.getOwnPropertyNames(window):[],c=function(t){try{return i(t)}catch(t){return u.slice()}};t.exports.f=function(t){return u&&"[object Window]"==o.call(t)?c(t):i(e(t))}},function(t,n,r){var e=r(24),i=r(30),o=r(117)(!1),u=r(145)("IE_PROTO");t.exports=function(t,n){var r,c=i(t),f=0,a=[];for(r in c)r!=u&&e(c,r)&&a.push(r);for(;n.length>f;)e(c,r=n[f++])&&(~o(a,r)||a.push(r));return a}},function(t,n,r){var e=r(72),i=r(30),o=r(116).f;t.exports=function(t){return function(n){for(var r,u=i(n),c=e(u),f=c.length,a=0,s=[];f>a;)o.call(u,r=c[a++])&&s.push(t?[r,u[r]]:u[r]);return s}}},function(t,n,r){var e=r(71),i=r(125),o=r(2),u=r(3).Reflect;t.exports=u&&u.ownKeys||function(t){var n=e.f(o(t)),r=i.f;return r?n.concat(r(t)):n}},function(t,n,r){var e=r(3).parseFloat,i=r(82).trim;t.exports=1/e(r(150)+"-0")!=-1/0?function(t){var n=i(String(t),3),r=e(n);return 0===r&&"-"==n.charAt(0)?-0:r}:e},function(t,n,r){var e=r(3).parseInt,i=r(82).trim,o=r(150),u=/^[\-+]?0[xX]/;t.exports=8!==e(o+"08")||22!==e(o+"0x16")?function(t,n){var r=i(String(t),3);return e(r,n>>>0||(u.test(r)?16:10))}:e},function(t,n){t.exports=Object.is||function(t,n){return t===n?0!==t||1/t==1/n:t!=t&&n!=n}},function(t,n,r){var e=r(16),i=r(149),o=r(46);t.exports=function(t,n,r,u){var c=String(o(t)),f=c.length,a=void 0===r?" ":String(r),s=e(n);if(s<=f||""==a)return c;var l=s-f,h=i.call(a,Math.ceil(l/a.length));return h.length>l&&(h=h.slice(0,l)),u?h+c:c+h}},function(t,n,r){n.f=r(7)},function(t,n,r){"use strict";var e=r(164);t.exports=r(118)("Map",function(t){return function(){return t(this,arguments.length>0?arguments[0]:void 0)}},{get:function(t){var n=e.getEntry(this,t);return n&&n.v},set:function(t,n){return e.def(this,0===t?0:t,n)}},e,!0)},function(t,n,r){r(10)&&"g"!=/./g.flags&&r(11).f(RegExp.prototype,"flags",{configurable:!0,get:r(120)})},function(t,n,r){"use strict";var e=r(164);t.exports=r(118)("Set",function(t){return function(){return t(this,arguments.length>0?arguments[0]:void 0)}},{add:function(t){return e.def(this,t=0===t?0:t,t)}},e)},function(t,n,r){"use strict";var e,i=r(48)(0),o=r(28),u=r(65),c=r(172),f=r(166),a=r(6),s=u.getWeak,l=Object.isExtensible,h=f.ufstore,v={},p=function(t){return function(){return t(this,arguments.length>0?arguments[0]:void 0)}},d={get:function(t){if(a(t)){var n=s(t);return!0===n?h(this).get(t):n?n[this._i]:void 0}},set:function(t,n){return f.def(this,t,n)}},y=t.exports=r(118)("WeakMap",p,d,f,!0,!0);7!=(new y).set((Object.freeze||Object)(v),7).get(v)&&(e=f.getConstructor(p),c(e.prototype,d),u.NEED=!0,i(["delete","has","get","set"],function(t){var n=y.prototype,r=n[t];o(n,t,function(n,i){if(a(n)&&!l(n)){this._f||(this._f=new e);var o=this._f[t](n,i);return"set"==t?this:o}return r.call(this,n,i)})}))},,,,function(t,n){"use strict";function r(){var t=document.querySelector("#page-nav");if(t&&!document.querySelector("#page-nav .extend.prev")&&(t.innerHTML='<a class="extend prev disabled" rel="prev">&laquo; Prev</a>'+t.innerHTML),t&&!document.querySelector("#page-nav .extend.next")&&(t.innerHTML=t.innerHTML+'<a class="extend next disabled" rel="next">Next &raquo;</a>'),yiliaConfig&&yiliaConfig.open_in_new){document.querySelectorAll(".article-entry a:not(.article-more-a)").forEach(function(t){var n=t.getAttribute("target");n&&""!==n||t.setAttribute("target","_blank")})}if(yiliaConfig&&yiliaConfig.toc_hide_index){document.querySelectorAll(".toc-number").forEach(function(t){t.style.display="none"})}var n=document.querySelector("#js-aboutme");n&&0!==n.length&&(n.innerHTML=n.innerText)}t.exports={init:r}},function(t,n,r){"use strict";function e(t){return t&&t.__esModule?t:{default:t}}function i(t,n){var r=/\/|index.html/g;return t.replace(r,"")===n.replace(r,"")}function o(){for(var t=document.querySelectorAll(".js-header-menu li a"),n=window.location.pathname,r=0,e=t.length;r<e;r++){var o=t[r];i(n,o.getAttribute("href"))&&(0,h.default)(o,"active")}}function u(t){for(var n=t.offsetLeft,r=t.offsetParent;null!==r;)n+=r.offsetLeft,r=r.offsetParent;return n}function c(t){for(var n=t.offsetTop,r=t.offsetParent;null!==r;)n+=r.offsetTop,r=r.offsetParent;return n}function f(t,n,r,e,i){var o=u(t),f=c(t)-n;if(f-r<=i){var a=t.$newDom;a||(a=t.cloneNode(!0),(0,d.default)(t,a),t.$newDom=a,a.style.position="fixed",a.style.top=(r||f)+"px",a.style.left=o+"px",a.style.zIndex=e||2,a.style.width="100%",a.style.color="#fff"),a.style.visibility="visible",t.style.visibility="hidden"}else{t.style.visibility="visible";var s=t.$newDom;s&&(s.style.visibility="hidden")}}function a(){var t=document.querySelector(".js-overlay"),n=document.querySelector(".js-header-menu");f(t,document.body.scrollTop,-63,2,0),f(n,document.body.scrollTop,1,3,0)}function s(){document.querySelector("#container").addEventListener("scroll",function(t){a()}),window.addEventListener("scroll",function(t){a()}),a()}var l=r(156),h=e(l),v=r(157),p=(e(v),r(382)),d=e(p),y=r(128),g=e(y),b=r(190),m=e(b),x=r(129);(function(){g.default.versions.mobile&&window.screen.width<800&&(o(),s())})(),(0,x.addLoadEvent)(function(){m.default.init()}),t.exports={}},,,,function(t,n,r){(function(t){"use strict";function n(t,n,r){t[n]||Object[e](t,n,{writable:!0,configurable:!0,value:r})}if(r(381),r(391),r(198),t._babelPolyfill)throw new Error("only one instance of babel-polyfill is allowed");t._babelPolyfill=!0;var e="defineProperty";n(String.prototype,"padLeft","".padStart),n(String.prototype,"padRight","".padEnd),"pop,reverse,shift,keys,values,entries,indexOf,every,some,forEach,map,filter,find,findIndex,includes,join,slice,concat,push,splice,unshift,sort,lastIndexOf,reduce,reduceRight,copyWithin,fill".split(",").forEach(function(t){[][t]&&n(Array,t,Function.call.bind([][t]))})}).call(n,function(){return this}())},,,function(t,n,r){r(210),t.exports=r(52).RegExp.escape},,,,function(t,n,r){var e=r(6),i=r(138),o=r(7)("species");t.exports=function(t){var n;return i(t)&&(n=t.constructor,"function"!=typeof n||n!==Array&&!i(n.prototype)||(n=void 0),e(n)&&null===(n=n[o])&&(n=void 0)),void 0===n?Array:n}},function(t,n,r){var e=r(202);t.exports=function(t,n){return new(e(t))(n)}},function(t,n,r){"use strict";var e=r(2),i=r(50),o="number";t.exports=function(t){if("string"!==t&&t!==o&&"default"!==t)throw TypeError("Incorrect hint");return i(e(this),t!=o)}},function(t,n,r){var e=r(72),i=r(125),o=r(116);t.exports=function(t){var n=e(t),r=i.f;if(r)for(var u,c=r(t),f=o.f,a=0;c.length>a;)f.call(t,u=c[a++])&&n.push(u);return n}},function(t,n,r){var e=r(72),i=r(30);t.exports=function(t,n){for(var r,o=i(t),u=e(o),c=u.length,f=0;c>f;)if(o[r=u[f++]]===n)return r}},function(t,n,r){"use strict";var e=r(208),i=r(121),o=r(26);t.exports=function(){for(var t=o(this),n=arguments.length,r=Array(n),u=0,c=e._,f=!1;n>u;)(r[u]=arguments[u++])===c&&(f=!0);return function(){var e,o=this,u=arguments.length,a=0,s=0;if(!f&&!u)return i(t,r,o);if(e=r.slice(),f)for(;n>a;a++)e[a]===c&&(e[a]=arguments[s++]);for(;u>s;)e.push(arguments[s++]);return i(t,e,o)}}},function(t,n,r){t.exports=r(3)},function(t,n){t.exports=function(t,n){var r=n===Object(n)?function(t){return n[t]}:n;return function(n){return String(n).replace(t,r)}}},function(t,n,r){var e=r(1),i=r(209)(/[\\^$*+?.()|[\]{}]/g,"\\$&");e(e.S,"RegExp",{escape:function(t){return i(t)}})},function(t,n,r){var e=r(1);e(e.P,"Array",{copyWithin:r(160)}),r(78)("copyWithin")},function(t,n,r){"use strict";var e=r(1),i=r(48)(4);e(e.P+e.F*!r(47)([].every,!0),"Array",{every:function(t){return i(this,t,arguments[1])}})},function(t,n,r){var e=r(1);e(e.P,"Array",{fill:r(130)}),r(78)("fill")},function(t,n,r){"use strict";var e=r(1),i=r(48)(2);e(e.P+e.F*!r(47)([].filter,!0),"Array",{filter:function(t){return i(this,t,arguments[1])}})},function(t,n,r){"use strict";var e=r(1),i=r(48)(6),o="findIndex",u=!0;o in[]&&Array(1)[o](function(){u=!1}),e(e.P+e.F*u,"Array",{findIndex:function(t){return i(this,t,arguments.length>1?arguments[1]:void 0)}}),r(78)(o)},function(t,n,r){"use strict";var e=r(1),i=r(48)(5),o="find",u=!0;o in[]&&Array(1)[o](function(){u=!1}),e(e.P+e.F*u,"Array",{find:function(t){return i(this,t,arguments.length>1?arguments[1]:void 0)}}),r(78)(o)},function(t,n,r){"use strict";var e=r(1),i=r(48)(0),o=r(47)([].forEach,!0);e(e.P+e.F*!o,"Array",{forEach:function(t){return i(this,t,arguments[1])}})},function(t,n,r){"use strict";var e=r(53),i=r(1),o=r(17),u=r(169),c=r(137),f=r(16),a=r(131),s=r(154);i(i.S+i.F*!r(123)(function(t){Array.from(t)}),"Array",{from:function(t){var n,r,i,l,h=o(t),v="function"==typeof this?this:Array,p=arguments.length,d=p>1?arguments[1]:void 0,y=void 0!==d,g=0,b=s(h);if(y&&(d=e(d,p>2?arguments[2]:void 0,2)),void 0==b||v==Array&&c(b))for(n=f(h.length),r=new v(n);n>g;g++)a(r,g,y?d(h[g],g):h[g]);else for(l=b.call(h),r=new v;!(i=l.next()).done;g++)a(r,g,y?u(l,d,[i.value,g],!0):i.value);return r.length=g,r}})},function(t,n,r){"use strict";var e=r(1),i=r(117)(!1),o=[].indexOf,u=!!o&&1/[1].indexOf(1,-0)<0;e(e.P+e.F*(u||!r(47)(o)),"Array",{indexOf:function(t){return u?o.apply(this,arguments)||0:i(this,t,arguments[1])}})},function(t,n,r){var e=r(1);e(e.S,"Array",{isArray:r(138)})},function(t,n,r){"use strict";var e=r(1),i=r(30),o=[].join;e(e.P+e.F*(r(115)!=Object||!r(47)(o)),"Array",{join:function(t){return o.call(i(this),void 0===t?",":t)}})},function(t,n,r){"use strict";var e=r(1),i=r(30),o=r(67),u=r(16),c=[].lastIndexOf,f=!!c&&1/[1].lastIndexOf(1,-0)<0;e(e.P+e.F*(f||!r(47)(c)),"Array",{lastIndexOf:function(t){if(f)return c.apply(this,arguments)||0;var n=i(this),r=u(n.length),e=r-1;for(arguments.length>1&&(e=Math.min(e,o(arguments[1]))),e<0&&(e=r+e);e>=0;e--)if(e in n&&n[e]===t)return e||0;return-1}})},function(t,n,r){"use strict";var e=r(1),i=r(48)(1);e(e.P+e.F*!r(47)([].map,!0),"Array",{map:function(t){return i(this,t,arguments[1])}})},function(t,n,r){"use strict";var e=r(1),i=r(131);e(e.S+e.F*r(4)(function(){function t(){}return!(Array.of.call(t)instanceof t)}),"Array",{of:function(){for(var t=0,n=arguments.length,r=new("function"==typeof this?this:Array)(n);n>t;)i(r,t,arguments[t++]);return r.length=n,r}})},function(t,n,r){"use strict";var e=r(1),i=r(162);e(e.P+e.F*!r(47)([].reduceRight,!0),"Array",{reduceRight:function(t){return i(this,t,arguments.length,arguments[1],!0)}})},function(t,n,r){"use strict";var e=r(1),i=r(162);e(e.P+e.F*!r(47)([].reduce,!0),"Array",{reduce:function(t){return i(this,t,arguments.length,arguments[1],!1)}})},function(t,n,r){"use strict";var e=r(1),i=r(135),o=r(45),u=r(75),c=r(16),f=[].slice;e(e.P+e.F*r(4)(function(){i&&f.call(i)}),"Array",{slice:function(t,n){var r=c(this.length),e=o(this);if(n=void 0===n?r:n,"Array"==e)return f.call(this,t,n);for(var i=u(t,r),a=u(n,r),s=c(a-i),l=Array(s),h=0;h<s;h++)l[h]="String"==e?this.charAt(i+h):this[i+h];return l}})},function(t,n,r){"use strict";var e=r(1),i=r(48)(3);e(e.P+e.F*!r(47)([].some,!0),"Array",{some:function(t){return i(this,t,arguments[1])}})},function(t,n,r){"use strict";var e=r(1),i=r(26),o=r(17),u=r(4),c=[].sort,f=[1,2,3];e(e.P+e.F*(u(function(){f.sort(void 0)})||!u(function(){f.sort(null)})||!r(47)(c)),"Array",{sort:function(t){return void 0===t?c.call(o(this)):c.call(o(this),i(t))}})},function(t,n,r){r(74)("Array")},function(t,n,r){var e=r(1);e(e.S,"Date",{now:function(){return(new Date).getTime()}})},function(t,n,r){"use strict";var e=r(1),i=r(4),o=Date.prototype.getTime,u=function(t){return t>9?t:"0"+t};e(e.P+e.F*(i(function(){return"0385-07-25T07:06:39.999Z"!=new Date(-5e13-1).toISOString()})||!i(function(){new Date(NaN).toISOString()})),"Date",{toISOString:function(){
if(!isFinite(o.call(this)))throw RangeError("Invalid time value");var t=this,n=t.getUTCFullYear(),r=t.getUTCMilliseconds(),e=n<0?"-":n>9999?"+":"";return e+("00000"+Math.abs(n)).slice(e?-6:-4)+"-"+u(t.getUTCMonth()+1)+"-"+u(t.getUTCDate())+"T"+u(t.getUTCHours())+":"+u(t.getUTCMinutes())+":"+u(t.getUTCSeconds())+"."+(r>99?r:"0"+u(r))+"Z"}})},function(t,n,r){"use strict";var e=r(1),i=r(17),o=r(50);e(e.P+e.F*r(4)(function(){return null!==new Date(NaN).toJSON()||1!==Date.prototype.toJSON.call({toISOString:function(){return 1}})}),"Date",{toJSON:function(t){var n=i(this),r=o(n);return"number"!=typeof r||isFinite(r)?n.toISOString():null}})},function(t,n,r){var e=r(7)("toPrimitive"),i=Date.prototype;e in i||r(27)(i,e,r(204))},function(t,n,r){var e=Date.prototype,i="Invalid Date",o="toString",u=e[o],c=e.getTime;new Date(NaN)+""!=i&&r(28)(e,o,function(){var t=c.call(this);return t===t?u.call(this):i})},function(t,n,r){var e=r(1);e(e.P,"Function",{bind:r(163)})},function(t,n,r){"use strict";var e=r(6),i=r(32),o=r(7)("hasInstance"),u=Function.prototype;o in u||r(11).f(u,o,{value:function(t){if("function"!=typeof this||!e(t))return!1;if(!e(this.prototype))return t instanceof this;for(;t=i(t);)if(this.prototype===t)return!0;return!1}})},function(t,n,r){var e=r(11).f,i=r(66),o=r(24),u=Function.prototype,c="name",f=Object.isExtensible||function(){return!0};c in u||r(10)&&e(u,c,{configurable:!0,get:function(){try{var t=this,n=(""+t).match(/^\s*function ([^ (]*)/)[1];return o(t,c)||!f(t)||e(t,c,i(5,n)),n}catch(t){return""}}})},function(t,n,r){var e=r(1),i=r(171),o=Math.sqrt,u=Math.acosh;e(e.S+e.F*!(u&&710==Math.floor(u(Number.MAX_VALUE))&&u(1/0)==1/0),"Math",{acosh:function(t){return(t=+t)<1?NaN:t>94906265.62425156?Math.log(t)+Math.LN2:i(t-1+o(t-1)*o(t+1))}})},function(t,n,r){function e(t){return isFinite(t=+t)&&0!=t?t<0?-e(-t):Math.log(t+Math.sqrt(t*t+1)):t}var i=r(1),o=Math.asinh;i(i.S+i.F*!(o&&1/o(0)>0),"Math",{asinh:e})},function(t,n,r){var e=r(1),i=Math.atanh;e(e.S+e.F*!(i&&1/i(-0)<0),"Math",{atanh:function(t){return 0==(t=+t)?t:Math.log((1+t)/(1-t))/2}})},function(t,n,r){var e=r(1),i=r(142);e(e.S,"Math",{cbrt:function(t){return i(t=+t)*Math.pow(Math.abs(t),1/3)}})},function(t,n,r){var e=r(1);e(e.S,"Math",{clz32:function(t){return(t>>>=0)?31-Math.floor(Math.log(t+.5)*Math.LOG2E):32}})},function(t,n,r){var e=r(1),i=Math.exp;e(e.S,"Math",{cosh:function(t){return(i(t=+t)+i(-t))/2}})},function(t,n,r){var e=r(1),i=r(141);e(e.S+e.F*(i!=Math.expm1),"Math",{expm1:i})},function(t,n,r){var e=r(1),i=r(142),o=Math.pow,u=o(2,-52),c=o(2,-23),f=o(2,127)*(2-c),a=o(2,-126),s=function(t){return t+1/u-1/u};e(e.S,"Math",{fround:function(t){var n,r,e=Math.abs(t),o=i(t);return e<a?o*s(e/a/c)*a*c:(n=(1+c/u)*e,r=n-(n-e),r>f||r!=r?o*(1/0):o*r)}})},function(t,n,r){var e=r(1),i=Math.abs;e(e.S,"Math",{hypot:function(t,n){for(var r,e,o=0,u=0,c=arguments.length,f=0;u<c;)r=i(arguments[u++]),f<r?(e=f/r,o=o*e*e+1,f=r):r>0?(e=r/f,o+=e*e):o+=r;return f===1/0?1/0:f*Math.sqrt(o)}})},function(t,n,r){var e=r(1),i=Math.imul;e(e.S+e.F*r(4)(function(){return-5!=i(4294967295,5)||2!=i.length}),"Math",{imul:function(t,n){var r=65535,e=+t,i=+n,o=r&e,u=r&i;return 0|o*u+((r&e>>>16)*u+o*(r&i>>>16)<<16>>>0)}})},function(t,n,r){var e=r(1);e(e.S,"Math",{log10:function(t){return Math.log(t)/Math.LN10}})},function(t,n,r){var e=r(1);e(e.S,"Math",{log1p:r(171)})},function(t,n,r){var e=r(1);e(e.S,"Math",{log2:function(t){return Math.log(t)/Math.LN2}})},function(t,n,r){var e=r(1);e(e.S,"Math",{sign:r(142)})},function(t,n,r){var e=r(1),i=r(141),o=Math.exp;e(e.S+e.F*r(4)(function(){return-2e-17!=!Math.sinh(-2e-17)}),"Math",{sinh:function(t){return Math.abs(t=+t)<1?(i(t)-i(-t))/2:(o(t-1)-o(-t-1))*(Math.E/2)}})},function(t,n,r){var e=r(1),i=r(141),o=Math.exp;e(e.S,"Math",{tanh:function(t){var n=i(t=+t),r=i(-t);return n==1/0?1:r==1/0?-1:(n-r)/(o(t)+o(-t))}})},function(t,n,r){var e=r(1);e(e.S,"Math",{trunc:function(t){return(t>0?Math.floor:Math.ceil)(t)}})},function(t,n,r){"use strict";var e=r(3),i=r(24),o=r(45),u=r(136),c=r(50),f=r(4),a=r(71).f,s=r(31).f,l=r(11).f,h=r(82).trim,v="Number",p=e[v],d=p,y=p.prototype,g=o(r(70)(y))==v,b="trim"in String.prototype,m=function(t){var n=c(t,!1);if("string"==typeof n&&n.length>2){n=b?n.trim():h(n,3);var r,e,i,o=n.charCodeAt(0);if(43===o||45===o){if(88===(r=n.charCodeAt(2))||120===r)return NaN}else if(48===o){switch(n.charCodeAt(1)){case 66:case 98:e=2,i=49;break;case 79:case 111:e=8,i=55;break;default:return+n}for(var u,f=n.slice(2),a=0,s=f.length;a<s;a++)if((u=f.charCodeAt(a))<48||u>i)return NaN;return parseInt(f,e)}}return+n};if(!p(" 0o1")||!p("0b1")||p("+0x1")){p=function(t){var n=arguments.length<1?0:t,r=this;return r instanceof p&&(g?f(function(){y.valueOf.call(r)}):o(r)!=v)?u(new d(m(n)),r,p):m(n)};for(var x,w=r(10)?a(d):"MAX_VALUE,MIN_VALUE,NaN,NEGATIVE_INFINITY,POSITIVE_INFINITY,EPSILON,isFinite,isInteger,isNaN,isSafeInteger,MAX_SAFE_INTEGER,MIN_SAFE_INTEGER,parseFloat,parseInt,isInteger".split(","),S=0;w.length>S;S++)i(d,x=w[S])&&!i(p,x)&&l(p,x,s(d,x));p.prototype=y,y.constructor=p,r(28)(e,v,p)}},function(t,n,r){var e=r(1);e(e.S,"Number",{EPSILON:Math.pow(2,-52)})},function(t,n,r){var e=r(1),i=r(3).isFinite;e(e.S,"Number",{isFinite:function(t){return"number"==typeof t&&i(t)}})},function(t,n,r){var e=r(1);e(e.S,"Number",{isInteger:r(168)})},function(t,n,r){var e=r(1);e(e.S,"Number",{isNaN:function(t){return t!=t}})},function(t,n,r){var e=r(1),i=r(168),o=Math.abs;e(e.S,"Number",{isSafeInteger:function(t){return i(t)&&o(t)<=9007199254740991}})},function(t,n,r){var e=r(1);e(e.S,"Number",{MAX_SAFE_INTEGER:9007199254740991})},function(t,n,r){var e=r(1);e(e.S,"Number",{MIN_SAFE_INTEGER:-9007199254740991})},function(t,n,r){var e=r(1),i=r(178);e(e.S+e.F*(Number.parseFloat!=i),"Number",{parseFloat:i})},function(t,n,r){var e=r(1),i=r(179);e(e.S+e.F*(Number.parseInt!=i),"Number",{parseInt:i})},function(t,n,r){"use strict";var e=r(1),i=r(67),o=r(159),u=r(149),c=1..toFixed,f=Math.floor,a=[0,0,0,0,0,0],s="Number.toFixed: incorrect invocation!",l="0",h=function(t,n){for(var r=-1,e=n;++r<6;)e+=t*a[r],a[r]=e%1e7,e=f(e/1e7)},v=function(t){for(var n=6,r=0;--n>=0;)r+=a[n],a[n]=f(r/t),r=r%t*1e7},p=function(){for(var t=6,n="";--t>=0;)if(""!==n||0===t||0!==a[t]){var r=String(a[t]);n=""===n?r:n+u.call(l,7-r.length)+r}return n},d=function(t,n,r){return 0===n?r:n%2==1?d(t,n-1,r*t):d(t*t,n/2,r)},y=function(t){for(var n=0,r=t;r>=4096;)n+=12,r/=4096;for(;r>=2;)n+=1,r/=2;return n};e(e.P+e.F*(!!c&&("0.000"!==8e-5.toFixed(3)||"1"!==.9.toFixed(0)||"1.25"!==1.255.toFixed(2)||"1000000000000000128"!==(0xde0b6b3a7640080).toFixed(0))||!r(4)(function(){c.call({})})),"Number",{toFixed:function(t){var n,r,e,c,f=o(this,s),a=i(t),g="",b=l;if(a<0||a>20)throw RangeError(s);if(f!=f)return"NaN";if(f<=-1e21||f>=1e21)return String(f);if(f<0&&(g="-",f=-f),f>1e-21)if(n=y(f*d(2,69,1))-69,r=n<0?f*d(2,-n,1):f/d(2,n,1),r*=4503599627370496,(n=52-n)>0){for(h(0,r),e=a;e>=7;)h(1e7,0),e-=7;for(h(d(10,e,1),0),e=n-1;e>=23;)v(1<<23),e-=23;v(1<<e),h(1,1),v(2),b=p()}else h(0,r),h(1<<-n,0),b=p()+u.call(l,a);return a>0?(c=b.length,b=g+(c<=a?"0."+u.call(l,a-c)+b:b.slice(0,c-a)+"."+b.slice(c-a))):b=g+b,b}})},function(t,n,r){"use strict";var e=r(1),i=r(4),o=r(159),u=1..toPrecision;e(e.P+e.F*(i(function(){return"1"!==u.call(1,void 0)})||!i(function(){u.call({})})),"Number",{toPrecision:function(t){var n=o(this,"Number#toPrecision: incorrect invocation!");return void 0===t?u.call(n):u.call(n,t)}})},function(t,n,r){var e=r(1);e(e.S+e.F,"Object",{assign:r(172)})},function(t,n,r){var e=r(1);e(e.S,"Object",{create:r(70)})},function(t,n,r){var e=r(1);e(e.S+e.F*!r(10),"Object",{defineProperties:r(173)})},function(t,n,r){var e=r(1);e(e.S+e.F*!r(10),"Object",{defineProperty:r(11).f})},function(t,n,r){var e=r(6),i=r(65).onFreeze;r(49)("freeze",function(t){return function(n){return t&&e(n)?t(i(n)):n}})},function(t,n,r){var e=r(30),i=r(31).f;r(49)("getOwnPropertyDescriptor",function(){return function(t,n){return i(e(t),n)}})},function(t,n,r){r(49)("getOwnPropertyNames",function(){return r(174).f})},function(t,n,r){var e=r(17),i=r(32);r(49)("getPrototypeOf",function(){return function(t){return i(e(t))}})},function(t,n,r){var e=r(6);r(49)("isExtensible",function(t){return function(n){return!!e(n)&&(!t||t(n))}})},function(t,n,r){var e=r(6);r(49)("isFrozen",function(t){return function(n){return!e(n)||!!t&&t(n)}})},function(t,n,r){var e=r(6);r(49)("isSealed",function(t){return function(n){return!e(n)||!!t&&t(n)}})},function(t,n,r){var e=r(1);e(e.S,"Object",{is:r(180)})},function(t,n,r){var e=r(17),i=r(72);r(49)("keys",function(){return function(t){return i(e(t))}})},function(t,n,r){var e=r(6),i=r(65).onFreeze;r(49)("preventExtensions",function(t){return function(n){return t&&e(n)?t(i(n)):n}})},function(t,n,r){var e=r(6),i=r(65).onFreeze;r(49)("seal",function(t){return function(n){return t&&e(n)?t(i(n)):n}})},function(t,n,r){var e=r(1);e(e.S,"Object",{setPrototypeOf:r(144).set})},function(t,n,r){"use strict";var e=r(114),i={};i[r(7)("toStringTag")]="z",i+""!="[object z]"&&r(28)(Object.prototype,"toString",function(){return"[object "+e(this)+"]"},!0)},function(t,n,r){var e=r(1),i=r(178);e(e.G+e.F*(parseFloat!=i),{parseFloat:i})},function(t,n,r){var e=r(1),i=r(179);e(e.G+e.F*(parseInt!=i),{parseInt:i})},function(t,n,r){"use strict";var e,i,o,u=r(69),c=r(3),f=r(53),a=r(114),s=r(1),l=r(6),h=r(26),v=r(68),p=r(79),d=r(146),y=r(151).set,g=r(143)(),b="Promise",m=c.TypeError,x=c.process,w=c[b],x=c.process,S="process"==a(x),_=function(){},O=!!function(){try{var t=w.resolve(1),n=(t.constructor={})[r(7)("species")]=function(t){t(_,_)};return(S||"function"==typeof PromiseRejectionEvent)&&t.then(_)instanceof n}catch(t){}}(),E=function(t,n){return t===n||t===w&&n===o},P=function(t){var n;return!(!l(t)||"function"!=typeof(n=t.then))&&n},j=function(t){return E(w,t)?new F(t):new i(t)},F=i=function(t){var n,r;this.promise=new t(function(t,e){if(void 0!==n||void 0!==r)throw m("Bad Promise constructor");n=t,r=e}),this.resolve=h(n),this.reject=h(r)},M=function(t){try{t()}catch(t){return{error:t}}},A=function(t,n){if(!t._n){t._n=!0;var r=t._c;g(function(){for(var e=t._v,i=1==t._s,o=0;r.length>o;)!function(n){var r,o,u=i?n.ok:n.fail,c=n.resolve,f=n.reject,a=n.domain;try{u?(i||(2==t._h&&I(t),t._h=1),!0===u?r=e:(a&&a.enter(),r=u(e),a&&a.exit()),r===n.promise?f(m("Promise-chain cycle")):(o=P(r))?o.call(r,c,f):c(r)):f(e)}catch(t){f(t)}}(r[o++]);t._c=[],t._n=!1,n&&!t._h&&N(t)})}},N=function(t){y.call(c,function(){var n,r,e,i=t._v;if(T(t)&&(n=M(function(){S?x.emit("unhandledRejection",i,t):(r=c.onunhandledrejection)?r({promise:t,reason:i}):(e=c.console)&&e.error&&e.error("Unhandled promise rejection",i)}),t._h=S||T(t)?2:1),t._a=void 0,n)throw n.error})},T=function(t){if(1==t._h)return!1;for(var n,r=t._a||t._c,e=0;r.length>e;)if(n=r[e++],n.fail||!T(n.promise))return!1;return!0},I=function(t){y.call(c,function(){var n;S?x.emit("rejectionHandled",t):(n=c.onrejectionhandled)&&n({promise:t,reason:t._v})})},k=function(t){var n=this;n._d||(n._d=!0,n=n._w||n,n._v=t,n._s=2,n._a||(n._a=n._c.slice()),A(n,!0))},L=function(t){var n,r=this;if(!r._d){r._d=!0,r=r._w||r;try{if(r===t)throw m("Promise can't be resolved itself");(n=P(t))?g(function(){var e={_w:r,_d:!1};try{n.call(t,f(L,e,1),f(k,e,1))}catch(t){k.call(e,t)}}):(r._v=t,r._s=1,A(r,!1))}catch(t){k.call({_w:r,_d:!1},t)}}};O||(w=function(t){v(this,w,b,"_h"),h(t),e.call(this);try{t(f(L,this,1),f(k,this,1))}catch(t){k.call(this,t)}},e=function(t){this._c=[],this._a=void 0,this._s=0,this._d=!1,this._v=void 0,this._h=0,this._n=!1},e.prototype=r(73)(w.prototype,{then:function(t,n){var r=j(d(this,w));return r.ok="function"!=typeof t||t,r.fail="function"==typeof n&&n,r.domain=S?x.domain:void 0,this._c.push(r),this._a&&this._a.push(r),this._s&&A(this,!1),r.promise},catch:function(t){return this.then(void 0,t)}}),F=function(){var t=new e;this.promise=t,this.resolve=f(L,t,1),this.reject=f(k,t,1)}),s(s.G+s.W+s.F*!O,{Promise:w}),r(81)(w,b),r(74)(b),o=r(52)[b],s(s.S+s.F*!O,b,{reject:function(t){var n=j(this);return(0,n.reject)(t),n.promise}}),s(s.S+s.F*(u||!O),b,{resolve:function(t){if(t instanceof w&&E(t.constructor,this))return t;var n=j(this);return(0,n.resolve)(t),n.promise}}),s(s.S+s.F*!(O&&r(123)(function(t){w.all(t).catch(_)})),b,{all:function(t){var n=this,r=j(n),e=r.resolve,i=r.reject,o=M(function(){var r=[],o=0,u=1;p(t,!1,function(t){var c=o++,f=!1;r.push(void 0),u++,n.resolve(t).then(function(t){f||(f=!0,r[c]=t,--u||e(r))},i)}),--u||e(r)});return o&&i(o.error),r.promise},race:function(t){var n=this,r=j(n),e=r.reject,i=M(function(){p(t,!1,function(t){n.resolve(t).then(r.resolve,e)})});return i&&e(i.error),r.promise}})},function(t,n,r){var e=r(1),i=r(26),o=r(2),u=(r(3).Reflect||{}).apply,c=Function.apply;e(e.S+e.F*!r(4)(function(){u(function(){})}),"Reflect",{apply:function(t,n,r){var e=i(t),f=o(r);return u?u(e,n,f):c.call(e,n,f)}})},function(t,n,r){var e=r(1),i=r(70),o=r(26),u=r(2),c=r(6),f=r(4),a=r(163),s=(r(3).Reflect||{}).construct,l=f(function(){function t(){}return!(s(function(){},[],t)instanceof t)}),h=!f(function(){s(function(){})});e(e.S+e.F*(l||h),"Reflect",{construct:function(t,n){o(t),u(n);var r=arguments.length<3?t:o(arguments[2]);if(h&&!l)return s(t,n,r);if(t==r){switch(n.length){case 0:return new t;case 1:return new t(n[0]);case 2:return new t(n[0],n[1]);case 3:return new t(n[0],n[1],n[2]);case 4:return new t(n[0],n[1],n[2],n[3])}var e=[null];return e.push.apply(e,n),new(a.apply(t,e))}var f=r.prototype,v=i(c(f)?f:Object.prototype),p=Function.apply.call(t,v,n);return c(p)?p:v}})},function(t,n,r){var e=r(11),i=r(1),o=r(2),u=r(50);i(i.S+i.F*r(4)(function(){Reflect.defineProperty(e.f({},1,{value:1}),1,{value:2})}),"Reflect",{defineProperty:function(t,n,r){o(t),n=u(n,!0),o(r);try{return e.f(t,n,r),!0}catch(t){return!1}}})},function(t,n,r){var e=r(1),i=r(31).f,o=r(2);e(e.S,"Reflect",{deleteProperty:function(t,n){var r=i(o(t),n);return!(r&&!r.configurable)&&delete t[n]}})},function(t,n,r){"use strict";var e=r(1),i=r(2),o=function(t){this._t=i(t),this._i=0;var n,r=this._k=[];for(n in t)r.push(n)};r(139)(o,"Object",function(){var t,n=this,r=n._k;do{if(n._i>=r.length)return{value:void 0,done:!0}}while(!((t=r[n._i++])in n._t));return{value:t,done:!1}}),e(e.S,"Reflect",{enumerate:function(t){return new o(t)}})},function(t,n,r){var e=r(31),i=r(1),o=r(2);i(i.S,"Reflect",{getOwnPropertyDescriptor:function(t,n){return e.f(o(t),n)}})},function(t,n,r){var e=r(1),i=r(32),o=r(2);e(e.S,"Reflect",{getPrototypeOf:function(t){return i(o(t))}})},function(t,n,r){function e(t,n){var r,c,s=arguments.length<3?t:arguments[2];return a(t)===s?t[n]:(r=i.f(t,n))?u(r,"value")?r.value:void 0!==r.get?r.get.call(s):void 0:f(c=o(t))?e(c,n,s):void 0}var i=r(31),o=r(32),u=r(24),c=r(1),f=r(6),a=r(2);c(c.S,"Reflect",{get:e})},function(t,n,r){var e=r(1);e(e.S,"Reflect",{has:function(t,n){return n in t}})},function(t,n,r){var e=r(1),i=r(2),o=Object.isExtensible;e(e.S,"Reflect",{isExtensible:function(t){return i(t),!o||o(t)}})},function(t,n,r){var e=r(1);e(e.S,"Reflect",{ownKeys:r(177)})},function(t,n,r){var e=r(1),i=r(2),o=Object.preventExtensions;e(e.S,"Reflect",{preventExtensions:function(t){i(t);try{return o&&o(t),!0}catch(t){return!1}}})},function(t,n,r){var e=r(1),i=r(144);i&&e(e.S,"Reflect",{setPrototypeOf:function(t,n){i.check(t,n);try{return i.set(t,n),!0}catch(t){return!1}}})},function(t,n,r){function e(t,n,r){var f,h,v=arguments.length<4?t:arguments[3],p=o.f(s(t),n);if(!p){if(l(h=u(t)))return e(h,n,r,v);p=a(0)}return c(p,"value")?!(!1===p.writable||!l(v)||(f=o.f(v,n)||a(0),f.value=r,i.f(v,n,f),0)):void 0!==p.set&&(p.set.call(v,r),!0)}var i=r(11),o=r(31),u=r(32),c=r(24),f=r(1),a=r(66),s=r(2),l=r(6);f(f.S,"Reflect",{set:e})},function(t,n,r){var e=r(3),i=r(136),o=r(11).f,u=r(71).f,c=r(122),f=r(120),a=e.RegExp,s=a,l=a.prototype,h=/a/g,v=/a/g,p=new a(h)!==h;if(r(10)&&(!p||r(4)(function(){return v[r(7)("match")]=!1,a(h)!=h||a(v)==v||"/a/i"!=a(h,"i")}))){a=function(t,n){var r=this instanceof a,e=c(t),o=void 0===n;return!r&&e&&t.constructor===a&&o?t:i(p?new s(e&&!o?t.source:t,n):s((e=t instanceof a)?t.source:t,e&&o?f.call(t):n),r?this:l,a)};for(var d=u(s),y=0;d.length>y;)!function(t){t in a||o(a,t,{configurable:!0,get:function(){return s[t]},set:function(n){s[t]=n}})}(d[y++]);l.constructor=a,a.prototype=l,r(28)(e,"RegExp",a)}r(74)("RegExp")},function(t,n,r){r(119)("match",1,function(t,n,r){return[function(r){"use strict";var e=t(this),i=void 0==r?void 0:r[n];return void 0!==i?i.call(r,e):new RegExp(r)[n](String(e))},r]})},function(t,n,r){r(119)("replace",2,function(t,n,r){return[function(e,i){"use strict";var o=t(this),u=void 0==e?void 0:e[n];return void 0!==u?u.call(e,o,i):r.call(String(o),e,i)},r]})},function(t,n,r){r(119)("search",1,function(t,n,r){return[function(r){"use strict";var e=t(this),i=void 0==r?void 0:r[n];return void 0!==i?i.call(r,e):new RegExp(r)[n](String(e))},r]})},function(t,n,r){r(119)("split",2,function(t,n,e){"use strict";var i=r(122),o=e,u=[].push,c="split",f="length",a="lastIndex";if("c"=="abbc"[c](/(b)*/)[1]||4!="test"[c](/(?:)/,-1)[f]||2!="ab"[c](/(?:ab)*/)[f]||4!="."[c](/(.?)(.?)/)[f]||"."[c](/()()/)[f]>1||""[c](/.?/)[f]){var s=void 0===/()??/.exec("")[1];e=function(t,n){var r=String(this);if(void 0===t&&0===n)return[];if(!i(t))return o.call(r,t,n);var e,c,l,h,v,p=[],d=(t.ignoreCase?"i":"")+(t.multiline?"m":"")+(t.unicode?"u":"")+(t.sticky?"y":""),y=0,g=void 0===n?4294967295:n>>>0,b=new RegExp(t.source,d+"g");for(s||(e=new RegExp("^"+b.source+"$(?!\\s)",d));(c=b.exec(r))&&!((l=c.index+c[0][f])>y&&(p.push(r.slice(y,c.index)),!s&&c[f]>1&&c[0].replace(e,function(){for(v=1;v<arguments[f]-2;v++)void 0===arguments[v]&&(c[v]=void 0)}),c[f]>1&&c.index<r[f]&&u.apply(p,c.slice(1)),h=c[0][f],y=l,p[f]>=g));)b[a]===c.index&&b[a]++;return y===r[f]?!h&&b.test("")||p.push(""):p.push(r.slice(y)),p[f]>g?p.slice(0,g):p}}else"0"[c](void 0,0)[f]&&(e=function(t,n){return void 0===t&&0===n?[]:o.call(this,t,n)});return[function(r,i){var o=t(this),u=void 0==r?void 0:r[n];return void 0!==u?u.call(r,o,i):e.call(String(o),r,i)},e]})},function(t,n,r){"use strict";r(184);var e=r(2),i=r(120),o=r(10),u="toString",c=/./[u],f=function(t){r(28)(RegExp.prototype,u,t,!0)};r(4)(function(){return"/a/b"!=c.call({source:"a",flags:"b"})})?f(function(){var t=e(this);return"/".concat(t.source,"/","flags"in t?t.flags:!o&&t instanceof RegExp?i.call(t):void 0)}):c.name!=u&&f(function(){return c.call(this)})},function(t,n,r){"use strict";r(29)("anchor",function(t){return function(n){return t(this,"a","name",n)}})},function(t,n,r){"use strict";r(29)("big",function(t){return function(){return t(this,"big","","")}})},function(t,n,r){"use strict";r(29)("blink",function(t){return function(){return t(this,"blink","","")}})},function(t,n,r){"use strict";r(29)("bold",function(t){return function(){return t(this,"b","","")}})},function(t,n,r){"use strict";var e=r(1),i=r(147)(!1);e(e.P,"String",{codePointAt:function(t){return i(this,t)}})},function(t,n,r){"use strict";var e=r(1),i=r(16),o=r(148),u="endsWith",c=""[u];e(e.P+e.F*r(134)(u),"String",{endsWith:function(t){var n=o(this,t,u),r=arguments.length>1?arguments[1]:void 0,e=i(n.length),f=void 0===r?e:Math.min(i(r),e),a=String(t);return c?c.call(n,a,f):n.slice(f-a.length,f)===a}})},function(t,n,r){"use strict";r(29)("fixed",function(t){return function(){return t(this,"tt","","")}})},function(t,n,r){"use strict";r(29)("fontcolor",function(t){return function(n){return t(this,"font","color",n)}})},function(t,n,r){"use strict";r(29)("fontsize",function(t){return function(n){return t(this,"font","size",n)}})},function(t,n,r){var e=r(1),i=r(75),o=String.fromCharCode,u=String.fromCodePoint;e(e.S+e.F*(!!u&&1!=u.length),"String",{fromCodePoint:function(t){for(var n,r=[],e=arguments.length,u=0;e>u;){if(n=+arguments[u++],i(n,1114111)!==n)throw RangeError(n+" is not a valid code point");r.push(n<65536?o(n):o(55296+((n-=65536)>>10),n%1024+56320))}return r.join("")}})},function(t,n,r){"use strict";var e=r(1),i=r(148),o="includes";e(e.P+e.F*r(134)(o),"String",{includes:function(t){return!!~i(this,t,o).indexOf(t,arguments.length>1?arguments[1]:void 0)}})},function(t,n,r){"use strict";r(29)("italics",function(t){return function(){return t(this,"i","","")}})},function(t,n,r){"use strict";var e=r(147)(!0);r(140)(String,"String",function(t){this._t=String(t),this._i=0},function(){var t,n=this._t,r=this._i;return r>=n.length?{value:void 0,done:!0}:(t=e(n,r),this._i+=t.length,{value:t,done:!1})})},function(t,n,r){"use strict";r(29)("link",function(t){return function(n){return t(this,"a","href",n)}})},function(t,n,r){var e=r(1),i=r(30),o=r(16);e(e.S,"String",{raw:function(t){for(var n=i(t.raw),r=o(n.length),e=arguments.length,u=[],c=0;r>c;)u.push(String(n[c++])),c<e&&u.push(String(arguments[c]));return u.join("")}})},function(t,n,r){var e=r(1);e(e.P,"String",{repeat:r(149)})},function(t,n,r){"use strict";r(29)("small",function(t){return function(){return t(this,"small","","")}})},function(t,n,r){"use strict";var e=r(1),i=r(16),o=r(148),u="startsWith",c=""[u];e(e.P+e.F*r(134)(u),"String",{startsWith:function(t){var n=o(this,t,u),r=i(Math.min(arguments.length>1?arguments[1]:void 0,n.length)),e=String(t);return c?c.call(n,e,r):n.slice(r,r+e.length)===e}})},function(t,n,r){"use strict";r(29)("strike",function(t){return function(){return t(this,"strike","","")}})},function(t,n,r){"use strict";r(29)("sub",function(t){return function(){return t(this,"sub","","")}})},function(t,n,r){"use strict";r(29)("sup",function(t){return function(){return t(this,"sup","","")}})},function(t,n,r){"use strict";r(82)("trim",function(t){return function(){return t(this,3)}})},function(t,n,r){"use strict";var e=r(3),i=r(24),o=r(10),u=r(1),c=r(28),f=r(65).KEY,a=r(4),s=r(126),l=r(81),h=r(76),v=r(7),p=r(182),d=r(153),y=r(206),g=r(205),b=r(138),m=r(2),x=r(30),w=r(50),S=r(66),_=r(70),O=r(174),E=r(31),P=r(11),j=r(72),F=E.f,M=P.f,A=O.f,N=e.Symbol,T=e.JSON,I=T&&T.stringify,k="prototype",L=v("_hidden"),R=v("toPrimitive"),C={}.propertyIsEnumerable,D=s("symbol-registry"),U=s("symbols"),W=s("op-symbols"),G=Object[k],B="function"==typeof N,V=e.QObject,z=!V||!V[k]||!V[k].findChild,q=o&&a(function(){return 7!=_(M({},"a",{get:function(){return M(this,"a",{value:7}).a}})).a})?function(t,n,r){var e=F(G,n);e&&delete G[n],M(t,n,r),e&&t!==G&&M(G,n,e)}:M,K=function(t){var n=U[t]=_(N[k]);return n._k=t,n},J=B&&"symbol"==typeof N.iterator?function(t){return"symbol"==typeof t}:function(t){return t instanceof N},Y=function(t,n,r){return t===G&&Y(W,n,r),m(t),n=w(n,!0),m(r),i(U,n)?(r.enumerable?(i(t,L)&&t[L][n]&&(t[L][n]=!1),r=_(r,{enumerable:S(0,!1)})):(i(t,L)||M(t,L,S(1,{})),t[L][n]=!0),q(t,n,r)):M(t,n,r)},H=function(t,n){m(t);for(var r,e=g(n=x(n)),i=0,o=e.length;o>i;)Y(t,r=e[i++],n[r]);return t},$=function(t,n){return void 0===n?_(t):H(_(t),n)},X=function(t){var n=C.call(this,t=w(t,!0));return!(this===G&&i(U,t)&&!i(W,t))&&(!(n||!i(this,t)||!i(U,t)||i(this,L)&&this[L][t])||n)},Q=function(t,n){if(t=x(t),n=w(n,!0),t!==G||!i(U,n)||i(W,n)){var r=F(t,n);return!r||!i(U,n)||i(t,L)&&t[L][n]||(r.enumerable=!0),r}},Z=function(t){for(var n,r=A(x(t)),e=[],o=0;r.length>o;)i(U,n=r[o++])||n==L||n==f||e.push(n);return e},tt=function(t){for(var n,r=t===G,e=A(r?W:x(t)),o=[],u=0;e.length>u;)!i(U,n=e[u++])||r&&!i(G,n)||o.push(U[n]);return o};B||(N=function(){if(this instanceof N)throw TypeError("Symbol is not a constructor!");var t=h(arguments.length>0?arguments[0]:void 0),n=function(r){this===G&&n.call(W,r),i(this,L)&&i(this[L],t)&&(this[L][t]=!1),q(this,t,S(1,r))};return o&&z&&q(G,t,{configurable:!0,set:n}),K(t)},c(N[k],"toString",function(){return this._k}),E.f=Q,P.f=Y,r(71).f=O.f=Z,r(116).f=X,r(125).f=tt,o&&!r(69)&&c(G,"propertyIsEnumerable",X,!0),p.f=function(t){return K(v(t))}),u(u.G+u.W+u.F*!B,{Symbol:N});for(var nt="hasInstance,isConcatSpreadable,iterator,match,replace,search,species,split,toPrimitive,toStringTag,unscopables".split(","),rt=0;nt.length>rt;)v(nt[rt++]);for(var nt=j(v.store),rt=0;nt.length>rt;)d(nt[rt++]);u(u.S+u.F*!B,"Symbol",{for:function(t){return i(D,t+="")?D[t]:D[t]=N(t)},keyFor:function(t){if(J(t))return y(D,t);throw TypeError(t+" is not a symbol!")},useSetter:function(){z=!0},useSimple:function(){z=!1}}),u(u.S+u.F*!B,"Object",{create:$,defineProperty:Y,defineProperties:H,getOwnPropertyDescriptor:Q,getOwnPropertyNames:Z,getOwnPropertySymbols:tt}),T&&u(u.S+u.F*(!B||a(function(){var t=N();return"[null]"!=I([t])||"{}"!=I({a:t})||"{}"!=I(Object(t))})),"JSON",{stringify:function(t){if(void 0!==t&&!J(t)){for(var n,r,e=[t],i=1;arguments.length>i;)e.push(arguments[i++]);return n=e[1],"function"==typeof n&&(r=n),!r&&b(n)||(n=function(t,n){if(r&&(n=r.call(this,t,n)),!J(n))return n}),e[1]=n,I.apply(T,e)}}}),N[k][R]||r(27)(N[k],R,N[k].valueOf),l(N,"Symbol"),l(Math,"Math",!0),l(e.JSON,"JSON",!0)},function(t,n,r){"use strict";var e=r(1),i=r(127),o=r(152),u=r(2),c=r(75),f=r(16),a=r(6),s=r(3).ArrayBuffer,l=r(146),h=o.ArrayBuffer,v=o.DataView,p=i.ABV&&s.isView,d=h.prototype.slice,y=i.VIEW,g="ArrayBuffer";e(e.G+e.W+e.F*(s!==h),{ArrayBuffer:h}),e(e.S+e.F*!i.CONSTR,g,{isView:function(t){return p&&p(t)||a(t)&&y in t}}),e(e.P+e.U+e.F*r(4)(function(){return!new h(2).slice(1,void 0).byteLength}),g,{slice:function(t,n){if(void 0!==d&&void 0===n)return d.call(u(this),t);for(var r=u(this).byteLength,e=c(t,r),i=c(void 0===n?r:n,r),o=new(l(this,h))(f(i-e)),a=new v(this),s=new v(o),p=0;e<i;)s.setUint8(p++,a.getUint8(e++));return o}}),r(74)(g)},function(t,n,r){var e=r(1);e(e.G+e.W+e.F*!r(127).ABV,{DataView:r(152).DataView})},function(t,n,r){r(55)("Float32",4,function(t){return function(n,r,e){return t(this,n,r,e)}})},function(t,n,r){r(55)("Float64",8,function(t){return function(n,r,e){return t(this,n,r,e)}})},function(t,n,r){r(55)("Int16",2,function(t){return function(n,r,e){return t(this,n,r,e)}})},function(t,n,r){r(55)("Int32",4,function(t){return function(n,r,e){return t(this,n,r,e)}})},function(t,n,r){r(55)("Int8",1,function(t){return function(n,r,e){return t(this,n,r,e)}})},function(t,n,r){r(55)("Uint16",2,function(t){return function(n,r,e){return t(this,n,r,e)}})},function(t,n,r){r(55)("Uint32",4,function(t){return function(n,r,e){return t(this,n,r,e)}})},function(t,n,r){r(55)("Uint8",1,function(t){return function(n,r,e){return t(this,n,r,e)}})},function(t,n,r){r(55)("Uint8",1,function(t){return function(n,r,e){return t(this,n,r,e)}},!0)},function(t,n,r){"use strict";var e=r(166);r(118)("WeakSet",function(t){return function(){return t(this,arguments.length>0?arguments[0]:void 0)}},{add:function(t){return e.def(this,t,!0)}},e,!1,!0)},function(t,n,r){"use strict";var e=r(1),i=r(117)(!0);e(e.P,"Array",{includes:function(t){return i(this,t,arguments.length>1?arguments[1]:void 0)}}),r(78)("includes")},function(t,n,r){var e=r(1),i=r(143)(),o=r(3).process,u="process"==r(45)(o);e(e.G,{asap:function(t){var n=u&&o.domain;i(n?n.bind(t):t)}})},function(t,n,r){var e=r(1),i=r(45);e(e.S,"Error",{isError:function(t){return"Error"===i(t)}})},function(t,n,r){var e=r(1);e(e.P+e.R,"Map",{toJSON:r(165)("Map")})},function(t,n,r){var e=r(1);e(e.S,"Math",{iaddh:function(t,n,r,e){var i=t>>>0,o=n>>>0,u=r>>>0;return o+(e>>>0)+((i&u|(i|u)&~(i+u>>>0))>>>31)|0}})},function(t,n,r){var e=r(1);e(e.S,"Math",{imulh:function(t,n){var r=65535,e=+t,i=+n,o=e&r,u=i&r,c=e>>16,f=i>>16,a=(c*u>>>0)+(o*u>>>16);return c*f+(a>>16)+((o*f>>>0)+(a&r)>>16)}})},function(t,n,r){var e=r(1);e(e.S,"Math",{isubh:function(t,n,r,e){var i=t>>>0,o=n>>>0,u=r>>>0;return o-(e>>>0)-((~i&u|~(i^u)&i-u>>>0)>>>31)|0}})},function(t,n,r){var e=r(1);e(e.S,"Math",{umulh:function(t,n){var r=65535,e=+t,i=+n,o=e&r,u=i&r,c=e>>>16,f=i>>>16,a=(c*u>>>0)+(o*u>>>16);return c*f+(a>>>16)+((o*f>>>0)+(a&r)>>>16)}})},function(t,n,r){"use strict";var e=r(1),i=r(17),o=r(26),u=r(11);r(10)&&e(e.P+r(124),"Object",{__defineGetter__:function(t,n){u.f(i(this),t,{get:o(n),enumerable:!0,configurable:!0})}})},function(t,n,r){"use strict";var e=r(1),i=r(17),o=r(26),u=r(11);r(10)&&e(e.P+r(124),"Object",{__defineSetter__:function(t,n){u.f(i(this),t,{set:o(n),enumerable:!0,configurable:!0})}})},function(t,n,r){var e=r(1),i=r(176)(!0);e(e.S,"Object",{entries:function(t){return i(t)}})},function(t,n,r){var e=r(1),i=r(177),o=r(30),u=r(31),c=r(131);e(e.S,"Object",{getOwnPropertyDescriptors:function(t){for(var n,r=o(t),e=u.f,f=i(r),a={},s=0;f.length>s;)c(a,n=f[s++],e(r,n));return a}})},function(t,n,r){"use strict";var e=r(1),i=r(17),o=r(50),u=r(32),c=r(31).f;r(10)&&e(e.P+r(124),"Object",{__lookupGetter__:function(t){var n,r=i(this),e=o(t,!0);do{if(n=c(r,e))return n.get}while(r=u(r))}})},function(t,n,r){"use strict";var e=r(1),i=r(17),o=r(50),u=r(32),c=r(31).f;r(10)&&e(e.P+r(124),"Object",{__lookupSetter__:function(t){var n,r=i(this),e=o(t,!0);do{if(n=c(r,e))return n.set}while(r=u(r))}})},function(t,n,r){var e=r(1),i=r(176)(!1);e(e.S,"Object",{values:function(t){return i(t)}})},function(t,n,r){"use strict";var e=r(1),i=r(3),o=r(52),u=r(143)(),c=r(7)("observable"),f=r(26),a=r(2),s=r(68),l=r(73),h=r(27),v=r(79),p=v.RETURN,d=function(t){return null==t?void 0:f(t)},y=function(t){var n=t._c;n&&(t._c=void 0,n())},g=function(t){return void 0===t._o},b=function(t){g(t)||(t._o=void 0,y(t))},m=function(t,n){a(t),this._c=void 0,this._o=t,t=new x(this);try{var r=n(t),e=r;null!=r&&("function"==typeof r.unsubscribe?r=function(){e.unsubscribe()}:f(r),this._c=r)}catch(n){return void t.error(n)}g(this)&&y(this)};m.prototype=l({},{unsubscribe:function(){b(this)}});var x=function(t){this._s=t};x.prototype=l({},{next:function(t){var n=this._s;if(!g(n)){var r=n._o;try{var e=d(r.next);if(e)return e.call(r,t)}catch(t){try{b(n)}finally{throw t}}}},error:function(t){var n=this._s;if(g(n))throw t;var r=n._o;n._o=void 0;try{var e=d(r.error);if(!e)throw t;t=e.call(r,t)}catch(t){try{y(n)}finally{throw t}}return y(n),t},complete:function(t){var n=this._s;if(!g(n)){var r=n._o;n._o=void 0;try{var e=d(r.complete);t=e?e.call(r,t):void 0}catch(t){try{y(n)}finally{throw t}}return y(n),t}}});var w=function(t){s(this,w,"Observable","_f")._f=f(t)};l(w.prototype,{subscribe:function(t){return new m(t,this._f)},forEach:function(t){var n=this;return new(o.Promise||i.Promise)(function(r,e){f(t);var i=n.subscribe({next:function(n){try{return t(n)}catch(t){e(t),i.unsubscribe()}},error:e,complete:r})})}}),l(w,{from:function(t){var n="function"==typeof this?this:w,r=d(a(t)[c]);if(r){var e=a(r.call(t));return e.constructor===n?e:new n(function(t){return e.subscribe(t)})}return new n(function(n){var r=!1;return u(function(){if(!r){try{if(v(t,!1,function(t){if(n.next(t),r)return p})===p)return}catch(t){if(r)throw t;return void n.error(t)}n.complete()}}),function(){r=!0}})},of:function(){for(var t=0,n=arguments.length,r=Array(n);t<n;)r[t]=arguments[t++];return new("function"==typeof this?this:w)(function(t){var n=!1;return u(function(){if(!n){for(var e=0;e<r.length;++e)if(t.next(r[e]),n)return;t.complete()}}),function(){n=!0}})}}),h(w.prototype,c,function(){return this}),e(e.G,{Observable:w}),r(74)("Observable")},function(t,n,r){var e=r(54),i=r(2),o=e.key,u=e.set;e.exp({defineMetadata:function(t,n,r,e){u(t,n,i(r),o(e))}})},function(t,n,r){var e=r(54),i=r(2),o=e.key,u=e.map,c=e.store;e.exp({deleteMetadata:function(t,n){var r=arguments.length<3?void 0:o(arguments[2]),e=u(i(n),r,!1);if(void 0===e||!e.delete(t))return!1;if(e.size)return!0;var f=c.get(n);return f.delete(r),!!f.size||c.delete(n)}})},function(t,n,r){var e=r(185),i=r(161),o=r(54),u=r(2),c=r(32),f=o.keys,a=o.key,s=function(t,n){var r=f(t,n),o=c(t);if(null===o)return r;var u=s(o,n);return u.length?r.length?i(new e(r.concat(u))):u:r};o.exp({getMetadataKeys:function(t){return s(u(t),arguments.length<2?void 0:a(arguments[1]))}})},function(t,n,r){var e=r(54),i=r(2),o=r(32),u=e.has,c=e.get,f=e.key,a=function(t,n,r){if(u(t,n,r))return c(t,n,r);var e=o(n);return null!==e?a(t,e,r):void 0};e.exp({getMetadata:function(t,n){return a(t,i(n),arguments.length<3?void 0:f(arguments[2]))}})},function(t,n,r){var e=r(54),i=r(2),o=e.keys,u=e.key;e.exp({getOwnMetadataKeys:function(t){
return o(i(t),arguments.length<2?void 0:u(arguments[1]))}})},function(t,n,r){var e=r(54),i=r(2),o=e.get,u=e.key;e.exp({getOwnMetadata:function(t,n){return o(t,i(n),arguments.length<3?void 0:u(arguments[2]))}})},function(t,n,r){var e=r(54),i=r(2),o=r(32),u=e.has,c=e.key,f=function(t,n,r){if(u(t,n,r))return!0;var e=o(n);return null!==e&&f(t,e,r)};e.exp({hasMetadata:function(t,n){return f(t,i(n),arguments.length<3?void 0:c(arguments[2]))}})},function(t,n,r){var e=r(54),i=r(2),o=e.has,u=e.key;e.exp({hasOwnMetadata:function(t,n){return o(t,i(n),arguments.length<3?void 0:u(arguments[2]))}})},function(t,n,r){var e=r(54),i=r(2),o=r(26),u=e.key,c=e.set;e.exp({metadata:function(t,n){return function(r,e){c(t,n,(void 0!==e?i:o)(r),u(e))}}})},function(t,n,r){var e=r(1);e(e.P+e.R,"Set",{toJSON:r(165)("Set")})},function(t,n,r){"use strict";var e=r(1),i=r(147)(!0);e(e.P,"String",{at:function(t){return i(this,t)}})},function(t,n,r){"use strict";var e=r(1),i=r(46),o=r(16),u=r(122),c=r(120),f=RegExp.prototype,a=function(t,n){this._r=t,this._s=n};r(139)(a,"RegExp String",function(){var t=this._r.exec(this._s);return{value:t,done:null===t}}),e(e.P,"String",{matchAll:function(t){if(i(this),!u(t))throw TypeError(t+" is not a regexp!");var n=String(this),r="flags"in f?String(t.flags):c.call(t),e=new RegExp(t.source,~r.indexOf("g")?r:"g"+r);return e.lastIndex=o(t.lastIndex),new a(e,n)}})},function(t,n,r){"use strict";var e=r(1),i=r(181);e(e.P,"String",{padEnd:function(t){return i(this,t,arguments.length>1?arguments[1]:void 0,!1)}})},function(t,n,r){"use strict";var e=r(1),i=r(181);e(e.P,"String",{padStart:function(t){return i(this,t,arguments.length>1?arguments[1]:void 0,!0)}})},function(t,n,r){"use strict";r(82)("trimLeft",function(t){return function(){return t(this,1)}},"trimStart")},function(t,n,r){"use strict";r(82)("trimRight",function(t){return function(){return t(this,2)}},"trimEnd")},function(t,n,r){r(153)("asyncIterator")},function(t,n,r){r(153)("observable")},function(t,n,r){var e=r(1);e(e.S,"System",{global:r(3)})},function(t,n,r){for(var e=r(155),i=r(28),o=r(3),u=r(27),c=r(80),f=r(7),a=f("iterator"),s=f("toStringTag"),l=c.Array,h=["NodeList","DOMTokenList","MediaList","StyleSheetList","CSSRuleList"],v=0;v<5;v++){var p,d=h[v],y=o[d],g=y&&y.prototype;if(g){g[a]||u(g,a,l),g[s]||u(g,s,d),c[d]=l;for(p in e)g[p]||i(g,p,e[p],!0)}}},function(t,n,r){var e=r(1),i=r(151);e(e.G+e.B,{setImmediate:i.set,clearImmediate:i.clear})},function(t,n,r){var e=r(3),i=r(1),o=r(121),u=r(207),c=e.navigator,f=!!c&&/MSIE .\./.test(c.userAgent),a=function(t){return f?function(n,r){return t(o(u,[].slice.call(arguments,2),"function"==typeof n?n:Function(n)),r)}:t};i(i.G+i.B+i.F*f,{setTimeout:a(e.setTimeout),setInterval:a(e.setInterval)})},function(t,n,r){r(330),r(269),r(271),r(270),r(273),r(275),r(280),r(274),r(272),r(282),r(281),r(277),r(278),r(276),r(268),r(279),r(283),r(284),r(236),r(238),r(237),r(286),r(285),r(256),r(266),r(267),r(257),r(258),r(259),r(260),r(261),r(262),r(263),r(264),r(265),r(239),r(240),r(241),r(242),r(243),r(244),r(245),r(246),r(247),r(248),r(249),r(250),r(251),r(252),r(253),r(254),r(255),r(317),r(322),r(329),r(320),r(312),r(313),r(318),r(323),r(325),r(308),r(309),r(310),r(311),r(314),r(315),r(316),r(319),r(321),r(324),r(326),r(327),r(328),r(231),r(233),r(232),r(235),r(234),r(220),r(218),r(224),r(221),r(227),r(229),r(217),r(223),r(214),r(228),r(212),r(226),r(225),r(219),r(222),r(211),r(213),r(216),r(215),r(230),r(155),r(302),r(307),r(184),r(303),r(304),r(305),r(306),r(287),r(183),r(185),r(186),r(342),r(331),r(332),r(337),r(340),r(341),r(335),r(338),r(336),r(339),r(333),r(334),r(288),r(289),r(290),r(291),r(292),r(295),r(293),r(294),r(296),r(297),r(298),r(299),r(301),r(300),r(343),r(369),r(372),r(371),r(373),r(374),r(370),r(375),r(376),r(354),r(357),r(353),r(351),r(352),r(355),r(356),r(346),r(368),r(377),r(345),r(347),r(349),r(348),r(350),r(359),r(360),r(362),r(361),r(364),r(363),r(365),r(366),r(367),r(344),r(358),r(380),r(379),r(378),t.exports=r(52)},function(t,n){function r(t,n){if("string"==typeof n)return t.insertAdjacentHTML("afterend",n);var r=t.nextSibling;return r?t.parentNode.insertBefore(n,r):t.parentNode.appendChild(n)}t.exports=r},,,,,,,,,function(t,n,r){(function(n,r){!function(n){"use strict";function e(t,n,r,e){var i=n&&n.prototype instanceof o?n:o,u=Object.create(i.prototype),c=new p(e||[]);return u._invoke=s(t,r,c),u}function i(t,n,r){try{return{type:"normal",arg:t.call(n,r)}}catch(t){return{type:"throw",arg:t}}}function o(){}function u(){}function c(){}function f(t){["next","throw","return"].forEach(function(n){t[n]=function(t){return this._invoke(n,t)}})}function a(t){function n(r,e,o,u){var c=i(t[r],t,e);if("throw"!==c.type){var f=c.arg,a=f.value;return a&&"object"==typeof a&&m.call(a,"__await")?Promise.resolve(a.__await).then(function(t){n("next",t,o,u)},function(t){n("throw",t,o,u)}):Promise.resolve(a).then(function(t){f.value=t,o(f)},u)}u(c.arg)}function e(t,r){function e(){return new Promise(function(e,i){n(t,r,e,i)})}return o=o?o.then(e,e):e()}"object"==typeof r&&r.domain&&(n=r.domain.bind(n));var o;this._invoke=e}function s(t,n,r){var e=P;return function(o,u){if(e===F)throw new Error("Generator is already running");if(e===M){if("throw"===o)throw u;return y()}for(r.method=o,r.arg=u;;){var c=r.delegate;if(c){var f=l(c,r);if(f){if(f===A)continue;return f}}if("next"===r.method)r.sent=r._sent=r.arg;else if("throw"===r.method){if(e===P)throw e=M,r.arg;r.dispatchException(r.arg)}else"return"===r.method&&r.abrupt("return",r.arg);e=F;var a=i(t,n,r);if("normal"===a.type){if(e=r.done?M:j,a.arg===A)continue;return{value:a.arg,done:r.done}}"throw"===a.type&&(e=M,r.method="throw",r.arg=a.arg)}}}function l(t,n){var r=t.iterator[n.method];if(r===g){if(n.delegate=null,"throw"===n.method){if(t.iterator.return&&(n.method="return",n.arg=g,l(t,n),"throw"===n.method))return A;n.method="throw",n.arg=new TypeError("The iterator does not provide a 'throw' method")}return A}var e=i(r,t.iterator,n.arg);if("throw"===e.type)return n.method="throw",n.arg=e.arg,n.delegate=null,A;var o=e.arg;return o?o.done?(n[t.resultName]=o.value,n.next=t.nextLoc,"return"!==n.method&&(n.method="next",n.arg=g),n.delegate=null,A):o:(n.method="throw",n.arg=new TypeError("iterator result is not an object"),n.delegate=null,A)}function h(t){var n={tryLoc:t[0]};1 in t&&(n.catchLoc=t[1]),2 in t&&(n.finallyLoc=t[2],n.afterLoc=t[3]),this.tryEntries.push(n)}function v(t){var n=t.completion||{};n.type="normal",delete n.arg,t.completion=n}function p(t){this.tryEntries=[{tryLoc:"root"}],t.forEach(h,this),this.reset(!0)}function d(t){if(t){var n=t[w];if(n)return n.call(t);if("function"==typeof t.next)return t;if(!isNaN(t.length)){var r=-1,e=function n(){for(;++r<t.length;)if(m.call(t,r))return n.value=t[r],n.done=!1,n;return n.value=g,n.done=!0,n};return e.next=e}}return{next:y}}function y(){return{value:g,done:!0}}var g,b=Object.prototype,m=b.hasOwnProperty,x="function"==typeof Symbol?Symbol:{},w=x.iterator||"@@iterator",S=x.asyncIterator||"@@asyncIterator",_=x.toStringTag||"@@toStringTag",O="object"==typeof t,E=n.regeneratorRuntime;if(E)return void(O&&(t.exports=E));E=n.regeneratorRuntime=O?t.exports:{},E.wrap=e;var P="suspendedStart",j="suspendedYield",F="executing",M="completed",A={},N={};N[w]=function(){return this};var T=Object.getPrototypeOf,I=T&&T(T(d([])));I&&I!==b&&m.call(I,w)&&(N=I);var k=c.prototype=o.prototype=Object.create(N);u.prototype=k.constructor=c,c.constructor=u,c[_]=u.displayName="GeneratorFunction",E.isGeneratorFunction=function(t){var n="function"==typeof t&&t.constructor;return!!n&&(n===u||"GeneratorFunction"===(n.displayName||n.name))},E.mark=function(t){return Object.setPrototypeOf?Object.setPrototypeOf(t,c):(t.__proto__=c,_ in t||(t[_]="GeneratorFunction")),t.prototype=Object.create(k),t},E.awrap=function(t){return{__await:t}},f(a.prototype),a.prototype[S]=function(){return this},E.AsyncIterator=a,E.async=function(t,n,r,i){var o=new a(e(t,n,r,i));return E.isGeneratorFunction(n)?o:o.next().then(function(t){return t.done?t.value:o.next()})},f(k),k[_]="Generator",k.toString=function(){return"[object Generator]"},E.keys=function(t){var n=[];for(var r in t)n.push(r);return n.reverse(),function r(){for(;n.length;){var e=n.pop();if(e in t)return r.value=e,r.done=!1,r}return r.done=!0,r}},E.values=d,p.prototype={constructor:p,reset:function(t){if(this.prev=0,this.next=0,this.sent=this._sent=g,this.done=!1,this.delegate=null,this.method="next",this.arg=g,this.tryEntries.forEach(v),!t)for(var n in this)"t"===n.charAt(0)&&m.call(this,n)&&!isNaN(+n.slice(1))&&(this[n]=g)},stop:function(){this.done=!0;var t=this.tryEntries[0],n=t.completion;if("throw"===n.type)throw n.arg;return this.rval},dispatchException:function(t){function n(n,e){return o.type="throw",o.arg=t,r.next=n,e&&(r.method="next",r.arg=g),!!e}if(this.done)throw t;for(var r=this,e=this.tryEntries.length-1;e>=0;--e){var i=this.tryEntries[e],o=i.completion;if("root"===i.tryLoc)return n("end");if(i.tryLoc<=this.prev){var u=m.call(i,"catchLoc"),c=m.call(i,"finallyLoc");if(u&&c){if(this.prev<i.catchLoc)return n(i.catchLoc,!0);if(this.prev<i.finallyLoc)return n(i.finallyLoc)}else if(u){if(this.prev<i.catchLoc)return n(i.catchLoc,!0)}else{if(!c)throw new Error("try statement without catch or finally");if(this.prev<i.finallyLoc)return n(i.finallyLoc)}}}},abrupt:function(t,n){for(var r=this.tryEntries.length-1;r>=0;--r){var e=this.tryEntries[r];if(e.tryLoc<=this.prev&&m.call(e,"finallyLoc")&&this.prev<e.finallyLoc){var i=e;break}}i&&("break"===t||"continue"===t)&&i.tryLoc<=n&&n<=i.finallyLoc&&(i=null);var o=i?i.completion:{};return o.type=t,o.arg=n,i?(this.method="next",this.next=i.finallyLoc,A):this.complete(o)},complete:function(t,n){if("throw"===t.type)throw t.arg;return"break"===t.type||"continue"===t.type?this.next=t.arg:"return"===t.type?(this.rval=this.arg=t.arg,this.method="return",this.next="end"):"normal"===t.type&&n&&(this.next=n),A},finish:function(t){for(var n=this.tryEntries.length-1;n>=0;--n){var r=this.tryEntries[n];if(r.finallyLoc===t)return this.complete(r.completion,r.afterLoc),v(r),A}},catch:function(t){for(var n=this.tryEntries.length-1;n>=0;--n){var r=this.tryEntries[n];if(r.tryLoc===t){var e=r.completion;if("throw"===e.type){var i=e.arg;v(r)}return i}}throw new Error("illegal catch attempt")},delegateYield:function(t,n,r){return this.delegate={iterator:d(t),resultName:n,nextLoc:r},"next"===this.method&&(this.arg=g),A}}}("object"==typeof n?n:"object"==typeof window?window:"object"==typeof self?self:this)}).call(n,function(){return this}(),r(158))}])</script><script src="/./main.0cf68a.js"></script><script>!function(){!function(e){var t=document.createElement("script");document.getElementsByTagName("body")[0].appendChild(t),t.setAttribute("src",e)}("/slider.e37972.js")}()</script>


    
<div class="tools-col" q-class="show:isShow,hide:isShow|isFalse" q-on="click:stop(e)">
  <div class="tools-nav header-menu">
    
    
      
      
      
    
      
      
      
    
      
      
      
    
    

    <ul style="width: 70%">
    
    
      
      <li style="width: 33.333333333333336%" q-on="click: openSlider(e, 'innerArchive')"><a href="javascript:void(0)" q-class="active:innerArchive">所有文章</a></li>
      
        
      
      <li style="width: 33.333333333333336%" q-on="click: openSlider(e, 'friends')"><a href="javascript:void(0)" q-class="active:friends">友链</a></li>
      
        
      
      <li style="width: 33.333333333333336%" q-on="click: openSlider(e, 'aboutme')"><a href="javascript:void(0)" q-class="active:aboutme">关于我</a></li>
      
        
    </ul>
  </div>
  <div class="tools-wrap">
    
    	<section class="tools-section tools-section-all" q-show="innerArchive">
        <div class="search-wrap">
          <input class="search-ipt" q-model="search" type="text" placeholder="find something…">
          <i class="icon-search icon" q-show="search|isEmptyStr"></i>
          <i class="icon-close icon" q-show="search|isNotEmptyStr" q-on="click:clearChose(e)"></i>
        </div>
        <div class="widget tagcloud search-tag">
          <p class="search-tag-wording">tag:</p>
          <label class="search-switch">
            <input type="checkbox" q-on="click:toggleTag(e)" q-attr="checked:showTags">
          </label>
          <ul class="article-tag-list" q-show="showTags">
             
              <li class="article-tag-list-item">
                <a href="javascript:void(0)" class="js-tag color5">自己查找</a>
              </li>
             
              <li class="article-tag-list-item">
                <a href="javascript:void(0)" class="js-tag color2">视频内容笔记</a>
              </li>
             
              <li class="article-tag-list-item">
                <a href="javascript:void(0)" class="js-tag color2">使用方法大全</a>
              </li>
             
              <li class="article-tag-list-item">
                <a href="javascript:void(0)" class="js-tag color3">b博客创建过程</a>
              </li>
             
              <li class="article-tag-list-item">
                <a href="javascript:void(0)" class="js-tag color3">剑指Offer</a>
              </li>
             
              <li class="article-tag-list-item">
                <a href="javascript:void(0)" class="js-tag color3">剑指offer</a>
              </li>
             
              <li class="article-tag-list-item">
                <a href="javascript:void(0)" class="js-tag color5">视频笔记</a>
              </li>
             
              <li class="article-tag-list-item">
                <a href="javascript:void(0)" class="js-tag color5">方法技巧</a>
              </li>
            
            <div class="clearfix"></div>
          </ul>
        </div>
        <ul class="search-ul">
          <p q-show="jsonFail" style="padding: 20px; font-size: 12px;">
            缺失模块。<br/>1、请确保node版本大于6.2<br/>2、在博客根目录（注意不是yilia根目录）执行以下命令：<br/> npm i hexo-generator-json-content --save<br/><br/>
            3、在根目录_config.yml里添加配置：
<pre style="font-size: 12px;" q-show="jsonFail">
  jsonContent:
    meta: false
    pages: false
    posts:
      title: true
      date: true
      path: true
      text: false
      raw: false
      content: false
      slug: false
      updated: false
      comments: false
      link: false
      permalink: false
      excerpt: false
      categories: false
      tags: true
</pre>
          </p>
          <li class="search-li" q-repeat="items" q-show="isShow">
            <a q-attr="href:path|urlformat" class="search-title"><i class="icon-quo-left icon"></i><span q-text="title"></span></a>
            <p class="search-time">
              <i class="icon-calendar icon"></i>
              <span q-text="date|dateformat"></span>
            </p>
            <p class="search-tag">
              <i class="icon-price-tags icon"></i>
              <span q-repeat="tags" q-on="click:choseTag(e, name)" q-text="name|tagformat"></span>
            </p>
          </li>
        </ul>
    	</section>
    

    
    	<section class="tools-section tools-section-friends" q-show="friends">
  		
        <ul class="search-ul">
          
            <li class="search-li">
              <a href="http://localhost:4000/" target="_blank" class="search-title"><i class="icon-quo-left icon"></i>友情链接1</a>
            </li>
          
            <li class="search-li">
              <a href="http://localhost:4000/" target="_blank" class="search-title"><i class="icon-quo-left icon"></i>友情链接2</a>
            </li>
          
            <li class="search-li">
              <a href="http://localhost:4000/" target="_blank" class="search-title"><i class="icon-quo-left icon"></i>友情链接3</a>
            </li>
          
            <li class="search-li">
              <a href="http://localhost:4000/" target="_blank" class="search-title"><i class="icon-quo-left icon"></i>友情链接4</a>
            </li>
          
            <li class="search-li">
              <a href="http://localhost:4000/" target="_blank" class="search-title"><i class="icon-quo-left icon"></i>友情链接5</a>
            </li>
          
            <li class="search-li">
              <a href="http://localhost:4000/" target="_blank" class="search-title"><i class="icon-quo-left icon"></i>友情链接6</a>
            </li>
          
        </ul>
  		
    	</section>
    

    
    	<section class="tools-section tools-section-me" q-show="aboutme">
  	  	
  	  		<div class="aboutme-wrap" id="js-aboutme">很惭愧&lt;br&gt;&lt;br&gt;只做了一点微小的工作&lt;br&gt;谢谢大家</div>
  	  	
    	</section>
    
  </div>
  
</div>
    <!-- Root element of PhotoSwipe. Must have class pswp. -->
<div class="pswp" tabindex="-1" role="dialog" aria-hidden="true">

    <!-- Background of PhotoSwipe. 
         It's a separate element as animating opacity is faster than rgba(). -->
    <div class="pswp__bg"></div>

    <!-- Slides wrapper with overflow:hidden. -->
    <div class="pswp__scroll-wrap">

        <!-- Container that holds slides. 
            PhotoSwipe keeps only 3 of them in the DOM to save memory.
            Don't modify these 3 pswp__item elements, data is added later on. -->
        <div class="pswp__container">
            <div class="pswp__item"></div>
            <div class="pswp__item"></div>
            <div class="pswp__item"></div>
        </div>

        <!-- Default (PhotoSwipeUI_Default) interface on top of sliding area. Can be changed. -->
        <div class="pswp__ui pswp__ui--hidden">

            <div class="pswp__top-bar">

                <!--  Controls are self-explanatory. Order can be changed. -->

                <div class="pswp__counter"></div>

                <button class="pswp__button pswp__button--close" title="Close (Esc)"></button>

                <button class="pswp__button pswp__button--share" style="display:none" title="Share"></button>

                <button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>

                <button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button>

                <!-- Preloader demo http://codepen.io/dimsemenov/pen/yyBWoR -->
                <!-- element will get class pswp__preloader--active when preloader is running -->
                <div class="pswp__preloader">
                    <div class="pswp__preloader__icn">
                      <div class="pswp__preloader__cut">
                        <div class="pswp__preloader__donut"></div>
                      </div>
                    </div>
                </div>
            </div>

            <div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap">
                <div class="pswp__share-tooltip"></div> 
            </div>

            <button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
            </button>

            <button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)">
            </button>

            <div class="pswp__caption">
                <div class="pswp__caption__center"></div>
            </div>

        </div>

    </div>

</div>
  </div>
</body>
</html>