

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Thu Sep 01 20:56:04 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATBbits	set	3978
    49   000000                     _PORTBbits	set	3969
    50   000000                     _LATB	set	3978
    51   000000                     _TRISB	set	3987
    52   000000                     _ADCON1	set	4033
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57   007FD0                     __pcinit:
    58                           	callstack 0
    59   007FD0                     start_initialization:
    60                           	callstack 0
    61   007FD0                     __initialization:
    62                           	callstack 0
    63   007FD0                     end_of_initialization:
    64                           	callstack 0
    65   007FD0                     __end_of__initialization:
    66                           	callstack 0
    67   007FD0  0100               	movlb	0
    68   007FD2  EFEB  F03F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71   000000                     __pcstackCOMRAM:
    72                           	callstack 0
    73   000000                     
    74                           ; 1 bytes @ 0x0
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 69 in file "Sesion2-Ejemplo2.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          0       0       0       0       0       0       0       0       0
    97 ;;      Totals:         0       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        0 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107   007FD6                     __ptext0:
   108                           	callstack 0
   109   007FD6                     _main:
   110                           	callstack 31
   111   007FD6                     
   112                           ;Sesion2-Ejemplo2.c: 71:     ADCON1 = 0x0F;
   113   007FD6  0E0F               	movlw	15
   114   007FD8  6EC1               	movwf	193,c	;volatile
   115                           
   116                           ;Sesion2-Ejemplo2.c: 73:     TRISB = 0b00000001;
   117   007FDA  0E01               	movlw	1
   118   007FDC  6E93               	movwf	147,c	;volatile
   119                           
   120                           ;Sesion2-Ejemplo2.c: 76:    LATB = 0x01;
   121   007FDE  0E01               	movlw	1
   122   007FE0  6E8A               	movwf	138,c	;volatile
   123   007FE2                     l698:
   124                           
   125                           ;Sesion2-Ejemplo2.c: 80:         if (PORTBbits.RB0 != 1){
   126   007FE2  B081               	btfsc	129,0,c	;volatile
   127   007FE4  EFF6  F03F         	goto	u11
   128   007FE8  EFF8  F03F         	goto	u10
   129   007FEC                     u11:
   130   007FEC  EFFB  F03F         	goto	l16
   131   007FF0                     u10:
   132   007FF0                     
   133                           ;Sesion2-Ejemplo2.c: 81:             LATBbits.LB5 = 1;
   134   007FF0  8A8A               	bsf	138,5,c	;volatile
   135                           
   136                           ;Sesion2-Ejemplo2.c: 82:         }
   137   007FF2  EFF1  F03F         	goto	l698
   138   007FF6                     l16:
   139                           
   140                           ;Sesion2-Ejemplo2.c: 84:             LATBbits.LB5 = 0;
   141   007FF6  9A8A               	bcf	138,5,c	;volatile
   142   007FF8  EFF1  F03F         	goto	l698
   143   007FFC  EF00  F000         	goto	start
   144   008000                     __end_of_main:
   145                           	callstack 0
   146   000000                     
   147                           	psect	rparam
   148   000000                     
   149                           	psect	idloc
   150                           
   151                           ;Config register IDLOC0 @ 0x200000
   152                           ;	unspecified, using default values
   153   200000                     	org	2097152
   154   200000  FF                 	db	255
   155                           
   156                           ;Config register IDLOC1 @ 0x200001
   157                           ;	unspecified, using default values
   158   200001                     	org	2097153
   159   200001  FF                 	db	255
   160                           
   161                           ;Config register IDLOC2 @ 0x200002
   162                           ;	unspecified, using default values
   163   200002                     	org	2097154
   164   200002  FF                 	db	255
   165                           
   166                           ;Config register IDLOC3 @ 0x200003
   167                           ;	unspecified, using default values
   168   200003                     	org	2097155
   169   200003  FF                 	db	255
   170                           
   171                           ;Config register IDLOC4 @ 0x200004
   172                           ;	unspecified, using default values
   173   200004                     	org	2097156
   174   200004  FF                 	db	255
   175                           
   176                           ;Config register IDLOC5 @ 0x200005
   177                           ;	unspecified, using default values
   178   200005                     	org	2097157
   179   200005  FF                 	db	255
   180                           
   181                           ;Config register IDLOC6 @ 0x200006
   182                           ;	unspecified, using default values
   183   200006                     	org	2097158
   184   200006  FF                 	db	255
   185                           
   186                           ;Config register IDLOC7 @ 0x200007
   187                           ;	unspecified, using default values
   188   200007                     	org	2097159
   189   200007  FF                 	db	255
   190                           
   191                           	psect	config
   192                           
   193                           ;Config register CONFIG1L @ 0x300000
   194                           ;	PLL Prescaler Selection bits
   195                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   196                           ;	System Clock Postscaler Selection bits
   197                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   198                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   199                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   200   300000                     	org	3145728
   201   300000  01                 	db	1
   202                           
   203                           ;Config register CONFIG1H @ 0x300001
   204                           ;	Oscillator Selection bits
   205                           ;	FOSC = EC_EC, EC oscillator, CLKO function on RA6 (EC)
   206                           ;	Fail-Safe Clock Monitor Enable bit
   207                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   208                           ;	Internal/External Oscillator Switchover bit
   209                           ;	IESO = OFF, Oscillator Switchover mode disabled
   210   300001                     	org	3145729
   211   300001  05                 	db	5
   212                           
   213                           ;Config register CONFIG2L @ 0x300002
   214                           ;	Power-up Timer Enable bit
   215                           ;	PWRT = OFF, PWRT disabled
   216                           ;	Brown-out Reset Enable bits
   217                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   218                           ;	Brown-out Reset Voltage bits
   219                           ;	BORV = 3, Minimum setting 2.05V
   220                           ;	USB Voltage Regulator Enable bit
   221                           ;	VREGEN = OFF, USB voltage regulator disabled
   222   300002                     	org	3145730
   223   300002  1F                 	db	31
   224                           
   225                           ;Config register CONFIG2H @ 0x300003
   226                           ;	Watchdog Timer Enable bit
   227                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   228                           ;	Watchdog Timer Postscale Select bits
   229                           ;	WDTPS = 32768, 1:32768
   230   300003                     	org	3145731
   231   300003  1E                 	db	30
   232                           
   233                           ; Padding undefined space
   234   300004                     	org	3145732
   235   300004  FF                 	db	255
   236                           
   237                           ;Config register CONFIG3H @ 0x300005
   238                           ;	CCP2 MUX bit
   239                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   240                           ;	PORTB A/D Enable bit
   241                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   242                           ;	Low-Power Timer 1 Oscillator Enable bit
   243                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   244                           ;	MCLR Pin Enable bit
   245                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   246   300005                     	org	3145733
   247   300005  83                 	db	131
   248                           
   249                           ;Config register CONFIG4L @ 0x300006
   250                           ;	Stack Full/Underflow Reset Enable bit
   251                           ;	STVREN = ON, Stack full/underflow will cause Reset
   252                           ;	Single-Supply ICSP Enable bit
   253                           ;	LVP = ON, Single-Supply ICSP enabled
   254                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   255                           ;	ICPRT = OFF, ICPORT disabled
   256                           ;	Extended Instruction Set Enable bit
   257                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   258                           ;	Background Debugger Enable bit
   259                           ;	DEBUG = 0x1, unprogrammed default
   260   300006                     	org	3145734
   261   300006  85                 	db	133
   262                           
   263                           ; Padding undefined space
   264   300007                     	org	3145735
   265   300007  FF                 	db	255
   266                           
   267                           ;Config register CONFIG5L @ 0x300008
   268                           ;	Code Protection bit
   269                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   270                           ;	Code Protection bit
   271                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   272                           ;	Code Protection bit
   273                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   274                           ;	Code Protection bit
   275                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   276   300008                     	org	3145736
   277   300008  0F                 	db	15
   278                           
   279                           ;Config register CONFIG5H @ 0x300009
   280                           ;	Boot Block Code Protection bit
   281                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   282                           ;	Data EEPROM Code Protection bit
   283                           ;	CPD = OFF, Data EEPROM is not code-protected
   284   300009                     	org	3145737
   285   300009  C0                 	db	192
   286                           
   287                           ;Config register CONFIG6L @ 0x30000A
   288                           ;	Write Protection bit
   289                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   290                           ;	Write Protection bit
   291                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   292                           ;	Write Protection bit
   293                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   294                           ;	Write Protection bit
   295                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   296   30000A                     	org	3145738
   297   30000A  0F                 	db	15
   298                           
   299                           ;Config register CONFIG6H @ 0x30000B
   300                           ;	Configuration Register Write Protection bit
   301                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   302                           ;	Boot Block Write Protection bit
   303                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   304                           ;	Data EEPROM Write Protection bit
   305                           ;	WRTD = OFF, Data EEPROM is not write-protected
   306   30000B                     	org	3145739
   307   30000B  E0                 	db	224
   308                           
   309                           ;Config register CONFIG7L @ 0x30000C
   310                           ;	Table Read Protection bit
   311                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   312                           ;	Table Read Protection bit
   313                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   314                           ;	Table Read Protection bit
   315                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   316                           ;	Table Read Protection bit
   317                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   318   30000C                     	org	3145740
   319   30000C  0F                 	db	15
   320                           
   321                           ;Config register CONFIG7H @ 0x30000D
   322                           ;	Boot Block Table Read Protection bit
   323                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   324   30000D                     	org	3145741
   325   30000D  40                 	db	64
   326                           tosu	equ	0xFFF
   327                           tosh	equ	0xFFE
   328                           tosl	equ	0xFFD
   329                           stkptr	equ	0xFFC
   330                           pclatu	equ	0xFFB
   331                           pclath	equ	0xFFA
   332                           pcl	equ	0xFF9
   333                           tblptru	equ	0xFF8
   334                           tblptrh	equ	0xFF7
   335                           tblptrl	equ	0xFF6
   336                           tablat	equ	0xFF5
   337                           prodh	equ	0xFF4
   338                           prodl	equ	0xFF3
   339                           indf0	equ	0xFEF
   340                           postinc0	equ	0xFEE
   341                           postdec0	equ	0xFED
   342                           preinc0	equ	0xFEC
   343                           plusw0	equ	0xFEB
   344                           fsr0h	equ	0xFEA
   345                           fsr0l	equ	0xFE9
   346                           wreg	equ	0xFE8
   347                           indf1	equ	0xFE7
   348                           postinc1	equ	0xFE6
   349                           postdec1	equ	0xFE5
   350                           preinc1	equ	0xFE4
   351                           plusw1	equ	0xFE3
   352                           fsr1h	equ	0xFE2
   353                           fsr1l	equ	0xFE1
   354                           bsr	equ	0xFE0
   355                           indf2	equ	0xFDF
   356                           postinc2	equ	0xFDE
   357                           postdec2	equ	0xFDD
   358                           preinc2	equ	0xFDC
   359                           plusw2	equ	0xFDB
   360                           fsr2h	equ	0xFDA
   361                           fsr2l	equ	0xFD9
   362                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          3E      0       0      21        0.0%
BITBIGSFRlh         2D      0       0      22        0.0%
BITBIGSFRllh         8      0       0      23        0.0%
BITBIGSFRlllh        8      0       0      24        0.0%
BITBIGSFRllll       21      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Thu Sep 01 20:56:04 2022

                     l16 7FF6                       u10 7FF0                       u11 7FEC  
                    l700 7FF0                      l696 7FD6                      l698 7FE2  
                   _LATB 000F8A                     _main 7FD6                     start 0000  
           ___param_bank 000000                    ?_main 0000                    _TRISB 000F93  
        __initialization 7FD0             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000                   _ADCON1 000FC1                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7FD0            ___rparam_used 000001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FD0                  __ramtop 0800                  __ptext0 7FD6  
   end_of_initialization 7FD0                _PORTBbits 000F81      start_initialization 7FD0  
               _LATBbits 000F8A                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
