

================================================================
== Vivado HLS Report for 'Loop_Output_Row_proc'
================================================================
* Date:           Thu Dec 19 06:39:25 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   23|  67631|   23|  67631|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |                                   |   Latency   | Iteration |  Initiation Interval  |  Trip  |          |
        |             Loop Name             | min |  max  |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |- Output_Row                       |   22|  67630| 22 ~ 6763 |          -|          -| 1 ~ 10 |    no    |
        | + Initialize_Buffer_Outer_Loop    |    4|    220|   4 ~ 22  |          -|          -| 1 ~ 10 |    no    |
        |  ++ Initialize_Buffer_Inner_Loop  |    2|     20|          2|          -|          -| 1 ~ 10 |    no    |
        | + Output_Col                      |   15|   6540|  15 ~ 654 |          -|          -| 1 ~ 10 |    no    |
        |  ++ Cal_Outer_Loop                |    6|    420|   6 ~ 42  |          -|          -| 1 ~ 10 |    no    |
        |   +++ Cal_Inner_Loop              |    4|     40|          4|          -|          -| 1 ~ 10 |    no    |
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_18)
3 --> 
	4  / (tmp_i_4)
	6  / (!tmp_i_4)
4 --> 
	5  / (tmp_17_i)
	3  / (!tmp_17_i)
5 --> 
	4  / true
6 --> 
	7  / (tmp_21)
	2  / (!tmp_21)
7 --> 
	12  / (!tmp_i3)
	8  / (tmp_i3)
8 --> 
	9  / (tmp_25_i)
	7  / (!tmp_25_i)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true
12 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_size_col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_col) nounwind"   --->   Operation 13 'read' 'kernel_size_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%col_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col_in) nounwind"   --->   Operation 14 'read' 'col_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_size_row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_row) nounwind"   --->   Operation 15 'read' 'kernel_size_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%row_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row_in) nounwind"   --->   Operation 16 'read' 'row_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buffer = alloca [25 x i32], align 16" [conv2D.c:87]   --->   Operation 17 'alloca' 'buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 1, %row_in_read" [conv2D.c:90]   --->   Operation 18 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_s = sub i32 %tmp, %kernel_size_row_read" [conv2D.c:90]   --->   Operation 19 'sub' 'tmp_s' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_16 = add i32 1, %col_in_read" [conv2D.c:97]   --->   Operation 20 'add' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_17 = sub i32 %tmp_16, %kernel_size_col_read" [conv2D.c:97]   --->   Operation 21 'sub' 'tmp_17' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (2.47ns)   --->   "%tmp_i = icmp sgt i32 %kernel_size_col_read, 0"   --->   Operation 22 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i32 %kernel_size_col_read to i31"   --->   Operation 23 'trunc' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.73ns)   --->   "%smax_i = select i1 %tmp_i, i31 %tmp_20, i31 0"   --->   Operation 24 'select' 'smax_i' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%smax_cast_i = zext i31 %smax_i to i32"   --->   Operation 25 'zext' 'smax_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %0" [conv2D.c:90]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%index_row_out_assign = phi i31 [ 0, %newFuncRoot ], [ %index_row_out, %1 ]"   --->   Operation 27 'phi' 'index_row_out_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i38 [ 0, %newFuncRoot ], [ %next_mul4, %1 ]"   --->   Operation 28 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i38 %phi_mul3 to i15"   --->   Operation 29 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.79ns)   --->   "%next_mul4 = add i38 100, %phi_mul3"   --->   Operation 30 'add' 'next_mul4' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%index_row_out_cast = zext i31 %index_row_out_assign to i32" [conv2D.c:90]   --->   Operation 31 'zext' 'index_row_out_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.47ns)   --->   "%tmp_18 = icmp slt i32 %index_row_out_cast, %tmp_s" [conv2D.c:90]   --->   Operation 32 'icmp' 'tmp_18' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.52ns)   --->   "%index_row_out = add i31 1, %index_row_out_assign" [conv2D.c:90]   --->   Operation 33 'add' 'index_row_out' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %2, label %.exitStub" [conv2D.c:90]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [conv2D.c:90]   --->   Operation 35 'specloopname' <Predicate = (tmp_18)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7) nounwind" [conv2D.c:90]   --->   Operation 36 'specregionbegin' 'tmp_19' <Predicate = (tmp_18)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:91]   --->   Operation 37 'speclooptripcount' <Predicate = (tmp_18)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %3" [conv2D.c:15->conv2D.c:94]   --->   Operation 38 'br' <Predicate = (tmp_18)> <Delay = 1.76>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 39 'ret' <Predicate = (!tmp_18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.32>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i_buffer_i = phi i32 [ 0, %2 ], [ %i_buffer, %7 ]"   --->   Operation 40 'phi' 'i_buffer_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%ik_row_i = phi i31 [ 0, %2 ], [ %ik_row, %7 ]"   --->   Operation 41 'phi' 'ik_row_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%ik_row_cast_i = zext i31 %ik_row_i to i32" [conv2D.c:15->conv2D.c:94]   --->   Operation 42 'zext' 'ik_row_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.47ns)   --->   "%tmp_i_4 = icmp slt i32 %ik_row_cast_i, %kernel_size_row_read" [conv2D.c:15->conv2D.c:94]   --->   Operation 43 'icmp' 'tmp_i_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.52ns)   --->   "%ik_row = add i31 %ik_row_i, 1" [conv2D.c:15->conv2D.c:94]   --->   Operation 44 'add' 'ik_row' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_i_4, label %4, label %initializeBuffer.exit.preheader" [conv2D.c:15->conv2D.c:94]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str) nounwind" [conv2D.c:15->conv2D.c:94]   --->   Operation 46 'specloopname' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_21_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str) nounwind" [conv2D.c:15->conv2D.c:94]   --->   Operation 47 'specregionbegin' 'tmp_21_i' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:16->conv2D.c:94]   --->   Operation 48 'speclooptripcount' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.55ns)   --->   "%i_buffer = add i32 %i_buffer_i, %smax_cast_i" [conv2D.c:20->conv2D.c:94]   --->   Operation 49 'add' 'i_buffer' <Predicate = (tmp_i_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i31 %index_row_out_assign to i15" [conv2D.c:20->conv2D.c:94]   --->   Operation 50 'trunc' 'tmp_25' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i31 %ik_row_i to i15" [conv2D.c:20->conv2D.c:94]   --->   Operation 51 'trunc' 'tmp_27' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.94ns)   --->   "%tmp_30 = add i15 %tmp_27, %tmp_25" [conv2D.c:20->conv2D.c:94]   --->   Operation 52 'add' 'tmp_30' <Predicate = (tmp_i_4)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_24 = mul i15 100, %tmp_30" [conv2D.c:20->conv2D.c:94]   --->   Operation 53 'mul' 'tmp_24' <Predicate = (tmp_i_4)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (1.76ns)   --->   "br label %5" [conv2D.c:18->conv2D.c:94]   --->   Operation 54 'br' <Predicate = (tmp_i_4)> <Delay = 1.76>
ST_3 : Operation 55 [1/1] (1.76ns)   --->   "br label %initializeBuffer.exit" [conv2D.c:97]   --->   Operation 55 'br' <Predicate = (!tmp_i_4)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%i_buffer_1_i = phi i32 [ %i_buffer_i, %4 ], [ %tmp_19_i, %6 ]" [conv2D.c:20->conv2D.c:94]   --->   Operation 56 'phi' 'i_buffer_1_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%ik_col_i = phi i31 [ 0, %4 ], [ %ik_col, %6 ]"   --->   Operation 57 'phi' 'ik_col_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%ik_col_cast_i = zext i31 %ik_col_i to i32" [conv2D.c:18->conv2D.c:94]   --->   Operation 58 'zext' 'ik_col_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.47ns)   --->   "%tmp_17_i = icmp slt i32 %ik_col_cast_i, %kernel_size_col_read" [conv2D.c:18->conv2D.c:94]   --->   Operation 59 'icmp' 'tmp_17_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (2.52ns)   --->   "%ik_col = add i31 %ik_col_i, 1" [conv2D.c:18->conv2D.c:94]   --->   Operation 60 'add' 'ik_col' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_17_i, label %6, label %7" [conv2D.c:18->conv2D.c:94]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i31 %ik_col_i to i15" [conv2D.c:20->conv2D.c:94]   --->   Operation 62 'trunc' 'tmp_31' <Predicate = (tmp_17_i)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.94ns)   --->   "%tmp_26 = add i15 %tmp_24, %tmp_31" [conv2D.c:20->conv2D.c:94]   --->   Operation 63 'add' 'tmp_26' <Predicate = (tmp_17_i)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i15 %tmp_26 to i64" [conv2D.c:20->conv2D.c:94]   --->   Operation 64 'sext' 'tmp_26_cast' <Predicate = (tmp_17_i)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr [10000 x i32]* %in_data, i64 0, i64 %tmp_26_cast" [conv2D.c:20->conv2D.c:94]   --->   Operation 65 'getelementptr' 'in_data_addr' <Predicate = (tmp_17_i)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%in_data_load = load i32* %in_data_addr, align 4" [conv2D.c:20->conv2D.c:94]   --->   Operation 66 'load' 'in_data_load' <Predicate = (tmp_17_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str, i32 %tmp_21_i) nounwind" [conv2D.c:22->conv2D.c:94]   --->   Operation 67 'specregionend' 'empty_6' <Predicate = (!tmp_17_i)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %3" [conv2D.c:15->conv2D.c:94]   --->   Operation 68 'br' <Predicate = (!tmp_17_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str2) nounwind" [conv2D.c:18->conv2D.c:94]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_22_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str2) nounwind" [conv2D.c:18->conv2D.c:94]   --->   Operation 70 'specregionbegin' 'tmp_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:19->conv2D.c:94]   --->   Operation 71 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (3.25ns)   --->   "%in_data_load = load i32* %in_data_addr, align 4" [conv2D.c:20->conv2D.c:94]   --->   Operation 72 'load' 'in_data_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 73 [1/1] (2.55ns)   --->   "%tmp_19_i = add nsw i32 1, %i_buffer_1_i" [conv2D.c:20->conv2D.c:94]   --->   Operation 73 'add' 'tmp_19_i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_20_i = sext i32 %i_buffer_1_i to i64" [conv2D.c:20->conv2D.c:94]   --->   Operation 74 'sext' 'tmp_20_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [25 x i32]* %buffer, i64 0, i64 %tmp_20_i" [conv2D.c:20->conv2D.c:94]   --->   Operation 75 'getelementptr' 'buffer_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.32ns)   --->   "store i32 %in_data_load, i32* %buffer_addr, align 4" [conv2D.c:20->conv2D.c:94]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str2, i32 %tmp_22_i) nounwind" [conv2D.c:21->conv2D.c:94]   --->   Operation 77 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %5" [conv2D.c:18->conv2D.c:94]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.45>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%index_col_out = phi i31 [ %index_col_out_1, %calculateConvolution.exit ], [ 0, %initializeBuffer.exit.preheader ]"   --->   Operation 79 'phi' 'index_col_out' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%index_col_out_cast = zext i31 %index_col_out to i32" [conv2D.c:97]   --->   Operation 80 'zext' 'index_col_out_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.47ns)   --->   "%tmp_21 = icmp slt i32 %index_col_out_cast, %tmp_17" [conv2D.c:97]   --->   Operation 81 'icmp' 'tmp_21' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.52ns)   --->   "%index_col_out_1 = add i31 %index_col_out, 1" [conv2D.c:97]   --->   Operation 82 'add' 'index_col_out_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %8, label %1" [conv2D.c:97]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [conv2D.c:97]   --->   Operation 84 'specloopname' <Predicate = (tmp_21)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8) nounwind" [conv2D.c:97]   --->   Operation 85 'specregionbegin' 'tmp_22' <Predicate = (tmp_21)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.c:98]   --->   Operation 86 'specpipeline' <Predicate = (tmp_21)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:98]   --->   Operation 87 'speclooptripcount' <Predicate = (tmp_21)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.76ns)   --->   "br label %9" [conv2D.c:36->conv2D.c:101]   --->   Operation 88 'br' <Predicate = (tmp_21)> <Delay = 1.76>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_19) nounwind" [conv2D.c:109]   --->   Operation 89 'specregionend' 'empty' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %0" [conv2D.c:90]   --->   Operation 90 'br' <Predicate = (!tmp_21)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 5.19>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%sum = phi i32 [ 0, %8 ], [ %sum_1_i, %13 ]" [conv2D.c:41->conv2D.c:101]   --->   Operation 91 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%ik_row_i1 = phi i31 [ 0, %8 ], [ %ik_row_2, %13 ]"   --->   Operation 92 'phi' 'ik_row_i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %8 ], [ %next_mul, %13 ]"   --->   Operation 93 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i38 [ 0, %8 ], [ %next_mul2, %13 ]"   --->   Operation 94 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i38 %phi_mul1 to i11"   --->   Operation 95 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.79ns)   --->   "%next_mul2 = add i38 100, %phi_mul1"   --->   Operation 96 'add' 'next_mul2' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %kernel_size_col_read"   --->   Operation 97 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%ik_row_cast_i2 = zext i31 %ik_row_i1 to i32" [conv2D.c:36->conv2D.c:101]   --->   Operation 98 'zext' 'ik_row_cast_i2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (2.47ns)   --->   "%tmp_i3 = icmp slt i32 %ik_row_cast_i2, %kernel_size_row_read" [conv2D.c:36->conv2D.c:101]   --->   Operation 99 'icmp' 'tmp_i3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (2.52ns)   --->   "%ik_row_2 = add i31 1, %ik_row_i1" [conv2D.c:36->conv2D.c:101]   --->   Operation 100 'add' 'ik_row_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_i3, label %10, label %calculateConvolution.exit" [conv2D.c:36->conv2D.c:101]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [conv2D.c:36->conv2D.c:101]   --->   Operation 102 'specloopname' <Predicate = (tmp_i3)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_23_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3) nounwind" [conv2D.c:36->conv2D.c:101]   --->   Operation 103 'specregionbegin' 'tmp_23_i' <Predicate = (tmp_i3)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:37->conv2D.c:101]   --->   Operation 104 'speclooptripcount' <Predicate = (tmp_i3)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.76ns)   --->   "br label %11" [conv2D.c:39->conv2D.c:101]   --->   Operation 105 'br' <Predicate = (tmp_i3)> <Delay = 1.76>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i31 %index_col_out to i15" [conv2D.c:104]   --->   Operation 106 'trunc' 'tmp_33' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.94ns)   --->   "%tmp_28 = add i15 %tmp_23, %tmp_33" [conv2D.c:104]   --->   Operation 107 'add' 'tmp_28' <Predicate = (!tmp_i3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i15 %tmp_28 to i64" [conv2D.c:104]   --->   Operation 108 'zext' 'tmp_28_cast' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%out_data_addr = getelementptr [10000 x i32]* %out_data, i64 0, i64 %tmp_28_cast" [conv2D.c:104]   --->   Operation 109 'getelementptr' 'out_data_addr' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (3.25ns)   --->   "store i32 %sum, i32* %out_data_addr, align 4" [conv2D.c:104]   --->   Operation 110 'store' <Predicate = (!tmp_i3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 111 [2/2] (5.02ns)   --->   "call fastcc void @updateBuffer([25 x i32]* %buffer, [10000 x i32]* %in_data, i31 %index_row_out_assign, i31 %index_col_out, i32 %kernel_size_row_read, i32 %kernel_size_col_read, i32 %col_in_read) nounwind" [conv2D.c:107]   --->   Operation 111 'call' <Predicate = (!tmp_i3)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 4.89>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%sum_1_i = phi i32 [ %sum, %10 ], [ %sum_1, %12 ]"   --->   Operation 112 'phi' 'sum_1_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%ik_col_i5 = phi i31 [ 0, %10 ], [ %ik_col_2, %12 ]"   --->   Operation 113 'phi' 'ik_col_i5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%ik_col_cast_i6 = zext i31 %ik_col_i5 to i32" [conv2D.c:39->conv2D.c:101]   --->   Operation 114 'zext' 'ik_col_cast_i6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (2.47ns)   --->   "%tmp_25_i = icmp slt i32 %ik_col_cast_i6, %kernel_size_col_read" [conv2D.c:39->conv2D.c:101]   --->   Operation 115 'icmp' 'tmp_25_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (2.52ns)   --->   "%ik_col_2 = add i31 %ik_col_i5, 1" [conv2D.c:39->conv2D.c:101]   --->   Operation 116 'add' 'ik_col_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %tmp_25_i, label %12, label %13" [conv2D.c:39->conv2D.c:101]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (2.55ns)   --->   "%tmp_27_i = add nsw i32 %ik_col_cast_i6, %phi_mul" [conv2D.c:41->conv2D.c:101]   --->   Operation 118 'add' 'tmp_27_i' <Predicate = (tmp_25_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_28_i = sext i32 %tmp_27_i to i64" [conv2D.c:41->conv2D.c:101]   --->   Operation 119 'sext' 'tmp_28_i' <Predicate = (tmp_25_i)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%buffer_addr_3 = getelementptr [25 x i32]* %buffer, i64 0, i64 %tmp_28_i" [conv2D.c:41->conv2D.c:101]   --->   Operation 120 'getelementptr' 'buffer_addr_3' <Predicate = (tmp_25_i)> <Delay = 0.00>
ST_8 : Operation 121 [2/2] (2.32ns)   --->   "%buffer_load = load i32* %buffer_addr_3, align 4" [conv2D.c:41->conv2D.c:101]   --->   Operation 121 'load' 'buffer_load' <Predicate = (tmp_25_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i31 %ik_col_i5 to i11" [conv2D.c:41->conv2D.c:101]   --->   Operation 122 'trunc' 'tmp_34' <Predicate = (tmp_25_i)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.63ns)   --->   "%tmp_29 = add i11 %tmp_32, %tmp_34" [conv2D.c:41->conv2D.c:101]   --->   Operation 123 'add' 'tmp_29' <Predicate = (tmp_25_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i11 %tmp_29 to i64" [conv2D.c:41->conv2D.c:101]   --->   Operation 124 'zext' 'tmp_29_cast' <Predicate = (tmp_25_i)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [1000 x i32]* %kernel, i64 0, i64 %tmp_29_cast" [conv2D.c:41->conv2D.c:101]   --->   Operation 125 'getelementptr' 'kernel_addr' <Predicate = (tmp_25_i)> <Delay = 0.00>
ST_8 : Operation 126 [2/2] (3.25ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:41->conv2D.c:101]   --->   Operation 126 'load' 'kernel_load' <Predicate = (tmp_25_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_23_i) nounwind" [conv2D.c:43->conv2D.c:101]   --->   Operation 127 'specregionend' 'empty_8' <Predicate = (!tmp_25_i)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "br label %9" [conv2D.c:36->conv2D.c:101]   --->   Operation 128 'br' <Predicate = (!tmp_25_i)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 129 [1/2] (2.32ns)   --->   "%buffer_load = load i32* %buffer_addr_3, align 4" [conv2D.c:41->conv2D.c:101]   --->   Operation 129 'load' 'buffer_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 130 [1/2] (3.25ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:41->conv2D.c:101]   --->   Operation 130 'load' 'kernel_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 10 <SV = 7> <Delay = 8.51>
ST_10 : Operation 131 [1/1] (8.51ns)   --->   "%tmp_30_i = mul nsw i32 %kernel_load, %buffer_load" [conv2D.c:41->conv2D.c:101]   --->   Operation 131 'mul' 'tmp_30_i' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 2.55>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [conv2D.c:39->conv2D.c:101]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_26_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4) nounwind" [conv2D.c:39->conv2D.c:101]   --->   Operation 133 'specregionbegin' 'tmp_26_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:40->conv2D.c:101]   --->   Operation 134 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (2.55ns)   --->   "%sum_1 = add nsw i32 %sum_1_i, %tmp_30_i" [conv2D.c:41->conv2D.c:101]   --->   Operation 135 'add' 'sum_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_26_i) nounwind" [conv2D.c:42->conv2D.c:101]   --->   Operation 136 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "br label %11" [conv2D.c:39->conv2D.c:101]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 138 [1/2] (0.00ns)   --->   "call fastcc void @updateBuffer([25 x i32]* %buffer, [10000 x i32]* %in_data, i31 %index_row_out_assign, i31 %index_col_out, i32 %kernel_size_row_read, i32 %kernel_size_col_read, i32 %col_in_read) nounwind" [conv2D.c:107]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_22) nounwind" [conv2D.c:108]   --->   Operation 139 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "br label %initializeBuffer.exit" [conv2D.c:97]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.37ns
The critical path consists of the following:
	wire read on port 'kernel_size_col' [8]  (0 ns)
	'sub' operation ('tmp_17', conv2D.c:97) [16]  (4.37 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_18', conv2D.c:90) [28]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 8.32ns
The critical path consists of the following:
	'phi' operation ('ik_row') with incoming values : ('ik_row', conv2D.c:15->conv2D.c:94) [38]  (0 ns)
	'add' operation ('tmp_30', conv2D.c:20->conv2D.c:94) [50]  (1.94 ns)
	'mul' operation of DSP[51] ('tmp_24', conv2D.c:20->conv2D.c:94) [51]  (6.38 ns)

 <State 4>: 5.2ns
The critical path consists of the following:
	'phi' operation ('ik_col') with incoming values : ('ik_col', conv2D.c:18->conv2D.c:94) [55]  (0 ns)
	'add' operation ('tmp_26', conv2D.c:20->conv2D.c:94) [65]  (1.94 ns)
	'getelementptr' operation ('in_data_addr', conv2D.c:20->conv2D.c:94) [67]  (0 ns)
	'load' operation ('in_data_load', conv2D.c:20->conv2D.c:94) on array 'in_data' [68]  (3.25 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('in_data_load', conv2D.c:20->conv2D.c:94) on array 'in_data' [68]  (3.25 ns)
	'store' operation (conv2D.c:20->conv2D.c:94) of variable 'in_data_load', conv2D.c:20->conv2D.c:94 on array 'buffer', conv2D.c:87 [72]  (2.32 ns)

 <State 6>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_21', conv2D.c:97) [83]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 7>: 5.2ns
The critical path consists of the following:
	'add' operation ('tmp_28', conv2D.c:104) [138]  (1.94 ns)
	'getelementptr' operation ('out_data_addr', conv2D.c:104) [140]  (0 ns)
	'store' operation (conv2D.c:104) of variable 'sum', conv2D.c:41->conv2D.c:101 on array 'out_data' [141]  (3.25 ns)

 <State 8>: 4.89ns
The critical path consists of the following:
	'phi' operation ('ik_col') with incoming values : ('ik_col', conv2D.c:39->conv2D.c:101) [111]  (0 ns)
	'add' operation ('tmp_29', conv2D.c:41->conv2D.c:101) [125]  (1.64 ns)
	'getelementptr' operation ('kernel_addr', conv2D.c:41->conv2D.c:101) [127]  (0 ns)
	'load' operation ('kernel_load', conv2D.c:41->conv2D.c:101) on array 'kernel' [128]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('kernel_load', conv2D.c:41->conv2D.c:101) on array 'kernel' [128]  (3.25 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_30_i', conv2D.c:41->conv2D.c:101) [129]  (8.51 ns)

 <State 11>: 2.55ns
The critical path consists of the following:
	'add' operation ('sum', conv2D.c:41->conv2D.c:101) [130]  (2.55 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
