// Seed: 11392362
module module_0 (
    input wire id_0,
    input wor id_1,
    input wor id_2,
    output tri id_3,
    input tri0 id_4,
    input wire id_5,
    output wand id_6,
    output wand id_7,
    input wire id_8,
    input wire id_9,
    input wand id_10,
    input tri0 id_11,
    input uwire id_12,
    input supply0 id_13,
    output tri id_14,
    input supply1 id_15
);
  assign id_14 = 1'b0;
  assign id_6 = id_2 ? -1 : id_7++;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd79
) (
    input  wand  id_0,
    output tri1  id_1,
    input  tri1  _id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  uwire id_5
);
  assign id_1 = id_3;
  logic [1 : id_2] id_7;
  assign id_1 = id_3;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_5,
      id_1,
      id_4,
      id_5,
      id_1,
      id_1,
      id_4,
      id_4,
      id_0,
      id_0,
      id_4,
      id_4,
      id_1,
      id_3
  );
  assign id_7[1] = 1;
endmodule
