

================================================================
== Vivado HLS Report for 'intrusion_detection'
================================================================
* Date:           Mon Dec 29 10:56:41 2025

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Exam_Project_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   91|   91|   91|   91|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- intrusion_detection_label0  |   89|   89|        18|          9|          1|     9|    yes   |
        +------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    470|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      4|    439|    303|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    142|
|Register         |        -|      -|    351|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      4|    790|    915|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      5|      2|      5|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |               Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |intrusion_detectibkb_U1               |intrusion_detectibkb                |        0|      4|  215|    1|
    |intrusion_detection_AXILiteS_s_axi_U  |intrusion_detection_AXILiteS_s_axi  |        2|      0|  224|  302|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                 |                                    |        2|      4|  439|  303|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_194_p2            |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_216_p2            |     +    |      0|  0|  13|           4|           1|
    |sum_2_8_fu_366_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp1_fu_305_p2           |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_346_p2           |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_352_p2           |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_357_p2           |     +    |      0|  0|  32|          32|          32|
    |tmp_10_fu_311_p2         |     +    |      0|  0|  15|           8|           3|
    |tmp_11_fu_321_p2         |     +    |      0|  0|  15|           8|           3|
    |tmp_12_fu_331_p2         |     +    |      0|  0|  15|           8|           4|
    |tmp_1_fu_289_p2          |     +    |      0|  0|  15|           8|           3|
    |tmp_4_2_fu_341_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp_4_fu_238_p2          |     +    |      0|  0|  15|           8|           8|
    |tmp_4_s_fu_299_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp_6_fu_249_p2          |     +    |      0|  0|  15|           8|           1|
    |tmp_7_fu_259_p2          |     +    |      0|  0|  15|           8|           2|
    |tmp_8_fu_269_p2          |     +    |      0|  0|  15|           8|           2|
    |tmp_9_fu_279_p2          |     +    |      0|  0|  15|           8|           3|
    |tmp_fu_204_p2            |     +    |      0|  0|  39|          32|          32|
    |exitcond1_fu_210_p2      |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 470|         371|         325|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_179_p4  |   9|          2|    4|          8|
    |camera_data_address0        |  47|         10|    7|         70|
    |i_reg_175                   |   9|          2|    4|          8|
    |sum_reg_163                 |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 142|         31|   49|        165|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |camera_data_load_8_reg_447       |  32|   0|   32|          0|
    |exitcond1_reg_376                |   1|   0|    1|          0|
    |exitcond1_reg_376_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_380                      |   4|   0|    4|          0|
    |i_reg_175                        |   4|   0|    4|          0|
    |reg_186                          |  32|   0|   32|          0|
    |reg_190                          |  32|   0|   32|          0|
    |reg_200                          |  32|   0|   32|          0|
    |sum_reg_163                      |  32|   0|   32|          0|
    |tmp1_reg_427                     |  32|   0|   32|          0|
    |tmp2_reg_452                     |  32|   0|   32|          0|
    |tmp4_reg_457                     |  32|   0|   32|          0|
    |tmp_4_reg_385                    |   8|   0|    8|          0|
    |tmp_5_reg_462                    |  32|   0|   32|          0|
    |tmp_reg_371                      |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 351|   0|  351|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   10|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   10|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS      |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs | intrusion_detection | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | intrusion_detection | return value |
|interrupt               | out |    1| ap_ctrl_hs | intrusion_detection | return value |
+------------------------+-----+-----+------------+---------------------+--------------+

