{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527594699842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527594699846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 13:51:39 2018 " "Processing started: Tue May 29 13:51:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527594699846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594699846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC_TV -c DE1_SoC_TV " "Command: quartus_sta DE1_SoC_TV -c DE1_SoC_TV" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594699846 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1527594700301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701156 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701761 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bg02 " "Entity dcfifo_bg02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527594701866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527594701866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527594701866 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701866 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_TV.sdc " "Reading SDC File: 'DE1_SoC_TV.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701883 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527594701885 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527594701885 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase -109.98 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase -109.98 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527594701885 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 49 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 49 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527594701885 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701885 ""}
{ "Warning" "WSTA_SCC_LOOP" "154 " "Found combinational loop of 154 nodes" { { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~19\|combout " "Node \"u9\|oVGA_G_temp~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~10\|datad " "Node \"u9\|oVGA_R_temp\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~10\|combout " "Node \"u9\|oVGA_R_temp\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[3\]~14\|dataf " "Node \"u9\|oVGA_R_temp\[3\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[3\]~14\|combout " "Node \"u9\|oVGA_R_temp\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~15\|datae " "Node \"u9\|LessThan9~15\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~15\|combout " "Node \"u9\|LessThan9~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~45\|dataa " "Node \"u9\|oVGA_G_temp~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~45\|combout " "Node \"u9\|oVGA_G_temp~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~19\|dataf " "Node \"u9\|oVGA_G_temp~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~1\|datac " "Node \"u9\|LessThan9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~1\|combout " "Node \"u9\|LessThan9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~45\|datad " "Node \"u9\|oVGA_G_temp~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~14\|datad " "Node \"u9\|LessThan9~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~14\|combout " "Node \"u9\|LessThan9~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~45\|datae " "Node \"u9\|oVGA_G_temp~45\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp~40\|datac " "Node \"u9\|oVGA_R_temp~40\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp~40\|combout " "Node \"u9\|oVGA_R_temp~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~45\|dataf " "Node \"u9\|oVGA_G_temp~45\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[3\]~18\|dataf " "Node \"u9\|oVGA_R_temp\[3\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[3\]~18\|combout " "Node \"u9\|oVGA_R_temp\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp~40\|datad " "Node \"u9\|oVGA_R_temp~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[3\]~16\|dataf " "Node \"u9\|oVGA_R_temp\[3\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[3\]~16\|combout " "Node \"u9\|oVGA_R_temp\[3\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp~40\|datae " "Node \"u9\|oVGA_R_temp~40\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~44\|datab " "Node \"u9\|oVGA_G_temp~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~44\|combout " "Node \"u9\|oVGA_G_temp~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~9\|dataf " "Node \"u9\|oVGA_R_temp\[1\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~9\|combout " "Node \"u9\|oVGA_R_temp\[1\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[5\]~50\|datac " "Node \"u9\|oVGA_R_temp\[5\]~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[5\]~50\|combout " "Node \"u9\|oVGA_R_temp\[5\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~15\|datac " "Node \"u9\|LessThan9~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[4\]~49\|datad " "Node \"u9\|oVGA_R_temp\[4\]~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[4\]~49\|combout " "Node \"u9\|oVGA_R_temp\[4\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~15\|dataf " "Node \"u9\|LessThan9~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[8\]~42\|dataf " "Node \"u9\|oVGA_R_temp\[8\]~42\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[8\]~42\|combout " "Node \"u9\|oVGA_R_temp\[8\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~0\|datab " "Node \"u9\|LessThan9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~0\|combout " "Node \"u9\|LessThan9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~45\|datac " "Node \"u9\|oVGA_G_temp~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[9\]~45\|datad " "Node \"u9\|oVGA_R_temp\[9\]~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[9\]~45\|combout " "Node \"u9\|oVGA_R_temp\[9\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~0\|datac " "Node \"u9\|LessThan9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[9\]~44\|datae " "Node \"u9\|oVGA_R_temp\[9\]~44\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[9\]~44\|combout " "Node \"u9\|oVGA_R_temp\[9\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~0\|datae " "Node \"u9\|LessThan9~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[8\]~43\|datad " "Node \"u9\|oVGA_R_temp\[8\]~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[8\]~43\|combout " "Node \"u9\|oVGA_R_temp\[8\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~0\|dataf " "Node \"u9\|LessThan9~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[6\]~46\|datac " "Node \"u9\|oVGA_R_temp\[6\]~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[6\]~46\|combout " "Node \"u9\|oVGA_R_temp\[6\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~1\|datae " "Node \"u9\|LessThan9~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[7\]~47\|datad " "Node \"u9\|oVGA_R_temp\[7\]~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[7\]~47\|combout " "Node \"u9\|oVGA_R_temp\[7\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~1\|dataf " "Node \"u9\|LessThan9~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[2\]~48\|dataf " "Node \"u9\|oVGA_R_temp\[2\]~48\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[2\]~48\|combout " "Node \"u9\|oVGA_R_temp\[2\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~14\|datac " "Node \"u9\|LessThan9~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~41\|datae " "Node \"u9\|oVGA_R_temp\[1\]~41\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~41\|combout " "Node \"u9\|oVGA_R_temp\[1\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[5\]~50\|datab " "Node \"u9\|oVGA_R_temp\[5\]~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[4\]~49\|datab " "Node \"u9\|oVGA_R_temp\[4\]~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[8\]~42\|datae " "Node \"u9\|oVGA_R_temp\[8\]~42\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[9\]~45\|dataa " "Node \"u9\|oVGA_R_temp\[9\]~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[9\]~44\|dataf " "Node \"u9\|oVGA_R_temp\[9\]~44\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[8\]~43\|dataa " "Node \"u9\|oVGA_R_temp\[8\]~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[6\]~46\|datab " "Node \"u9\|oVGA_R_temp\[6\]~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[7\]~47\|datab " "Node \"u9\|oVGA_R_temp\[7\]~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[2\]~48\|datae " "Node \"u9\|oVGA_R_temp\[2\]~48\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~13\|dataf " "Node \"u9\|LessThan9~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~13\|combout " "Node \"u9\|LessThan9~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~14\|dataf " "Node \"u9\|LessThan9~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~5\|datae " "Node \"u9\|oVGA_R_temp\[1\]~5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~5\|combout " "Node \"u9\|oVGA_R_temp\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[5\]~50\|datad " "Node \"u9\|oVGA_R_temp\[5\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[4\]~49\|datac " "Node \"u9\|oVGA_R_temp\[4\]~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[9\]~45\|dataf " "Node \"u9\|oVGA_R_temp\[9\]~45\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~0\|datad " "Node \"u9\|LessThan9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[8\]~43\|dataf " "Node \"u9\|oVGA_R_temp\[8\]~43\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[6\]~46\|datad " "Node \"u9\|oVGA_R_temp\[6\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[7\]~47\|datac " "Node \"u9\|oVGA_R_temp\[7\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~14\|datae " "Node \"u9\|LessThan9~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~13\|datae " "Node \"u9\|LessThan9~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp~40\|dataf " "Node \"u9\|oVGA_R_temp~40\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~46\|datad " "Node \"u9\|oVGA_B_temp~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~46\|combout " "Node \"u9\|oVGA_B_temp~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~47\|dataf " "Node \"u9\|oVGA_B_temp~47\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~47\|combout " "Node \"u9\|oVGA_B_temp~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~2\|dataf " "Node \"u9\|oVGA_G_temp~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~2\|combout " "Node \"u9\|oVGA_G_temp~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~9\|datad " "Node \"u9\|oVGA_G_temp~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~9\|combout " "Node \"u9\|oVGA_G_temp~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~10\|dataf " "Node \"u9\|oVGA_G_temp~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~10\|combout " "Node \"u9\|oVGA_G_temp~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~43\|datae " "Node \"u9\|oVGA_G_temp~43\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~43\|combout " "Node \"u9\|oVGA_G_temp~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~44\|dataf " "Node \"u9\|oVGA_G_temp~44\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~14\|datac " "Node \"u9\|oVGA_G_temp~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~14\|combout " "Node \"u9\|oVGA_G_temp~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~18\|datab " "Node \"u9\|oVGA_G_temp~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~18\|combout " "Node \"u9\|oVGA_G_temp~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~10\|datac " "Node \"u9\|oVGA_R_temp\[1\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~46\|dataf " "Node \"u9\|oVGA_B_temp~46\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~3\|dataf " "Node \"u9\|oVGA_G_temp~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~3\|combout " "Node \"u9\|oVGA_G_temp~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~8\|dataf " "Node \"u9\|oVGA_G_temp~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~8\|combout " "Node \"u9\|oVGA_G_temp~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~9\|dataf " "Node \"u9\|oVGA_G_temp~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp\[2\]~17\|dataf " "Node \"u9\|oVGA_B_temp\[2\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp\[2\]~17\|combout " "Node \"u9\|oVGA_B_temp\[2\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~36\|datad " "Node \"u9\|oVGA_B_temp~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~36\|combout " "Node \"u9\|oVGA_B_temp~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~43\|datac " "Node \"u9\|oVGA_G_temp~43\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~14\|dataa " "Node \"u9\|oVGA_G_temp~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~35\|datac " "Node \"u9\|oVGA_B_temp~35\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~35\|combout " "Node \"u9\|oVGA_B_temp~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~43\|datad " "Node \"u9\|oVGA_G_temp~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~14\|datad " "Node \"u9\|oVGA_G_temp~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~37\|datac " "Node \"u9\|oVGA_B_temp~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~37\|combout " "Node \"u9\|oVGA_B_temp~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~42\|datad " "Node \"u9\|oVGA_G_temp~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~42\|combout " "Node \"u9\|oVGA_G_temp~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~43\|dataa " "Node \"u9\|oVGA_G_temp~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~14\|datae " "Node \"u9\|oVGA_G_temp~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~34\|datad " "Node \"u9\|oVGA_B_temp~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~34\|combout " "Node \"u9\|oVGA_B_temp~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~42\|dataf " "Node \"u9\|oVGA_G_temp~42\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~14\|dataf " "Node \"u9\|oVGA_G_temp~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp\[3\]~31\|dataf " "Node \"u9\|oVGA_B_temp\[3\]~31\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp\[3\]~31\|combout " "Node \"u9\|oVGA_B_temp\[3\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~16\|datac " "Node \"u9\|oVGA_G_temp~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~16\|combout " "Node \"u9\|oVGA_G_temp~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~44\|datac " "Node \"u9\|oVGA_G_temp~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~18\|datac " "Node \"u9\|oVGA_G_temp~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~17\|datad " "Node \"u9\|oVGA_G_temp~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~17\|combout " "Node \"u9\|oVGA_G_temp~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~44\|datad " "Node \"u9\|oVGA_G_temp~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~18\|datad " "Node \"u9\|oVGA_G_temp~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~1\|datad " "Node \"u9\|oVGA_G_temp~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~1\|combout " "Node \"u9\|oVGA_G_temp~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~43\|dataf " "Node \"u9\|oVGA_G_temp~43\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~18\|datae " "Node \"u9\|oVGA_G_temp~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~15\|datac " "Node \"u9\|oVGA_G_temp~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~15\|combout " "Node \"u9\|oVGA_G_temp~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~43\|datab " "Node \"u9\|oVGA_G_temp~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~18\|dataf " "Node \"u9\|oVGA_G_temp~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~3\|dataf " "Node \"u9\|oVGA_R_temp\[1\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~3\|combout " "Node \"u9\|oVGA_R_temp\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~4\|dataf " "Node \"u9\|oVGA_R_temp\[1\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~4\|combout " "Node \"u9\|oVGA_R_temp\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~9\|datae " "Node \"u9\|oVGA_R_temp\[1\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~41\|dataf " "Node \"u9\|oVGA_R_temp\[1\]~41\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~10\|dataf " "Node \"u9\|oVGA_R_temp\[1\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~5\|dataf " "Node \"u9\|oVGA_R_temp\[1\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527594701892 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/Projekt_finall/DE1_SoC_TV/v/VGA_Ctrl.v" 87 -1 0 } } { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/Projekt_finall/DE1_SoC_TV/v/VGA_Ctrl.v" 203 -1 0 } } { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/Projekt_finall/DE1_SoC_TV/v/VGA_Ctrl.v" 225 -1 0 } } { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/Projekt_finall/DE1_SoC_TV/v/VGA_Ctrl.v" 86 -1 0 } } { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/Projekt_finall/DE1_SoC_TV/v/VGA_Ctrl.v" 88 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701892 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "154 " "Design contains combinational loop of 154 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701895 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|PAL TD_HS " "Register TD_Detect:u2\|PAL is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594701899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701899 "|DE1_SoC_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[0\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[0\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594701899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701899 "|DE1_SoC_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594701900 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701900 "|DE1_SoC_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CHOSE_FILTR:ch\|iBlue_temp\[8\] SW\[1\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[8\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594701900 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701900 "|DE1_SoC_TV|SW[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594701900 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701900 "|DE1_SoC_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594701903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594701903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594701903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594701903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594701903 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701903 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701909 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527594701910 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701910 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1527594701911 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527594701931 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527594701971 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.580 " "Worst-case setup slack is -6.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.580            -543.013 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.580            -543.013 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.326               0.000 clock_27_1  " "    5.326               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.466               0.000 clock_50_0  " "   14.466               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.961               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   41.961               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.224 " "Worst-case hold slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.224               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.321               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 clock_27_1  " "    0.361               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 clock_50_0  " "    0.375               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.463 " "Worst-case recovery slack is -6.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.463           -2480.817 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.463           -2480.817 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.877             -93.974 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.877             -93.974 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.140               0.000 clock_27_1  " "    5.140               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.606 " "Worst-case removal slack is 0.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 clock_27_1  " "    0.606               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.570               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.570               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.736               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.736               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594701999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594701999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.450 " "Worst-case minimum pulse width slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594702003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594702003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594702003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.825               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.825               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594702003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.725               0.000 clock_50_0  " "    8.725               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594702003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.695               0.000 clock_27_1  " "   13.695               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594702003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.355               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   21.355               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594702003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594702003 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594702004 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 108 synchronizer chains. " "Report Metastability: Found 108 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594702026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594702026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 108 " "Number of Synchronizer Chains Found: 108" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594702026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594702026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594702026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.147 ns " "Worst Case Available Settling Time: 6.147 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594702026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594702026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594702026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594702026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594702026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594702026 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594702026 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527594702032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594702072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704328 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|PAL TD_HS " "Register TD_Detect:u2\|PAL is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594704528 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704528 "|DE1_SoC_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[0\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[0\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594704529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704529 "|DE1_SoC_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594704529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704529 "|DE1_SoC_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CHOSE_FILTR:ch\|iBlue_temp\[8\] SW\[1\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[8\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594704529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704529 "|DE1_SoC_TV|SW[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594704529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704529 "|DE1_SoC_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594704532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594704532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594704532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594704532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594704532 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704532 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704533 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527594704534 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704534 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527594704555 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.500 " "Worst-case setup slack is -6.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.500            -529.239 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.500            -529.239 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.532               0.000 clock_27_1  " "    5.532               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.545               0.000 clock_50_0  " "   14.545               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.011               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   42.011               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.208 " "Worst-case hold slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 clock_27_1  " "    0.208               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.212               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.303               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 clock_50_0  " "    0.375               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.221 " "Worst-case recovery slack is -6.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.221           -2395.160 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.221           -2395.160 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.664             -90.572 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.664             -90.572 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.184               0.000 clock_27_1  " "    5.184               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.514 " "Worst-case removal slack is 0.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 clock_27_1  " "    0.514               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.362               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.362               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.600               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.600               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.450 " "Worst-case minimum pulse width slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.803               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.803               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.704               0.000 clock_50_0  " "    8.704               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.639               0.000 clock_27_1  " "   13.639               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.309               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   21.309               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594704585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704585 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704585 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 108 synchronizer chains. " "Report Metastability: Found 108 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594704601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594704601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 108 " "Number of Synchronizer Chains Found: 108" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594704601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594704601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594704601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.170 ns " "Worst Case Available Settling Time: 6.170 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594704601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594704601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594704601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594704601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594704601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594704601 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704601 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527594704608 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594704778 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594706849 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|PAL TD_HS " "Register TD_Detect:u2\|PAL is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594707049 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707049 "|DE1_SoC_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[0\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[0\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594707049 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707049 "|DE1_SoC_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594707050 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707050 "|DE1_SoC_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CHOSE_FILTR:ch\|iBlue_temp\[8\] SW\[1\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[8\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594707050 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707050 "|DE1_SoC_TV|SW[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594707050 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707050 "|DE1_SoC_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594707053 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594707053 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594707053 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594707053 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594707053 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707053 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707054 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527594707055 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527594707060 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.108 " "Worst-case setup slack is -4.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.108            -338.137 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.108            -338.137 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.944               0.000 clock_27_1  " "    6.944               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.433               0.000 clock_50_0  " "   16.433               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.879               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   42.879               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.132 " "Worst-case hold slack is 0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.132               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clock_27_1  " "    0.180               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.188               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 clock_50_0  " "    0.203               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.121 " "Worst-case recovery slack is -4.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.121           -1586.580 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.121           -1586.580 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.875             -61.980 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.875             -61.980 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.484               0.000 clock_27_1  " "    6.484               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.300 " "Worst-case removal slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clock_27_1  " "    0.300               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.956               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.956               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.136               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.450 " "Worst-case minimum pulse width slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.931               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.931               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.698               0.000 clock_50_0  " "    8.698               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.476               0.000 clock_27_1  " "   13.476               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.600               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   21.600               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707090 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707091 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 108 synchronizer chains. " "Report Metastability: Found 108 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 108 " "Number of Synchronizer Chains Found: 108" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.860 ns " "Worst Case Available Settling Time: 6.860 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707108 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707108 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527594707114 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|PAL TD_HS " "Register TD_Detect:u2\|PAL is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594707381 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707381 "|DE1_SoC_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[0\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[0\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594707381 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707381 "|DE1_SoC_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594707381 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707381 "|DE1_SoC_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CHOSE_FILTR:ch\|iBlue_temp\[8\] SW\[1\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[8\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594707381 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707381 "|DE1_SoC_TV|SW[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527594707381 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707381 "|DE1_SoC_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594707384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594707384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594707384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594707384 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527594707384 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707385 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527594707386 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707386 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527594707392 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.788 " "Worst-case setup slack is -3.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.788            -310.857 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.788            -310.857 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.240               0.000 clock_27_1  " "    7.240               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.775               0.000 clock_50_0  " "   16.775               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.964               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   42.964               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.120               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.169               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clock_27_1  " "    0.172               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clock_50_0  " "    0.190               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.758 " "Worst-case recovery slack is -3.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.758           -1444.620 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.758           -1444.620 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.512             -56.170 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.512             -56.170 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.726               0.000 clock_27_1  " "    6.726               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.168 " "Worst-case removal slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clock_27_1  " "    0.168               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.696               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.696               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.929               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.450 " "Worst-case minimum pulse width slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.450               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.932               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.932               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.671               0.000 clock_50_0  " "    8.671               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.431               0.000 clock_27_1  " "   13.431               0.000 clock_27_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.587               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   21.587               0.000 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527594707431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707431 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707431 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 108 synchronizer chains. " "Report Metastability: Found 108 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 108 " "Number of Synchronizer Chains Found: 108" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.944 ns " "Worst Case Available Settling Time: 6.944 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707447 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527594707447 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594707447 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594710232 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594710242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 194 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 194 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1416 " "Peak virtual memory: 1416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527594710391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 13:51:50 2018 " "Processing ended: Tue May 29 13:51:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527594710391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527594710391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527594710391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527594710391 ""}
