    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Pin_1__0__MASK EQU 0x40
Pin_1__0__PC EQU CYREG_PRT12_PC6
Pin_1__0__PORT EQU 12
Pin_1__0__SHIFT EQU 6
Pin_1__AG EQU CYREG_PRT12_AG
Pin_1__BIE EQU CYREG_PRT12_BIE
Pin_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_1__BYP EQU CYREG_PRT12_BYP
Pin_1__DM0 EQU CYREG_PRT12_DM0
Pin_1__DM1 EQU CYREG_PRT12_DM1
Pin_1__DM2 EQU CYREG_PRT12_DM2
Pin_1__DR EQU CYREG_PRT12_DR
Pin_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_1__MASK EQU 0x40
Pin_1__PORT EQU 12
Pin_1__PRT EQU CYREG_PRT12_PRT
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_1__PS EQU CYREG_PRT12_PS
Pin_1__SHIFT EQU 6
Pin_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_1__SLW EQU CYREG_PRT12_SLW

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Pin_2__0__MASK EQU 0x80
Pin_2__0__PC EQU CYREG_PRT12_PC7
Pin_2__0__PORT EQU 12
Pin_2__0__SHIFT EQU 7
Pin_2__AG EQU CYREG_PRT12_AG
Pin_2__BIE EQU CYREG_PRT12_BIE
Pin_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_2__BYP EQU CYREG_PRT12_BYP
Pin_2__DM0 EQU CYREG_PRT12_DM0
Pin_2__DM1 EQU CYREG_PRT12_DM1
Pin_2__DM2 EQU CYREG_PRT12_DM2
Pin_2__DR EQU CYREG_PRT12_DR
Pin_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_2__MASK EQU 0x80
Pin_2__PORT EQU 12
Pin_2__PRT EQU CYREG_PRT12_PRT
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_2__PS EQU CYREG_PRT12_PS
Pin_2__SHIFT EQU 7
Pin_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_2__SLW EQU CYREG_PRT12_SLW

; UART_1_BUART
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__2__MASK EQU 0x04
UART_1_BUART_sCR_SyncCtl_CtrlReg__2__POS EQU 2
UART_1_BUART_sCR_SyncCtl_CtrlReg__3__MASK EQU 0x08
UART_1_BUART_sCR_SyncCtl_CtrlReg__3__POS EQU 3
UART_1_BUART_sCR_SyncCtl_CtrlReg__4__MASK EQU 0x10
UART_1_BUART_sCR_SyncCtl_CtrlReg__4__POS EQU 4
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK EQU 0x1C
UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxSts__2__MASK EQU 0x04
UART_1_BUART_sRX_RxSts__2__POS EQU 2
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x3C
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x00
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x01
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x01

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; sensor_1
sensor_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
sensor_1__0__MASK EQU 0x01
sensor_1__0__PC EQU CYREG_PRT0_PC0
sensor_1__0__PORT EQU 0
sensor_1__0__SHIFT EQU 0
sensor_1__AG EQU CYREG_PRT0_AG
sensor_1__AMUX EQU CYREG_PRT0_AMUX
sensor_1__BIE EQU CYREG_PRT0_BIE
sensor_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sensor_1__BYP EQU CYREG_PRT0_BYP
sensor_1__CTL EQU CYREG_PRT0_CTL
sensor_1__DM0 EQU CYREG_PRT0_DM0
sensor_1__DM1 EQU CYREG_PRT0_DM1
sensor_1__DM2 EQU CYREG_PRT0_DM2
sensor_1__DR EQU CYREG_PRT0_DR
sensor_1__INP_DIS EQU CYREG_PRT0_INP_DIS
sensor_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sensor_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sensor_1__LCD_EN EQU CYREG_PRT0_LCD_EN
sensor_1__MASK EQU 0x01
sensor_1__PORT EQU 0
sensor_1__PRT EQU CYREG_PRT0_PRT
sensor_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sensor_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sensor_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sensor_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sensor_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sensor_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sensor_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sensor_1__PS EQU CYREG_PRT0_PS
sensor_1__SHIFT EQU 0
sensor_1__SLW EQU CYREG_PRT0_SLW

; sensor_2
sensor_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
sensor_2__0__MASK EQU 0x02
sensor_2__0__PC EQU CYREG_PRT0_PC1
sensor_2__0__PORT EQU 0
sensor_2__0__SHIFT EQU 1
sensor_2__AG EQU CYREG_PRT0_AG
sensor_2__AMUX EQU CYREG_PRT0_AMUX
sensor_2__BIE EQU CYREG_PRT0_BIE
sensor_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sensor_2__BYP EQU CYREG_PRT0_BYP
sensor_2__CTL EQU CYREG_PRT0_CTL
sensor_2__DM0 EQU CYREG_PRT0_DM0
sensor_2__DM1 EQU CYREG_PRT0_DM1
sensor_2__DM2 EQU CYREG_PRT0_DM2
sensor_2__DR EQU CYREG_PRT0_DR
sensor_2__INP_DIS EQU CYREG_PRT0_INP_DIS
sensor_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sensor_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sensor_2__LCD_EN EQU CYREG_PRT0_LCD_EN
sensor_2__MASK EQU 0x02
sensor_2__PORT EQU 0
sensor_2__PRT EQU CYREG_PRT0_PRT
sensor_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sensor_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sensor_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sensor_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sensor_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sensor_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sensor_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sensor_2__PS EQU CYREG_PRT0_PS
sensor_2__SHIFT EQU 1
sensor_2__SLW EQU CYREG_PRT0_SLW

; sensor_3
sensor_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
sensor_3__0__MASK EQU 0x04
sensor_3__0__PC EQU CYREG_PRT0_PC2
sensor_3__0__PORT EQU 0
sensor_3__0__SHIFT EQU 2
sensor_3__AG EQU CYREG_PRT0_AG
sensor_3__AMUX EQU CYREG_PRT0_AMUX
sensor_3__BIE EQU CYREG_PRT0_BIE
sensor_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sensor_3__BYP EQU CYREG_PRT0_BYP
sensor_3__CTL EQU CYREG_PRT0_CTL
sensor_3__DM0 EQU CYREG_PRT0_DM0
sensor_3__DM1 EQU CYREG_PRT0_DM1
sensor_3__DM2 EQU CYREG_PRT0_DM2
sensor_3__DR EQU CYREG_PRT0_DR
sensor_3__INP_DIS EQU CYREG_PRT0_INP_DIS
sensor_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sensor_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sensor_3__LCD_EN EQU CYREG_PRT0_LCD_EN
sensor_3__MASK EQU 0x04
sensor_3__PORT EQU 0
sensor_3__PRT EQU CYREG_PRT0_PRT
sensor_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sensor_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sensor_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sensor_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sensor_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sensor_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sensor_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sensor_3__PS EQU CYREG_PRT0_PS
sensor_3__SHIFT EQU 2
sensor_3__SLW EQU CYREG_PRT0_SLW

; sensor_4
sensor_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
sensor_4__0__MASK EQU 0x08
sensor_4__0__PC EQU CYREG_PRT0_PC3
sensor_4__0__PORT EQU 0
sensor_4__0__SHIFT EQU 3
sensor_4__AG EQU CYREG_PRT0_AG
sensor_4__AMUX EQU CYREG_PRT0_AMUX
sensor_4__BIE EQU CYREG_PRT0_BIE
sensor_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sensor_4__BYP EQU CYREG_PRT0_BYP
sensor_4__CTL EQU CYREG_PRT0_CTL
sensor_4__DM0 EQU CYREG_PRT0_DM0
sensor_4__DM1 EQU CYREG_PRT0_DM1
sensor_4__DM2 EQU CYREG_PRT0_DM2
sensor_4__DR EQU CYREG_PRT0_DR
sensor_4__INP_DIS EQU CYREG_PRT0_INP_DIS
sensor_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sensor_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sensor_4__LCD_EN EQU CYREG_PRT0_LCD_EN
sensor_4__MASK EQU 0x08
sensor_4__PORT EQU 0
sensor_4__PRT EQU CYREG_PRT0_PRT
sensor_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sensor_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sensor_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sensor_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sensor_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sensor_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sensor_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sensor_4__PS EQU CYREG_PRT0_PS
sensor_4__SHIFT EQU 3
sensor_4__SLW EQU CYREG_PRT0_SLW

; sensor_5
sensor_5__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
sensor_5__0__MASK EQU 0x10
sensor_5__0__PC EQU CYREG_PRT0_PC4
sensor_5__0__PORT EQU 0
sensor_5__0__SHIFT EQU 4
sensor_5__AG EQU CYREG_PRT0_AG
sensor_5__AMUX EQU CYREG_PRT0_AMUX
sensor_5__BIE EQU CYREG_PRT0_BIE
sensor_5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sensor_5__BYP EQU CYREG_PRT0_BYP
sensor_5__CTL EQU CYREG_PRT0_CTL
sensor_5__DM0 EQU CYREG_PRT0_DM0
sensor_5__DM1 EQU CYREG_PRT0_DM1
sensor_5__DM2 EQU CYREG_PRT0_DM2
sensor_5__DR EQU CYREG_PRT0_DR
sensor_5__INP_DIS EQU CYREG_PRT0_INP_DIS
sensor_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sensor_5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sensor_5__LCD_EN EQU CYREG_PRT0_LCD_EN
sensor_5__MASK EQU 0x10
sensor_5__PORT EQU 0
sensor_5__PRT EQU CYREG_PRT0_PRT
sensor_5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sensor_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sensor_5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sensor_5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sensor_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sensor_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sensor_5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sensor_5__PS EQU CYREG_PRT0_PS
sensor_5__SHIFT EQU 4
sensor_5__SLW EQU CYREG_PRT0_SLW

; sensor_6
sensor_6__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
sensor_6__0__MASK EQU 0x20
sensor_6__0__PC EQU CYREG_PRT0_PC5
sensor_6__0__PORT EQU 0
sensor_6__0__SHIFT EQU 5
sensor_6__AG EQU CYREG_PRT0_AG
sensor_6__AMUX EQU CYREG_PRT0_AMUX
sensor_6__BIE EQU CYREG_PRT0_BIE
sensor_6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sensor_6__BYP EQU CYREG_PRT0_BYP
sensor_6__CTL EQU CYREG_PRT0_CTL
sensor_6__DM0 EQU CYREG_PRT0_DM0
sensor_6__DM1 EQU CYREG_PRT0_DM1
sensor_6__DM2 EQU CYREG_PRT0_DM2
sensor_6__DR EQU CYREG_PRT0_DR
sensor_6__INP_DIS EQU CYREG_PRT0_INP_DIS
sensor_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sensor_6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sensor_6__LCD_EN EQU CYREG_PRT0_LCD_EN
sensor_6__MASK EQU 0x20
sensor_6__PORT EQU 0
sensor_6__PRT EQU CYREG_PRT0_PRT
sensor_6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sensor_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sensor_6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sensor_6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sensor_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sensor_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sensor_6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sensor_6__PS EQU CYREG_PRT0_PS
sensor_6__SHIFT EQU 5
sensor_6__SLW EQU CYREG_PRT0_SLW

; sensor_7
sensor_7__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
sensor_7__0__MASK EQU 0x40
sensor_7__0__PC EQU CYREG_PRT0_PC6
sensor_7__0__PORT EQU 0
sensor_7__0__SHIFT EQU 6
sensor_7__AG EQU CYREG_PRT0_AG
sensor_7__AMUX EQU CYREG_PRT0_AMUX
sensor_7__BIE EQU CYREG_PRT0_BIE
sensor_7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sensor_7__BYP EQU CYREG_PRT0_BYP
sensor_7__CTL EQU CYREG_PRT0_CTL
sensor_7__DM0 EQU CYREG_PRT0_DM0
sensor_7__DM1 EQU CYREG_PRT0_DM1
sensor_7__DM2 EQU CYREG_PRT0_DM2
sensor_7__DR EQU CYREG_PRT0_DR
sensor_7__INP_DIS EQU CYREG_PRT0_INP_DIS
sensor_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sensor_7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sensor_7__LCD_EN EQU CYREG_PRT0_LCD_EN
sensor_7__MASK EQU 0x40
sensor_7__PORT EQU 0
sensor_7__PRT EQU CYREG_PRT0_PRT
sensor_7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sensor_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sensor_7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sensor_7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sensor_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sensor_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sensor_7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sensor_7__PS EQU CYREG_PRT0_PS
sensor_7__SHIFT EQU 6
sensor_7__SLW EQU CYREG_PRT0_SLW

; sensor_8
sensor_8__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
sensor_8__0__MASK EQU 0x80
sensor_8__0__PC EQU CYREG_PRT0_PC7
sensor_8__0__PORT EQU 0
sensor_8__0__SHIFT EQU 7
sensor_8__AG EQU CYREG_PRT0_AG
sensor_8__AMUX EQU CYREG_PRT0_AMUX
sensor_8__BIE EQU CYREG_PRT0_BIE
sensor_8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sensor_8__BYP EQU CYREG_PRT0_BYP
sensor_8__CTL EQU CYREG_PRT0_CTL
sensor_8__DM0 EQU CYREG_PRT0_DM0
sensor_8__DM1 EQU CYREG_PRT0_DM1
sensor_8__DM2 EQU CYREG_PRT0_DM2
sensor_8__DR EQU CYREG_PRT0_DR
sensor_8__INP_DIS EQU CYREG_PRT0_INP_DIS
sensor_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sensor_8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sensor_8__LCD_EN EQU CYREG_PRT0_LCD_EN
sensor_8__MASK EQU 0x80
sensor_8__PORT EQU 0
sensor_8__PRT EQU CYREG_PRT0_PRT
sensor_8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sensor_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sensor_8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sensor_8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sensor_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sensor_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sensor_8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sensor_8__PS EQU CYREG_PRT0_PS
sensor_8__SHIFT EQU 7
sensor_8__SLW EQU CYREG_PRT0_SLW

; sensor_9
sensor_9__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
sensor_9__0__MASK EQU 0x01
sensor_9__0__PC EQU CYREG_PRT2_PC0
sensor_9__0__PORT EQU 2
sensor_9__0__SHIFT EQU 0
sensor_9__AG EQU CYREG_PRT2_AG
sensor_9__AMUX EQU CYREG_PRT2_AMUX
sensor_9__BIE EQU CYREG_PRT2_BIE
sensor_9__BIT_MASK EQU CYREG_PRT2_BIT_MASK
sensor_9__BYP EQU CYREG_PRT2_BYP
sensor_9__CTL EQU CYREG_PRT2_CTL
sensor_9__DM0 EQU CYREG_PRT2_DM0
sensor_9__DM1 EQU CYREG_PRT2_DM1
sensor_9__DM2 EQU CYREG_PRT2_DM2
sensor_9__DR EQU CYREG_PRT2_DR
sensor_9__INP_DIS EQU CYREG_PRT2_INP_DIS
sensor_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
sensor_9__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
sensor_9__LCD_EN EQU CYREG_PRT2_LCD_EN
sensor_9__MASK EQU 0x01
sensor_9__PORT EQU 2
sensor_9__PRT EQU CYREG_PRT2_PRT
sensor_9__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
sensor_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
sensor_9__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
sensor_9__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
sensor_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
sensor_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
sensor_9__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
sensor_9__PS EQU CYREG_PRT2_PS
sensor_9__SHIFT EQU 0
sensor_9__SLW EQU CYREG_PRT2_SLW

; sensor_10
sensor_10__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
sensor_10__0__MASK EQU 0x02
sensor_10__0__PC EQU CYREG_PRT2_PC1
sensor_10__0__PORT EQU 2
sensor_10__0__SHIFT EQU 1
sensor_10__AG EQU CYREG_PRT2_AG
sensor_10__AMUX EQU CYREG_PRT2_AMUX
sensor_10__BIE EQU CYREG_PRT2_BIE
sensor_10__BIT_MASK EQU CYREG_PRT2_BIT_MASK
sensor_10__BYP EQU CYREG_PRT2_BYP
sensor_10__CTL EQU CYREG_PRT2_CTL
sensor_10__DM0 EQU CYREG_PRT2_DM0
sensor_10__DM1 EQU CYREG_PRT2_DM1
sensor_10__DM2 EQU CYREG_PRT2_DM2
sensor_10__DR EQU CYREG_PRT2_DR
sensor_10__INP_DIS EQU CYREG_PRT2_INP_DIS
sensor_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
sensor_10__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
sensor_10__LCD_EN EQU CYREG_PRT2_LCD_EN
sensor_10__MASK EQU 0x02
sensor_10__PORT EQU 2
sensor_10__PRT EQU CYREG_PRT2_PRT
sensor_10__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
sensor_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
sensor_10__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
sensor_10__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
sensor_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
sensor_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
sensor_10__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
sensor_10__PS EQU CYREG_PRT2_PS
sensor_10__SHIFT EQU 1
sensor_10__SLW EQU CYREG_PRT2_SLW

; sensor_11
sensor_11__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
sensor_11__0__MASK EQU 0x04
sensor_11__0__PC EQU CYREG_PRT2_PC2
sensor_11__0__PORT EQU 2
sensor_11__0__SHIFT EQU 2
sensor_11__AG EQU CYREG_PRT2_AG
sensor_11__AMUX EQU CYREG_PRT2_AMUX
sensor_11__BIE EQU CYREG_PRT2_BIE
sensor_11__BIT_MASK EQU CYREG_PRT2_BIT_MASK
sensor_11__BYP EQU CYREG_PRT2_BYP
sensor_11__CTL EQU CYREG_PRT2_CTL
sensor_11__DM0 EQU CYREG_PRT2_DM0
sensor_11__DM1 EQU CYREG_PRT2_DM1
sensor_11__DM2 EQU CYREG_PRT2_DM2
sensor_11__DR EQU CYREG_PRT2_DR
sensor_11__INP_DIS EQU CYREG_PRT2_INP_DIS
sensor_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
sensor_11__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
sensor_11__LCD_EN EQU CYREG_PRT2_LCD_EN
sensor_11__MASK EQU 0x04
sensor_11__PORT EQU 2
sensor_11__PRT EQU CYREG_PRT2_PRT
sensor_11__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
sensor_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
sensor_11__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
sensor_11__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
sensor_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
sensor_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
sensor_11__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
sensor_11__PS EQU CYREG_PRT2_PS
sensor_11__SHIFT EQU 2
sensor_11__SLW EQU CYREG_PRT2_SLW

; sensor_12
sensor_12__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
sensor_12__0__MASK EQU 0x08
sensor_12__0__PC EQU CYREG_PRT2_PC3
sensor_12__0__PORT EQU 2
sensor_12__0__SHIFT EQU 3
sensor_12__AG EQU CYREG_PRT2_AG
sensor_12__AMUX EQU CYREG_PRT2_AMUX
sensor_12__BIE EQU CYREG_PRT2_BIE
sensor_12__BIT_MASK EQU CYREG_PRT2_BIT_MASK
sensor_12__BYP EQU CYREG_PRT2_BYP
sensor_12__CTL EQU CYREG_PRT2_CTL
sensor_12__DM0 EQU CYREG_PRT2_DM0
sensor_12__DM1 EQU CYREG_PRT2_DM1
sensor_12__DM2 EQU CYREG_PRT2_DM2
sensor_12__DR EQU CYREG_PRT2_DR
sensor_12__INP_DIS EQU CYREG_PRT2_INP_DIS
sensor_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
sensor_12__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
sensor_12__LCD_EN EQU CYREG_PRT2_LCD_EN
sensor_12__MASK EQU 0x08
sensor_12__PORT EQU 2
sensor_12__PRT EQU CYREG_PRT2_PRT
sensor_12__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
sensor_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
sensor_12__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
sensor_12__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
sensor_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
sensor_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
sensor_12__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
sensor_12__PS EQU CYREG_PRT2_PS
sensor_12__SHIFT EQU 3
sensor_12__SLW EQU CYREG_PRT2_SLW

; sensor_13
sensor_13__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
sensor_13__0__MASK EQU 0x10
sensor_13__0__PC EQU CYREG_PRT2_PC4
sensor_13__0__PORT EQU 2
sensor_13__0__SHIFT EQU 4
sensor_13__AG EQU CYREG_PRT2_AG
sensor_13__AMUX EQU CYREG_PRT2_AMUX
sensor_13__BIE EQU CYREG_PRT2_BIE
sensor_13__BIT_MASK EQU CYREG_PRT2_BIT_MASK
sensor_13__BYP EQU CYREG_PRT2_BYP
sensor_13__CTL EQU CYREG_PRT2_CTL
sensor_13__DM0 EQU CYREG_PRT2_DM0
sensor_13__DM1 EQU CYREG_PRT2_DM1
sensor_13__DM2 EQU CYREG_PRT2_DM2
sensor_13__DR EQU CYREG_PRT2_DR
sensor_13__INP_DIS EQU CYREG_PRT2_INP_DIS
sensor_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
sensor_13__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
sensor_13__LCD_EN EQU CYREG_PRT2_LCD_EN
sensor_13__MASK EQU 0x10
sensor_13__PORT EQU 2
sensor_13__PRT EQU CYREG_PRT2_PRT
sensor_13__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
sensor_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
sensor_13__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
sensor_13__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
sensor_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
sensor_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
sensor_13__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
sensor_13__PS EQU CYREG_PRT2_PS
sensor_13__SHIFT EQU 4
sensor_13__SLW EQU CYREG_PRT2_SLW

; isr_1_sensor
isr_1_sensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1_sensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1_sensor__INTC_MASK EQU 0x10
isr_1_sensor__INTC_NUMBER EQU 4
isr_1_sensor__INTC_PRIOR_NUM EQU 7
isr_1_sensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_1_sensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1_sensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_2_sensor
isr_2_sensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2_sensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2_sensor__INTC_MASK EQU 0x20
isr_2_sensor__INTC_NUMBER EQU 5
isr_2_sensor__INTC_PRIOR_NUM EQU 7
isr_2_sensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_2_sensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2_sensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_3_sensor
isr_3_sensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_3_sensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_3_sensor__INTC_MASK EQU 0x40
isr_3_sensor__INTC_NUMBER EQU 6
isr_3_sensor__INTC_PRIOR_NUM EQU 7
isr_3_sensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_3_sensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_3_sensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_4_sensor
isr_4_sensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_4_sensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_4_sensor__INTC_MASK EQU 0x80
isr_4_sensor__INTC_NUMBER EQU 7
isr_4_sensor__INTC_PRIOR_NUM EQU 7
isr_4_sensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_4_sensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_4_sensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_5_sensor
isr_5_sensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_5_sensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_5_sensor__INTC_MASK EQU 0x100
isr_5_sensor__INTC_NUMBER EQU 8
isr_5_sensor__INTC_PRIOR_NUM EQU 7
isr_5_sensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_5_sensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_5_sensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_6_sensor
isr_6_sensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_6_sensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_6_sensor__INTC_MASK EQU 0x200
isr_6_sensor__INTC_NUMBER EQU 9
isr_6_sensor__INTC_PRIOR_NUM EQU 7
isr_6_sensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
isr_6_sensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_6_sensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_7_sensor
isr_7_sensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_7_sensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_7_sensor__INTC_MASK EQU 0x400
isr_7_sensor__INTC_NUMBER EQU 10
isr_7_sensor__INTC_PRIOR_NUM EQU 7
isr_7_sensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
isr_7_sensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_7_sensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_8_sensor
isr_8_sensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_8_sensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_8_sensor__INTC_MASK EQU 0x800
isr_8_sensor__INTC_NUMBER EQU 11
isr_8_sensor__INTC_PRIOR_NUM EQU 7
isr_8_sensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
isr_8_sensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_8_sensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_9_sensor
isr_9_sensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_9_sensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_9_sensor__INTC_MASK EQU 0x1000
isr_9_sensor__INTC_NUMBER EQU 12
isr_9_sensor__INTC_PRIOR_NUM EQU 7
isr_9_sensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
isr_9_sensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_9_sensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_10_sensor
isr_10_sensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_10_sensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_10_sensor__INTC_MASK EQU 0x01
isr_10_sensor__INTC_NUMBER EQU 0
isr_10_sensor__INTC_PRIOR_NUM EQU 7
isr_10_sensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_10_sensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_10_sensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_11_sensor
isr_11_sensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_11_sensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_11_sensor__INTC_MASK EQU 0x02
isr_11_sensor__INTC_NUMBER EQU 1
isr_11_sensor__INTC_PRIOR_NUM EQU 7
isr_11_sensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_11_sensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_11_sensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_12_sensor
isr_12_sensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_12_sensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_12_sensor__INTC_MASK EQU 0x04
isr_12_sensor__INTC_NUMBER EQU 2
isr_12_sensor__INTC_PRIOR_NUM EQU 7
isr_12_sensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_12_sensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_12_sensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_13_sensor
isr_13_sensor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_13_sensor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_13_sensor__INTC_MASK EQU 0x08
isr_13_sensor__INTC_NUMBER EQU 3
isr_13_sensor__INTC_PRIOR_NUM EQU 7
isr_13_sensor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_13_sensor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_13_sensor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; serial_in_buff
serial_in_buff__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
serial_in_buff__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
serial_in_buff__INTC_MASK EQU 0x2000
serial_in_buff__INTC_NUMBER EQU 13
serial_in_buff__INTC_PRIOR_NUM EQU 7
serial_in_buff__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_13
serial_in_buff__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
serial_in_buff__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00003FFF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
