// Seed: 3161356963
module module_0 (
    input tri0 id_0
    , id_2
);
  logic id_3;
  id_4 :
  assert property (@(posedge -1'h0, posedge -1) {id_4, 1, id_3, 1'b0, id_3[-1], id_3})
  else;
  assign id_4 = -1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2
);
  always assert (id_1);
  wire [!  1 : -1] id_4;
  assign id_2 = 1'h0 - -1;
  module_0 modCall_1 (id_1);
  wire id_5;
endmodule
