==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.004 seconds; current allocated memory: 483.617 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.093 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.975 seconds; current allocated memory: 477.039 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.103 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.612 seconds; current allocated memory: 476.992 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.684 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.562 seconds; current allocated memory: 484.531 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.62 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.867 seconds; current allocated memory: 489.441 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.916 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.525 seconds; current allocated memory: 490.480 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.573 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.59 seconds; current allocated memory: 489.363 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.64 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 642.383 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
WARNING: [HLS 207-4051] passing 'const unsigned char *' to parameter of type 'unsigned char *' discards qualifiers (clefia.c:473:17)
INFO: [HLS 207-4414] passing argument to parameter 'ct' here (clefia.c:409:35)
WARNING: [HLS 207-4051] passing 'const unsigned char *' to parameter of type 'unsigned char *' discards qualifiers (clefia.c:478:17)
INFO: [HLS 207-4414] passing argument to parameter 'pt' here (clefia.c:426:35)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.554 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:206:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet256' (clefia.c:360:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:460:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:460:0)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.238 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 8.136 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ByteXor.116' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ByteXor.115' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ByteXor.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ByteXor' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (clefia.c:205) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_329_1' (clefia.c:326) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (clefia.c:205) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (clefia.c:188) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_309_1' (clefia.c:300) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (clefia.c:188) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_1' (clefia.c:224) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_230_1' (clefia.c:224) in function 'ClefiaDecrypt.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_193_1' (clefia.c:188) in function 'ClefiaEncrypt.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_210_1' (clefia.c:205) in function 'ClefiaKeySet256' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_210_1' (clefia.c:205) in function 'ClefiaKeySet192' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_193_1' (clefia.c:188) in function 'ClefiaKeySet128' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_309_1' (clefia.c:300) in function 'ClefiaKeySet128' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaDoubleSwap' (clefia.c:242).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.1' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.2' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor' (clefia.c:165).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.1' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.2' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.3' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor' (clefia.c:142).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.125' (clefia.c:114:1).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet256' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet192' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaKeySet128' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDoubleSwap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF0Xor.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF0Xor.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF0Xor.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF0Xor.2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF1Xor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF1Xor' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF1Xor.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF1Xor.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF1Xor.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF1Xor.2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF1Xor.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF1Xor.3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF0Xor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF0Xor' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF0Xor.125' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF0Xor.125' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 't' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.115' into 'ClefiaKeySet192' (clefia.c:342) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet192' (clefia.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.116' into 'ClefiaKeySet256' (clefia.c:375) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet256' (clefia.c:377) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaDoubleSwap' into 'ClefiaKeySet128' (clefia.c:314) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.735 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_373_1' (clefia.c:364:7) in function 'ClefiaKeySet256' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_340_2' (clefia.c:326:7) in function 'ClefiaKeySet192' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'lk' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_29', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_31', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_33', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_6', clefia.c:117) on array 'fout' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_20', clefia.c:117) on array 'fout' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_23', clefia.c:117) on array 'fout' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_29', clefia.c:117) on array 'fout' due to limited memory ports (II = 52). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 53, Depth = 54, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.448 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_43', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_45', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_47', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_15', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_17', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_19', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_37', clefia.c:117) on array 'fout' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_51', clefia.c:117) on array 'fout' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_54', clefia.c:117) on array 'fout' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_60', clefia.c:117) on array 'fout' due to limited memory ports (II = 52). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 53, Depth = 54, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.535 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.125'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_36', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_38', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_40', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.125'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_22', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_24', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_26', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('fout_load_69', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('fout_load_75', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.856 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 'or_ln14', clefia.c:262->clefia.c:314 on array 'lk' and 'load' operation ('lk_load_15', clefia.c:124) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'load' operation ('lk_load_1', clefia.c:124) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'load' operation ('lk_load_5', clefia.c:124) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'load' operation ('lk_load_7', clefia.c:124) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'store' operation ('lk_addr_10_write_ln117', clefia.c:117) of variable 'or_ln5', clefia.c:251->clefia.c:314 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'store' operation ('lk_addr_2_write_ln117', clefia.c:117) of variable 'or_ln12', clefia.c:260->clefia.c:314 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 19, loop 'VITIS_LOOP_309_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_22', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('src_load_52', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('src_load_54', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('fout_load_84', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('fout_load_90', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.975 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122' (loop 'VITIS_LOOP_123_1'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123' (loop 'VITIS_LOOP_123_1'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to schedule 'load' operation ('fout_load_99', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to schedule 'load' operation ('fout_load_105', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'VITIS_LOOP_230_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128' (loop 'VITIS_LOOP_123_1'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129' (loop 'VITIS_LOOP_123_1'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.679 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.726 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1' pipeline 'ClefiaF1Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.788 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_125' pipeline 'ClefiaF0Xor.125' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' pipeline 'VITIS_LOOP_193_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' pipeline 'VITIS_LOOP_309_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' pipeline 'VITIS_LOOP_193_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.701 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' pipeline 'VITIS_LOOP_230_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ct_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 6.103 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.27 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 59 seconds. CPU system time: 4 seconds. Elapsed time: 93.71 seconds; current allocated memory: 490.203 MB.
INFO: [HLS 200-112] Total CPU user time: 61 seconds. Total CPU system time: 5 seconds. Total elapsed time: 94.883 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file CLEFIA_ip/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 13.192 seconds; current allocated memory: 496.172 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.254 seconds; peak allocated memory: 1.109 GB.
