Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: partial_led_test_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "partial_led_test_0.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "partial_led_test_0"
Output Format                      : NGC
Target Device                      : xc7z020-1-clg484

---- Source Options
Top Module Name                    : partial_led_test_0
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : NO
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\modes\srcs\partial_led_test_m1.v" into library work
Parsing module <partial_led_test_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <partial_led_test_0>.
WARNING:HDLCompiler:91 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\modes\srcs\partial_led_test_m1.v" Line 68: Signal <Bus2IP_Resetn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\modes\srcs\partial_led_test_m1.v" Line 73: Signal <Bus2IP_RdCE> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\modes\srcs\partial_led_test_m1.v" Line 74: Signal <my_reg> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\modes\srcs\partial_led_test_m1.v" Line 75: Signal <my_reg> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\modes\srcs\partial_led_test_m1.v" Line 76: Signal <my_reg> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\modes\srcs\partial_led_test_m1.v" Line 77: Signal <my_reg> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <partial_led_test_0>.
    Related source file is "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\modes\srcs\partial_led_test_m1.v".
        C_NUM_REG = 4
        C_SLV_DWIDTH = 32
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IP2Bus_RdAck>.
    Found 24-bit register for signal <bitflip>.
    Found 8-bit register for signal <leds>.
    Found 128-bit register for signal <n0043[127:0]>.
    Found 32-bit adder for signal <Bus2IP_Data[31]_GND_1_o_add_2_OUT> created at line 55.
    Found 32-bit adder for signal <Bus2IP_Data[31]_GND_1_o_add_3_OUT> created at line 56.
    Found 32-bit adder for signal <Bus2IP_Data[31]_GND_1_o_add_4_OUT> created at line 57.
    Found 32-bit adder for signal <Bus2IP_Data[31]_GND_1_o_add_5_OUT> created at line 58.
    Found 8-bit adder for signal <leds[7]_GND_1_o_add_28_OUT> created at line 97.
    Found 24-bit adder for signal <bitflip[23]_GND_1_o_add_29_OUT> created at line 101.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 161 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <partial_led_test_0> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 24-bit adder                                          : 1
 32-bit adder                                          : 4
 8-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 128-bit register                                      : 1
 24-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <partial_led_test_0>.
The following registers are absorbed into counter <bitflip>: 1 register on signal <bitflip>.
The following registers are absorbed into counter <leds>: 1 register on signal <leds>.
Unit <partial_led_test_0> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 2
 24-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 129
 Flip-Flops                                            : 129
# Multiplexers                                         : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <partial_led_test_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block partial_led_test_0, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 161
 Flip-Flops                                            : 161

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : partial_led_test_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 677
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 142
#      LUT3                        : 1
#      LUT4                        : 36
#      LUT5                        : 40
#      LUT6                        : 156
#      MUXCY                       : 143
#      VCC                         : 1
#      XORCY                       : 149
# FlipFlops/Latches                : 161
#      FD                          : 25
#      FDRE                        : 128
#      FDSE                        : 8

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             161  out of  106400     0%  
 Number of Slice LUTs:                  383  out of  53200     0%  
    Number used as Logic:               383  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    383
   Number with an unused Flip Flop:     222  out of    383    57%  
   Number with an unused LUT:             0  out of    383     0%  
   Number of fully used LUT-FF pairs:   161  out of    383    42%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          89
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Bus2IP_Clk                         | NONE(IP2Bus_RdAck)     | 161   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.172ns (Maximum Frequency: 460.405MHz)
   Minimum input arrival time before clock: 1.617ns
   Maximum output required time after clock: 1.409ns
   Maximum combinational path delay: 0.947ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Bus2IP_Clk'
  Clock period: 2.172ns (frequency: 460.405MHz)
  Total number of paths / destination ports: 1240 / 168
-------------------------------------------------------------------------
Delay:               2.172ns (Levels of Logic = 26)
  Source:            bitflip_0 (FF)
  Destination:       bitflip_23 (FF)
  Source Clock:      Bus2IP_Clk rising
  Destination Clock: Bus2IP_Clk rising

  Data Path: bitflip_0 to bitflip_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.405  bitflip_0 (bitflip_0)
     INV:I->O              1   0.067   0.000  Mcount_bitflip_lut<0>_INV_0 (Mcount_bitflip_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcount_bitflip_cy<0> (Mcount_bitflip_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<1> (Mcount_bitflip_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<2> (Mcount_bitflip_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<3> (Mcount_bitflip_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<4> (Mcount_bitflip_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<5> (Mcount_bitflip_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<6> (Mcount_bitflip_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<7> (Mcount_bitflip_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<8> (Mcount_bitflip_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<9> (Mcount_bitflip_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<10> (Mcount_bitflip_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<11> (Mcount_bitflip_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<12> (Mcount_bitflip_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<13> (Mcount_bitflip_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<14> (Mcount_bitflip_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<15> (Mcount_bitflip_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<16> (Mcount_bitflip_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<17> (Mcount_bitflip_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<18> (Mcount_bitflip_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<19> (Mcount_bitflip_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<20> (Mcount_bitflip_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_bitflip_cy<21> (Mcount_bitflip_cy<21>)
     MUXCY:CI->O           0   0.015   0.000  Mcount_bitflip_cy<22> (Mcount_bitflip_cy<22>)
     XORCY:CI->O           1   0.320   0.413  Mcount_bitflip_xor<23> (Result<23>)
     LUT6:I5->O            1   0.053   0.000  bitflip_23_rstpot (bitflip_23_rstpot)
     FD:D                      0.011          bitflip_23
    ----------------------------------------
    Total                      2.172ns (1.354ns logic, 0.818ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 3098 / 417
-------------------------------------------------------------------------
Offset:              1.617ns (Levels of Logic = 30)
  Source:            Bus2IP_Data<4> (PAD)
  Destination:       my_reg_3_31 (FF)
  Destination Clock: Bus2IP_Clk rising

  Data Path: Bus2IP_Data<4> to my_reg_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              1   0.067   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_lut<4>_INV_0 (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_lut<4>)
     MUXCY:S->O            1   0.291   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<4> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<5> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<6> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<7> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<8> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<9> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<10> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<11> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<12> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<13> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<14> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<15> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<16> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<17> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<18> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<19> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<20> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<21> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<22> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<23> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<24> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<25> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<26> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<27> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<28> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<29> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<29>)
     MUXCY:CI->O           0   0.015   0.000  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<30> (Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_cy<30>)
     XORCY:CI->O           1   0.320   0.485  Madd_Bus2IP_Data[31]_GND_1_o_add_5_OUT_xor<31> (Bus2IP_Data[31]_GND_1_o_add_5_OUT<31>)
     LUT4:I2->O            1   0.053   0.000  Bus2IP_WrCE[3]_Bus2IP_Data[31]_select_11_OUT<31>1 (Bus2IP_WrCE[3]_Bus2IP_Data[31]_select_11_OUT<31>)
     FDRE:D                    0.011          my_reg_3_31
    ----------------------------------------
    Total                      1.617ns (1.132ns logic, 0.485ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 137 / 41
-------------------------------------------------------------------------
Offset:              1.409ns (Levels of Logic = 2)
  Source:            my_reg_3_63 (FF)
  Destination:       IP2Bus_Data<31> (PAD)
  Source Clock:      Bus2IP_Clk rising

  Data Path: my_reg_3_63 to IP2Bus_Data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.282   0.608  my_reg_3_63 (my_reg_3_63)
     LUT6:I3->O            1   0.053   0.413  Mmux_IP2Bus_Data251 (Mmux_IP2Bus_Data25)
     LUT5:I4->O            0   0.053   0.000  Mmux_IP2Bus_Data253 (IP2Bus_Data<31>)
    ----------------------------------------
    Total                      1.409ns (0.388ns logic, 1.021ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 260 / 33
-------------------------------------------------------------------------
Delay:               0.947ns (Levels of Logic = 2)
  Source:            Bus2IP_RdCE<2> (PAD)
  Destination:       IP2Bus_Data<31> (PAD)

  Data Path: Bus2IP_RdCE<2> to IP2Bus_Data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O           32   0.053   0.638  Mmux_IP2Bus_Data322 (Mmux_IP2Bus_Data101)
     LUT5:I3->O            0   0.053   0.000  Mmux_IP2Bus_Data103 (IP2Bus_Data<18>)
    ----------------------------------------
    Total                      0.947ns (0.309ns logic, 0.638ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Bus2IP_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Bus2IP_Clk     |    2.172|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.42 secs
 
--> 

Total memory usage is 461884 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

