/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  reg [9:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_32z;
  wire [6:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [36:0] celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [23:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[128] | in_data[190]);
  assign celloutsig_0_8z = ~(celloutsig_0_6z[25] | celloutsig_0_2z[7]);
  assign celloutsig_0_28z = ~((celloutsig_0_19z | celloutsig_0_8z) & celloutsig_0_15z);
  assign celloutsig_1_4z = celloutsig_1_2z | ~(in_data[152]);
  assign celloutsig_1_13z = celloutsig_1_12z | ~(celloutsig_1_1z);
  assign celloutsig_1_18z = celloutsig_1_4z | ~(celloutsig_1_13z);
  assign celloutsig_1_9z = ~(celloutsig_1_1z ^ celloutsig_1_0z);
  reg [5:0] _10_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 6'h00;
    else _10_ <= celloutsig_0_6z[31:26];
  assign { _02_[5:2], _00_, _02_[0] } = _10_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= in_data[51:48];
  assign celloutsig_0_39z = { celloutsig_0_7z[5:0], celloutsig_0_28z } & { in_data[43], _02_[5:2], _00_, _02_[0] };
  assign celloutsig_1_16z = { celloutsig_1_14z[2:0], celloutsig_1_2z } & celloutsig_1_7z[3:0];
  assign celloutsig_0_6z = in_data[90:54] & { in_data[40:20], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, _01_ };
  assign celloutsig_0_12z = _02_[5:2] & celloutsig_0_2z[7:4];
  assign celloutsig_0_24z = { celloutsig_0_5z[9:5], _01_ } & celloutsig_0_6z[36:28];
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z } <= { celloutsig_1_7z[4:3], celloutsig_1_6z };
  assign celloutsig_0_0z = ! in_data[30:13];
  assign celloutsig_1_12z = ! { celloutsig_1_7z[3:2], celloutsig_1_4z };
  assign celloutsig_0_19z = { in_data[43:14], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_18z } || celloutsig_0_6z[35:1];
  assign celloutsig_0_11z = { celloutsig_0_5z[4:2], celloutsig_0_8z, _02_[5:2], _00_, _02_[0], celloutsig_0_10z } < celloutsig_0_6z[23:13];
  assign celloutsig_0_46z = celloutsig_0_32z % { 1'h1, celloutsig_0_7z[9:8] };
  assign celloutsig_1_19z = { celloutsig_1_10z[8:7], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, celloutsig_1_16z[1], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_5z[0] ? { celloutsig_1_4z, celloutsig_1_5z[3:1], 1'h1, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z } : { celloutsig_1_5z[3], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z[3:1], 1'h0 };
  assign celloutsig_0_45z = - celloutsig_0_39z[4:2];
  assign celloutsig_0_4z = | celloutsig_0_2z[6:0];
  assign celloutsig_0_10z = | celloutsig_0_6z[23:14];
  assign celloutsig_0_15z = | { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_3z = ~^ { in_data[173:165], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = ~^ in_data[130:125];
  assign celloutsig_0_18z = ~^ { celloutsig_0_6z[17:11], celloutsig_0_10z };
  assign celloutsig_0_1z = ^ in_data[92:87];
  assign celloutsig_1_5z = { in_data[142], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } << { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[169:164], celloutsig_1_5z } << { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[16:15], celloutsig_0_0z, celloutsig_0_1z, _01_, celloutsig_0_1z, celloutsig_0_5z } << { celloutsig_0_5z[8:2], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_5z = in_data[71:62] <<< { in_data[80:73], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_14z = { in_data[188:171], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z } ~^ in_data[179:156];
  assign celloutsig_0_32z = celloutsig_0_24z[2:0] ~^ celloutsig_0_12z[3:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_2z = { in_data[55:48], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_1z = ~((in_data[188] & in_data[129]) | (in_data[109] & in_data[125]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | (celloutsig_1_1z & celloutsig_1_1z));
  assign _02_[1] = _00_;
  assign { out_data[128], out_data[100:96], out_data[34:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
