read_verilog ../top.v
proc
techmap
synth
write_verilog synth.v
