<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="49" Path="/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="1ff7135c0fdf47bea5a9e10d32378c2d"/>
    <Option Name="Part" Val="xc7z020clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirIES" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="BoardPartRepoPaths" Val="$PPRDIR/../../../workspace/finn/board_files"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_ere8ov1m/project_StreamingDataflowPartition_0_IODMA_0/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../vivado_stitch_proj_18gxlg6w/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_0_cu4fl12x/project_StreamingDataflowPartition_1_StreamingFIFO_0/sol1/impl/verilog"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_Thresholding_Batch_0_w_zhxida/project_StreamingDataflowPartition_1_Thresholding_Batch_0/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_7ns0n1te/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_0_2plq9v91/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_0/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_1_l_qh9ked/project_StreamingDataflowPartition_1_StreamingFIFO_1/sol1/impl/verilog"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_5y7ortnh/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_ryfj5l8r/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_1_ddeuqxv_/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_1/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_2_0vj_ene3/project_StreamingDataflowPartition_1_StreamingFIFO_2/sol1/impl/verilog"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_yiotub7i/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_mdrtszqr/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0_mmiblctu/project_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_ag6ln_o_/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_2_ht7s87v_/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_2/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_3__79zh4iw/project_StreamingDataflowPartition_1_StreamingFIFO_3/sol1/impl/verilog"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_il17gtiz/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4_dc3ftzxh/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_3_pssgzh40/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_3/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_4_zeql4ekk/project_StreamingDataflowPartition_1_StreamingFIFO_4/sol1/impl/verilog"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_alvtnnuz/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5_82cgevvb/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1_ky2exc2g/project_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6_m_2z6qkt/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_4_eqzgsyfw/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_4/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_5_mo9396az/project_StreamingDataflowPartition_1_StreamingFIFO_5/sol1/impl/verilog"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_4_whnqdlr3/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_4/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7_7gxppv9w/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_5_pojqdxgg/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_5/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_5_kje_dp2x/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_5/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8_rb5w989_/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_6_r9nort93/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_6/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9_tb4fo4bg/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_6_60ta16i9/project_StreamingDataflowPartition_1_StreamingFIFO_6/sol1/impl/verilog"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_7_zb7m9b_j/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_7/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_7_s_y0rj0_/project_StreamingDataflowPartition_1_StreamingFIFO_7/sol1/impl/verilog"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_e6f9ejst/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10_zb_p1o7p/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_LabelSelect_Batch_0_n_dbes4o/project_StreamingDataflowPartition_1_LabelSelect_Batch_0/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_8_b5i44e7w/project_StreamingDataflowPartition_1_StreamingFIFO_8/sol1/impl/verilog"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../vivado_stitch_proj_rpv93_yb/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_w8au1qyj/project_StreamingDataflowPartition_2_IODMA_0/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../vivado_stitch_proj_mgfj5tcl/ip"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPDefaultOutputPath" Val="$PSRCDIR/sources_1"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/top/top.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="top.bd" FileRelPathName="ip/top_zynq_ps_0/top_zynq_ps_0.xci">
          <Proxy FileSetName="top_zynq_ps_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="top.bd" FileRelPathName="ip/top_xbar_0/top_xbar_0.xci">
          <Proxy FileSetName="top_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="top.bd" FileRelPathName="ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0.xci">
          <Proxy FileSetName="top_rst_zynq_ps_100M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="top.bd" FileRelPathName="ip/top_smartconnect_0_0/top_smartconnect_0_0.xci">
          <Proxy FileSetName="top_smartconnect_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="top.bd" FileRelPathName="ip/top_auto_pc_0/top_auto_pc_0.xci">
          <Proxy FileSetName="top_auto_pc_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/hdl/top_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/bd/top/hdl/top_wrapper.v"/>
          <Attr Name="ImportTime" Val="1635415954"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="top_zynq_ps_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/top_zynq_ps_0">
      <Config>
        <Option Name="TopModule" Val="top_zynq_ps_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="top_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/top_xbar_0">
      <Config>
        <Option Name="TopModule" Val="top_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="top_rst_zynq_ps_100M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/top_rst_zynq_ps_100M_0">
      <Config>
        <Option Name="TopModule" Val="top_rst_zynq_ps_100M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="top_smartconnect_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/top_smartconnect_0_0">
      <Config>
        <Option Name="TopModule" Val="top_smartconnect_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="top_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/top_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="top_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="11">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2020">
          <Desc>Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold</Desc>
        </StratHandle>
        <Step Id="synth_design">
          <Option Id="ReTiming">1</Option>
          <Option Id="ShregMinSize">5</Option>
          <Option Id="Directive">3</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="ResourceSharing">2</Option>
          <Option Id="FsmExtraction">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="top_zynq_ps_0_synth_1" Type="Ft3:Synth" SrcSet="top_zynq_ps_0" Part="xc7z020clg400-1" ConstrsSet="top_zynq_ps_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/top_zynq_ps_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="top_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="top_xbar_0" Part="xc7z020clg400-1" ConstrsSet="top_xbar_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/top_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="top_rst_zynq_ps_100M_0_synth_1" Type="Ft3:Synth" SrcSet="top_rst_zynq_ps_100M_0" Part="xc7z020clg400-1" ConstrsSet="top_rst_zynq_ps_100M_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/top_rst_zynq_ps_100M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="top_smartconnect_0_0_synth_1" Type="Ft3:Synth" SrcSet="top_smartconnect_0_0" Part="xc7z020clg400-1" ConstrsSet="top_smartconnect_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/top_smartconnect_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="top_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="top_auto_pc_0" Part="xc7z020clg400-1" ConstrsSet="top_auto_pc_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/top_auto_pc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Includes alternate algorithms for timing-driven optimization" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_ExtraTimingOpt" Flow="Vivado Implementation 2020">
          <Desc>Includes alternate algorithms for timing-driven optimization</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">8</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design">
          <Option Id="Directive">2</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">1</Option>
        </Step>
        <Step Id="post_route_phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">1</Option>
        </Step>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="top_zynq_ps_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="top_zynq_ps_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="top_zynq_ps_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="top_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="top_xbar_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="top_xbar_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="top_rst_zynq_ps_100M_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="top_rst_zynq_ps_100M_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="top_rst_zynq_ps_100M_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="top_smartconnect_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="top_smartconnect_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="top_smartconnect_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="top_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="top_auto_pc_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="top_auto_pc_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <Board/>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
