Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr 12 22:43:04 2022
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.062        0.000                      0                  190        0.187        0.000                      0                  190        3.000        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.062        0.000                      0                  190        0.187        0.000                      0                  190        4.130        0.000                       0                    92  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 hPos_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.058ns (22.693%)  route 3.604ns (77.307%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 7.782 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.632    -0.880    clk_out1
    SLICE_X4Y38          FDRE                                         r  hPos_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  hPos_reg[19]/Q
                         net (fo=2, routed)           0.813     0.389    hPos_reg_n_0_[19]
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.124     0.513 f  hPos[30]_i_6/O
                         net (fo=3, routed)           0.962     1.476    hPos[30]_i_6_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.152     1.628 f  HS_i_4/O
                         net (fo=15, routed)          1.144     2.772    HS_i_4_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I0_O)        0.326     3.098 r  vPos[0]_i_1/O
                         net (fo=31, routed)          0.685     3.783    vPos0
    SLICE_X0Y42          FDRE                                         r  vPos_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.518     7.782    clk_out1
    SLICE_X0Y42          FDRE                                         r  vPos_reg[24]/C
                         clock pessimism              0.564     8.346    
                         clock uncertainty           -0.072     8.274    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429     7.845    vPos_reg[24]
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 hPos_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.058ns (22.693%)  route 3.604ns (77.307%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 7.782 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.632    -0.880    clk_out1
    SLICE_X4Y38          FDRE                                         r  hPos_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  hPos_reg[19]/Q
                         net (fo=2, routed)           0.813     0.389    hPos_reg_n_0_[19]
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.124     0.513 f  hPos[30]_i_6/O
                         net (fo=3, routed)           0.962     1.476    hPos[30]_i_6_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.152     1.628 f  HS_i_4/O
                         net (fo=15, routed)          1.144     2.772    HS_i_4_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I0_O)        0.326     3.098 r  vPos[0]_i_1/O
                         net (fo=31, routed)          0.685     3.783    vPos0
    SLICE_X0Y42          FDRE                                         r  vPos_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.518     7.782    clk_out1
    SLICE_X0Y42          FDRE                                         r  vPos_reg[25]/C
                         clock pessimism              0.564     8.346    
                         clock uncertainty           -0.072     8.274    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429     7.845    vPos_reg[25]
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 hPos_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.058ns (22.693%)  route 3.604ns (77.307%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 7.782 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.632    -0.880    clk_out1
    SLICE_X4Y38          FDRE                                         r  hPos_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  hPos_reg[19]/Q
                         net (fo=2, routed)           0.813     0.389    hPos_reg_n_0_[19]
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.124     0.513 f  hPos[30]_i_6/O
                         net (fo=3, routed)           0.962     1.476    hPos[30]_i_6_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.152     1.628 f  HS_i_4/O
                         net (fo=15, routed)          1.144     2.772    HS_i_4_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I0_O)        0.326     3.098 r  vPos[0]_i_1/O
                         net (fo=31, routed)          0.685     3.783    vPos0
    SLICE_X0Y42          FDRE                                         r  vPos_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.518     7.782    clk_out1
    SLICE_X0Y42          FDRE                                         r  vPos_reg[26]/C
                         clock pessimism              0.564     8.346    
                         clock uncertainty           -0.072     8.274    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429     7.845    vPos_reg[26]
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 hPos_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.058ns (22.693%)  route 3.604ns (77.307%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 7.782 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.632    -0.880    clk_out1
    SLICE_X4Y38          FDRE                                         r  hPos_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  hPos_reg[19]/Q
                         net (fo=2, routed)           0.813     0.389    hPos_reg_n_0_[19]
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.124     0.513 f  hPos[30]_i_6/O
                         net (fo=3, routed)           0.962     1.476    hPos[30]_i_6_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.152     1.628 f  HS_i_4/O
                         net (fo=15, routed)          1.144     2.772    HS_i_4_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I0_O)        0.326     3.098 r  vPos[0]_i_1/O
                         net (fo=31, routed)          0.685     3.783    vPos0
    SLICE_X0Y42          FDRE                                         r  vPos_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.518     7.782    clk_out1
    SLICE_X0Y42          FDRE                                         r  vPos_reg[27]/C
                         clock pessimism              0.564     8.346    
                         clock uncertainty           -0.072     8.274    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429     7.845    vPos_reg[27]
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 hPos_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 1.058ns (22.708%)  route 3.601ns (77.292%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 7.780 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.632    -0.880    clk_out1
    SLICE_X4Y38          FDRE                                         r  hPos_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  hPos_reg[19]/Q
                         net (fo=2, routed)           0.813     0.389    hPos_reg_n_0_[19]
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.124     0.513 f  hPos[30]_i_6/O
                         net (fo=3, routed)           0.962     1.476    hPos[30]_i_6_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.152     1.628 f  HS_i_4/O
                         net (fo=15, routed)          1.144     2.772    HS_i_4_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I0_O)        0.326     3.098 r  vPos[0]_i_1/O
                         net (fo=31, routed)          0.682     3.780    vPos0
    SLICE_X0Y38          FDRE                                         r  vPos_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.516     7.780    clk_out1
    SLICE_X0Y38          FDRE                                         r  vPos_reg[10]/C
                         clock pessimism              0.564     8.344    
                         clock uncertainty           -0.072     8.272    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429     7.843    vPos_reg[10]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 hPos_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 1.058ns (22.708%)  route 3.601ns (77.292%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 7.780 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.632    -0.880    clk_out1
    SLICE_X4Y38          FDRE                                         r  hPos_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  hPos_reg[19]/Q
                         net (fo=2, routed)           0.813     0.389    hPos_reg_n_0_[19]
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.124     0.513 f  hPos[30]_i_6/O
                         net (fo=3, routed)           0.962     1.476    hPos[30]_i_6_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.152     1.628 f  HS_i_4/O
                         net (fo=15, routed)          1.144     2.772    HS_i_4_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I0_O)        0.326     3.098 r  vPos[0]_i_1/O
                         net (fo=31, routed)          0.682     3.780    vPos0
    SLICE_X0Y38          FDRE                                         r  vPos_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.516     7.780    clk_out1
    SLICE_X0Y38          FDRE                                         r  vPos_reg[11]/C
                         clock pessimism              0.564     8.344    
                         clock uncertainty           -0.072     8.272    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429     7.843    vPos_reg[11]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 hPos_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 1.058ns (22.708%)  route 3.601ns (77.292%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 7.780 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.632    -0.880    clk_out1
    SLICE_X4Y38          FDRE                                         r  hPos_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  hPos_reg[19]/Q
                         net (fo=2, routed)           0.813     0.389    hPos_reg_n_0_[19]
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.124     0.513 f  hPos[30]_i_6/O
                         net (fo=3, routed)           0.962     1.476    hPos[30]_i_6_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.152     1.628 f  HS_i_4/O
                         net (fo=15, routed)          1.144     2.772    HS_i_4_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I0_O)        0.326     3.098 r  vPos[0]_i_1/O
                         net (fo=31, routed)          0.682     3.780    vPos0
    SLICE_X0Y38          FDRE                                         r  vPos_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.516     7.780    clk_out1
    SLICE_X0Y38          FDRE                                         r  vPos_reg[8]/C
                         clock pessimism              0.564     8.344    
                         clock uncertainty           -0.072     8.272    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429     7.843    vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 hPos_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 1.058ns (22.708%)  route 3.601ns (77.292%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 7.780 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.632    -0.880    clk_out1
    SLICE_X4Y38          FDRE                                         r  hPos_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.424 f  hPos_reg[19]/Q
                         net (fo=2, routed)           0.813     0.389    hPos_reg_n_0_[19]
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.124     0.513 f  hPos[30]_i_6/O
                         net (fo=3, routed)           0.962     1.476    hPos[30]_i_6_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I4_O)        0.152     1.628 f  HS_i_4/O
                         net (fo=15, routed)          1.144     2.772    HS_i_4_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I0_O)        0.326     3.098 r  vPos[0]_i_1/O
                         net (fo=31, routed)          0.682     3.780    vPos0
    SLICE_X0Y38          FDRE                                         r  vPos_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.516     7.780    clk_out1
    SLICE_X0Y38          FDRE                                         r  vPos_reg[9]/C
                         clock pessimism              0.564     8.344    
                         clock uncertainty           -0.072     8.272    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429     7.843    vPos_reg[9]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 vPos_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.828ns (17.760%)  route 3.834ns (82.240%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 7.776 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.636    -0.876    clk_out1
    SLICE_X0Y40          FDRE                                         r  vPos_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vPos_reg[19]/Q
                         net (fo=2, routed)           1.140     0.721    vPos_reg[19]
    SLICE_X1Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.845 r  VS_i_8/O
                         net (fo=2, routed)           1.093     1.938    VS_i_8_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I0_O)        0.124     2.062 f  vga_red[3]_i_4/O
                         net (fo=1, routed)           0.800     2.862    vga_red[3]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.124     2.986 r  vga_red[3]_i_1/O
                         net (fo=12, routed)          0.800     3.787    vga_red[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.512     7.776    clk_out1
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[0]/C
                         clock pessimism              0.578     8.354    
                         clock uncertainty           -0.072     8.282    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429     7.853    vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 vPos_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_blue_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.828ns (17.760%)  route 3.834ns (82.240%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 7.776 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.636    -0.876    clk_out1
    SLICE_X0Y40          FDRE                                         r  vPos_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vPos_reg[19]/Q
                         net (fo=2, routed)           1.140     0.721    vPos_reg[19]
    SLICE_X1Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.845 r  VS_i_8/O
                         net (fo=2, routed)           1.093     1.938    VS_i_8_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I0_O)        0.124     2.062 f  vga_red[3]_i_4/O
                         net (fo=1, routed)           0.800     2.862    vga_red[3]_i_4_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.124     2.986 r  vga_red[3]_i_1/O
                         net (fo=12, routed)          0.800     3.787    vga_red[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.512     7.776    clk_out1
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[1]/C
                         clock pessimism              0.578     8.354    
                         clock uncertainty           -0.072     8.282    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429     7.853    vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  4.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 debr/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debr/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.582    -0.599    debr/B1/clk_out1
    SLICE_X0Y25          FDRE                                         r  debr/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  debr/B1/Q_reg/Q
                         net (fo=2, routed)           0.130    -0.328    debr/B2/N1
    SLICE_X0Y26          FDRE                                         r  debr/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.851    -0.839    debr/B2/clk_out1
    SLICE_X0Y26          FDRE                                         r  debr/B2/Q_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.070    -0.515    debr/B2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSdly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.583%)  route 0.175ns (55.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.589    -0.592    clk_out1
    SLICE_X5Y36          FDRE                                         r  HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  HS_reg/Q
                         net (fo=1, routed)           0.175    -0.276    HS
    SLICE_X2Y33          FDRE                                         r  HSdly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.859    -0.831    clk_out1
    SLICE_X2Y33          FDRE                                         r  HSdly_reg/C
                         clock pessimism              0.274    -0.556    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.059    -0.497    HSdly_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VSdly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.484%)  route 0.176ns (55.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.592    -0.589    clk_out1
    SLICE_X1Y37          FDRE                                         r  VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  VS_reg/Q
                         net (fo=1, routed)           0.176    -0.272    VS
    SLICE_X0Y34          FDRE                                         r  VSdly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.860    -0.830    clk_out1
    SLICE_X0Y34          FDRE                                         r  VSdly_reg/C
                         clock pessimism              0.253    -0.576    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.070    -0.506    VSdly_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.811%)  route 0.173ns (48.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.591    -0.590    clk_out1
    SLICE_X0Y36          FDRE                                         r  vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  vPos_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.276    vPos_reg[0]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.231 r  VS_i_1/O
                         net (fo=1, routed)           0.000    -0.231    VS0
    SLICE_X1Y37          FDRE                                         r  VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.862    -0.828    clk_out1
    SLICE_X1Y37          FDRE                                         r  VS_reg/C
                         clock pessimism              0.253    -0.574    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.483    VS_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debl/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.589    -0.592    debl/B2/clk_out1
    SLICE_X1Y17          FDRE                                         r  debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  debl/B2/Q_reg/Q
                         net (fo=2, routed)           0.181    -0.270    debl/B3/N2
    SLICE_X1Y17          FDRE                                         r  debl/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.858    -0.832    debl/B3/clk_out1
    SLICE_X1Y17          FDRE                                         r  debl/B3/Q_reg/C
                         clock pessimism              0.239    -0.592    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.066    -0.526    debl/B3/Q_reg
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ebu/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ebu/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.591    -0.590    ebu/B2/clk_out1
    SLICE_X1Y15          FDRE                                         r  ebu/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ebu/B2/Q_reg/Q
                         net (fo=2, routed)           0.181    -0.268    ebu/B3/N2
    SLICE_X1Y15          FDRE                                         r  ebu/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.860    -0.830    ebu/B3/clk_out1
    SLICE_X1Y15          FDRE                                         r  ebu/B3/Q_reg/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.066    -0.524    ebu/B3/Q_reg
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debd/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debd/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.592    -0.589    debd/B2/clk_out1
    SLICE_X1Y12          FDRE                                         r  debd/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  debd/B2/Q_reg/Q
                         net (fo=2, routed)           0.181    -0.267    debd/B3/N2
    SLICE_X1Y12          FDRE                                         r  debd/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.862    -0.828    debd/B3/clk_out1
    SLICE_X1Y12          FDRE                                         r  debd/B3/Q_reg/C
                         clock pessimism              0.238    -0.589    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.066    -0.523    debd/B3/Q_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 hPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hPos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.592    -0.589    clk_out1
    SLICE_X3Y37          FDRE                                         r  hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  hPos_reg[0]/Q
                         net (fo=6, routed)           0.180    -0.268    hPos_reg_n_0_[0]
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.042    -0.226 r  hPos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    hPos[0]
    SLICE_X3Y37          FDRE                                         r  hPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.862    -0.828    clk_out1
    SLICE_X3Y37          FDRE                                         r  hPos_reg[0]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105    -0.484    hPos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 debr/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debr/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.208%)  route 0.185ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.583    -0.598    debr/B2/clk_out1
    SLICE_X0Y26          FDRE                                         r  debr/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  debr/B2/Q_reg/Q
                         net (fo=2, routed)           0.185    -0.272    debr/B3/N2
    SLICE_X0Y26          FDRE                                         r  debr/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.851    -0.839    debr/B3/clk_out1
    SLICE_X0Y26          FDRE                                         r  debr/B3/Q_reg/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.066    -0.532    debr/B3/Q_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vPos_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.594    -0.587    clk_out1
    SLICE_X0Y40          FDRE                                         r  vPos_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vPos_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.314    vPos_reg[18]
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.203 r  vPos_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    vPos_reg[16]_i_1_n_5
    SLICE_X0Y40          FDRE                                         r  vPos_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.865    -0.825    clk_out1
    SLICE_X0Y40          FDRE                                         r  vPos_reg[18]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.105    -0.482    vPos_reg[18]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk_modifier/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    clk_modifier/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y36      HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X2Y33      HSdly_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X1Y37      VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y34      VSdly_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y37      hPos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y36      hPos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y36      hPos_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X4Y36      hPos_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y36      HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y36      HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y33      HSdly_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y33      HSdly_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y37      VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y37      VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y34      VSdly_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y34      VSdly_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y37      hPos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y37      hPos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y36      HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y36      HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y33      HSdly_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y33      HSdly_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y37      VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y37      VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y34      VSdly_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y34      VSdly_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y37      hPos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y37      hPos_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_modifier/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_modifier/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debr/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.011ns  (logic 4.110ns (58.616%)  route 2.902ns (41.384%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.620    -0.892    debr/B3/clk_out1
    SLICE_X0Y26          FDRE                                         r  debr/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  debr/B3/Q_reg/Q
                         net (fo=1, routed)           0.658     0.222    debr/SI/N3
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124     0.346 r  debr/SI/Z/O
                         net (fo=1, routed)           2.244     2.590    LED3_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.120 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000     6.120    LED3
    E19                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debd/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.670ns  (logic 4.085ns (61.238%)  route 2.586ns (38.762%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.634    -0.878    debd/B3/clk_out1
    SLICE_X1Y12          FDRE                                         r  debd/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  debd/B3/Q_reg/Q
                         net (fo=1, routed)           0.656     0.235    debd/SI/N3
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.124     0.359 r  debd/SI/Z/O
                         net (fo=1, routed)           1.929     2.288    LED4_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.793 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000     5.793    LED4
    U16                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ebu/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.599ns  (logic 4.081ns (61.842%)  route 2.518ns (38.158%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.631    -0.881    ebu/B3/clk_out1
    SLICE_X1Y15          FDRE                                         r  ebu/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  ebu/B3/Q_reg/Q
                         net (fo=1, routed)           0.656     0.232    ebu/SI/N3
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.124     0.356 r  ebu/SI/Z/O
                         net (fo=1, routed)           1.862     2.218    LED2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.719 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     5.719    LED2
    U19                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debl/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.416ns  (logic 4.089ns (63.729%)  route 2.327ns (36.271%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.629    -0.883    debl/B3/clk_out1
    SLICE_X1Y17          FDRE                                         r  debl/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  debl/B3/Q_reg/Q
                         net (fo=1, routed)           0.656     0.230    debl/SI/N3
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.124     0.354 r  debl/SI/Z/O
                         net (fo=1, routed)           1.671     2.025    LED1_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.534 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     5.534    LED1
    V19                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 3.986ns (65.883%)  route 2.064ns (34.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.636    -0.876    clk_out1
    SLICE_X1Y39          FDRE                                         r  vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga_green_reg[3]/Q
                         net (fo=1, routed)           2.064     1.645    VGA_GREEN_O_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.175 r  VGA_GREEN_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.175    VGA_GREEN_O[3]
    D17                                                               r  VGA_GREEN_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.878ns  (logic 4.042ns (68.758%)  route 1.836ns (31.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.636    -0.876    clk_out1
    SLICE_X2Y39          FDRE                                         r  vga_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  vga_red_reg[0]/Q
                         net (fo=1, routed)           1.836     1.479    VGA_RED_O_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.003 r  VGA_RED_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.003    VGA_RED_O[0]
    G19                                                               r  VGA_RED_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VSdly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.850ns  (logic 3.959ns (67.678%)  route 1.891ns (32.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.631    -0.881    clk_out1
    SLICE_X0Y34          FDRE                                         r  VSdly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  VSdly_reg/Q
                         net (fo=1, routed)           1.891     1.466    VGA_VS_O_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     4.970 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000     4.970    VGA_VS_O
    R19                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 3.975ns (68.061%)  route 1.865ns (31.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.636    -0.876    clk_out1
    SLICE_X1Y39          FDRE                                         r  vga_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  vga_red_reg[1]/Q
                         net (fo=1, routed)           1.865     1.446    VGA_RED_O_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     4.965 r  VGA_RED_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.965    VGA_RED_O[1]
    H19                                                               r  VGA_RED_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.793ns  (logic 3.981ns (68.714%)  route 1.812ns (31.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.630    -0.882    clk_out1
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga_blue_reg[3]/Q
                         net (fo=1, routed)           1.812     1.387    VGA_BLUE_O_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     4.912 r  VGA_BLUE_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.912    VGA_BLUE_O[3]
    J18                                                               r  VGA_BLUE_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.766ns  (logic 3.951ns (68.530%)  route 1.814ns (31.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.630    -0.882    clk_out1
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga_blue_reg[0]/Q
                         net (fo=1, routed)           1.814     1.389    VGA_BLUE_O_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     4.884 r  VGA_BLUE_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.884    VGA_BLUE_O[0]
    N18                                                               r  VGA_BLUE_O[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.363ns (82.829%)  route 0.283ns (17.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.591    -0.590    clk_out1
    SLICE_X1Y36          FDRE                                         r  vga_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_green_reg[0]/Q
                         net (fo=1, routed)           0.283    -0.167    VGA_GREEN_O_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.055 r  VGA_GREEN_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.055    VGA_GREEN_O[0]
    J17                                                               r  VGA_GREEN_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 1.346ns (80.642%)  route 0.323ns (19.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.590    -0.591    clk_out1
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_blue_reg[1]/Q
                         net (fo=1, routed)           0.323    -0.127    VGA_BLUE_O_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.077 r  VGA_BLUE_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.077    VGA_BLUE_O[1]
    L18                                                               r  VGA_BLUE_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.667ns  (logic 1.348ns (80.839%)  route 0.319ns (19.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.593    -0.588    clk_out1
    SLICE_X1Y39          FDRE                                         r  vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_green_reg[1]/Q
                         net (fo=1, routed)           0.319    -0.128    VGA_GREEN_O_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.079 r  VGA_GREEN_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.079    VGA_GREEN_O[1]
    H17                                                               r  VGA_GREEN_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.345ns (78.992%)  route 0.358ns (21.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.591    -0.590    clk_out1
    SLICE_X1Y36          FDRE                                         r  vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_red_reg[3]/Q
                         net (fo=1, routed)           0.358    -0.092    VGA_RED_O_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.112 r  VGA_RED_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.112    VGA_RED_O[3]
    N19                                                               r  VGA_RED_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HSdly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.362ns (79.698%)  route 0.347ns (20.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.590    -0.591    clk_out1
    SLICE_X2Y33          FDRE                                         r  HSdly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  HSdly_reg/Q
                         net (fo=1, routed)           0.347    -0.080    VGA_HS_O_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.117 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000     1.117    VGA_HS_O
    P19                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.361ns (79.381%)  route 0.353ns (20.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.590    -0.591    clk_out1
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_blue_reg[2]/Q
                         net (fo=1, routed)           0.353    -0.097    VGA_BLUE_O_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.123 r  VGA_BLUE_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.123    VGA_BLUE_O[2]
    K18                                                               r  VGA_BLUE_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.389ns (80.924%)  route 0.327ns (19.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.592    -0.589    clk_out1
    SLICE_X2Y37          FDRE                                         r  vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  vga_red_reg[2]/Q
                         net (fo=1, routed)           0.327    -0.098    VGA_RED_O_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.127 r  VGA_RED_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.127    VGA_RED_O[2]
    J19                                                               r  VGA_RED_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.371ns (79.588%)  route 0.352ns (20.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.593    -0.588    clk_out1
    SLICE_X1Y39          FDRE                                         r  vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_green_reg[2]/Q
                         net (fo=1, routed)           0.352    -0.096    VGA_GREEN_O_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.134 r  VGA_GREEN_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.134    VGA_GREEN_O[2]
    G17                                                               r  VGA_GREEN_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.338ns (77.181%)  route 0.395ns (22.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.590    -0.591    clk_out1
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_blue_reg[0]/Q
                         net (fo=1, routed)           0.395    -0.055    VGA_BLUE_O_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.142 r  VGA_BLUE_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.142    VGA_BLUE_O[0]
    N18                                                               r  VGA_BLUE_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.367ns (77.645%)  route 0.393ns (22.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.590    -0.591    clk_out1
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_blue_reg[3]/Q
                         net (fo=1, routed)           0.393    -0.057    VGA_BLUE_O_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.169 r  VGA_BLUE_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.169    VGA_BLUE_O[3]
    J18                                                               r  VGA_BLUE_O[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_modifier/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_modifier/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     5.894    clk_modifier/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_modifier/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_modifier/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_modifier/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_modifier/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_modifier/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_modifier/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_modifier/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_modifier/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_modifier/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_GREEN_I[1]
                            (input port)
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.810ns  (logic 1.582ns (32.891%)  route 3.228ns (67.109%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  VGA_GREEN_I[1] (IN)
                         net (fo=0)                   0.000     0.000    VGA_GREEN_I[1]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_GREEN_I_IBUF[1]_inst/O
                         net (fo=1, routed)           3.228     4.686    VGA_GREEN_I_IBUF[1]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.810 r  vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000     4.810    vga_green[1]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.517    -1.478    clk_out1
    SLICE_X1Y39          FDRE                                         r  vga_green_reg[1]/C

Slack:                    inf
  Source:                 VGA_RED_I[2]
                            (input port)
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.793ns  (logic 1.577ns (32.901%)  route 3.216ns (67.099%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  VGA_RED_I[2] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  VGA_RED_I_IBUF[2]_inst/O
                         net (fo=1, routed)           3.216     4.669    VGA_RED_I_IBUF[2]
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.124     4.793 r  vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000     4.793    vga_red[2]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.515    -1.480    clk_out1
    SLICE_X2Y37          FDRE                                         r  vga_red_reg[2]/C

Slack:                    inf
  Source:                 VGA_GREEN_I[3]
                            (input port)
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.722ns  (logic 1.578ns (33.430%)  route 3.143ns (66.570%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  VGA_GREEN_I[3] (IN)
                         net (fo=0)                   0.000     0.000    VGA_GREEN_I[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  VGA_GREEN_I_IBUF[3]_inst/O
                         net (fo=1, routed)           3.143     4.598    VGA_GREEN_I_IBUF[3]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.722 r  vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000     4.722    vga_green[3]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.517    -1.478    clk_out1
    SLICE_X1Y39          FDRE                                         r  vga_green_reg[3]/C

Slack:                    inf
  Source:                 VGA_GREEN_I[0]
                            (input port)
  Destination:            vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.640ns  (logic 1.588ns (34.220%)  route 3.052ns (65.780%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  VGA_GREEN_I[0] (IN)
                         net (fo=0)                   0.000     0.000    VGA_GREEN_I[0]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  VGA_GREEN_I_IBUF[0]_inst/O
                         net (fo=1, routed)           3.052     4.516    VGA_GREEN_I_IBUF[0]
    SLICE_X1Y36          LUT6 (Prop_lut6_I5_O)        0.124     4.640 r  vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000     4.640    vga_green[0]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.514    -1.481    clk_out1
    SLICE_X1Y36          FDRE                                         r  vga_green_reg[0]/C

Slack:                    inf
  Source:                 VGA_RED_I[3]
                            (input port)
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.565ns  (logic 1.593ns (34.890%)  route 2.972ns (65.110%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  VGA_RED_I[3] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  VGA_RED_I_IBUF[3]_inst/O
                         net (fo=1, routed)           2.972     4.441    VGA_RED_I_IBUF[3]
    SLICE_X1Y36          LUT6 (Prop_lut6_I5_O)        0.124     4.565 r  vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000     4.565    vga_red[3]_i_2_n_0
    SLICE_X1Y36          FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.514    -1.481    clk_out1
    SLICE_X1Y36          FDRE                                         r  vga_red_reg[3]/C

Slack:                    inf
  Source:                 VGA_RED_I[0]
                            (input port)
  Destination:            vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.488ns  (logic 1.580ns (35.211%)  route 2.908ns (64.789%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  VGA_RED_I[0] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  VGA_RED_I_IBUF[0]_inst/O
                         net (fo=1, routed)           2.908     4.364    VGA_RED_I_IBUF[0]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.488 r  vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000     4.488    vga_red[0]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.517    -1.478    clk_out1
    SLICE_X2Y39          FDRE                                         r  vga_red_reg[0]/C

Slack:                    inf
  Source:                 VGA_RED_I[1]
                            (input port)
  Destination:            vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 1.579ns (35.596%)  route 2.857ns (64.404%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  VGA_RED_I[1] (IN)
                         net (fo=0)                   0.000     0.000    VGA_RED_I[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  VGA_RED_I_IBUF[1]_inst/O
                         net (fo=1, routed)           2.857     4.312    VGA_RED_I_IBUF[1]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.436 r  vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000     4.436    vga_red[1]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.517    -1.478    clk_out1
    SLICE_X1Y39          FDRE                                         r  vga_red_reg[1]/C

Slack:                    inf
  Source:                 IMAGE[1]
                            (input port)
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.178ns  (logic 1.585ns (37.943%)  route 2.593ns (62.057%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  IMAGE[1] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  IMAGE_IBUF[1]_inst/O
                         net (fo=12, routed)          2.593     4.054    IMAGE_IBUF[1]
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.124     4.178 r  vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000     4.178    vga_green[2]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.517    -1.478    clk_out1
    SLICE_X1Y39          FDRE                                         r  vga_green_reg[2]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[0]
                            (input port)
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.907ns  (logic 1.583ns (40.512%)  route 2.324ns (59.488%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  VGA_BLUE_I[0] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  VGA_BLUE_I_IBUF[0]_inst/O
                         net (fo=1, routed)           2.324     3.783    VGA_BLUE_I_IBUF[0]
    SLICE_X0Y33          LUT6 (Prop_lut6_I5_O)        0.124     3.907 r  vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     3.907    vga_blue[0]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.512    -1.483    clk_out1
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[0]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[3]
                            (input port)
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.792ns  (logic 1.575ns (41.532%)  route 2.217ns (58.468%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  VGA_BLUE_I[3] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  VGA_BLUE_I_IBUF[3]_inst/O
                         net (fo=1, routed)           2.217     3.668    VGA_BLUE_I_IBUF[3]
    SLICE_X0Y33          LUT6 (Prop_lut6_I5_O)        0.124     3.792 r  vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     3.792    vga_blue[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          1.512    -1.483    clk_out1
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            debl/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.219ns (42.272%)  route 0.300ns (57.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.519    debl/B1/BTNL_IBUF
    SLICE_X0Y17          FDRE                                         r  debl/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.858    -0.832    debl/B1/clk_out1
    SLICE_X0Y17          FDRE                                         r  debl/B1/Q_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ebu/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.222ns (42.549%)  route 0.300ns (57.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.521    ebu/B1/BTNU_IBUF
    SLICE_X0Y15          FDRE                                         r  ebu/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.860    -0.830    ebu/B1/clk_out1
    SLICE_X0Y15          FDRE                                         r  ebu/B1/Q_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            debd/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.221ns (37.983%)  route 0.360ns (62.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.581    debd/B1/BTND_IBUF
    SLICE_X0Y12          FDRE                                         r  debd/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.862    -0.828    debd/B1/clk_out1
    SLICE_X0Y12          FDRE                                         r  debd/B1/Q_reg/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            debr/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.219ns (30.964%)  route 0.489ns (69.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.708    debr/B1/BTNR_IBUF
    SLICE_X0Y25          FDRE                                         r  debr/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.850    -0.840    debr/B1/clk_out1
    SLICE_X0Y25          FDRE                                         r  debr/B1/Q_reg/C

Slack:                    inf
  Source:                 VGA_BLUE_I[1]
                            (input port)
  Destination:            vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.263ns (30.288%)  route 0.605ns (69.712%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  VGA_BLUE_I[1] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  VGA_BLUE_I_IBUF[1]_inst/O
                         net (fo=1, routed)           0.605     0.823    VGA_BLUE_I_IBUF[1]
    SLICE_X0Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.868 r  vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.868    vga_blue[1]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.859    -0.831    clk_out1
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[1]/C

Slack:                    inf
  Source:                 IMAGE[1]
                            (input port)
  Destination:            vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.274ns (27.635%)  route 0.718ns (72.365%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  IMAGE[1] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  IMAGE_IBUF[1]_inst/O
                         net (fo=12, routed)          0.718     0.948    IMAGE_IBUF[1]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.993 r  vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.993    vga_green[0]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.861    -0.829    clk_out1
    SLICE_X1Y36          FDRE                                         r  vga_green_reg[0]/C

Slack:                    inf
  Source:                 IMAGE[1]
                            (input port)
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.274ns (26.799%)  route 0.749ns (73.201%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  IMAGE[1] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  IMAGE_IBUF[1]_inst/O
                         net (fo=12, routed)          0.749     0.979    IMAGE_IBUF[1]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.045     1.024 r  vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000     1.024    vga_red[3]_i_2_n_0
    SLICE_X1Y36          FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.861    -0.829    clk_out1
    SLICE_X1Y36          FDRE                                         r  vga_red_reg[3]/C

Slack:                    inf
  Source:                 IMAGE[1]
                            (input port)
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.274ns (26.480%)  route 0.762ns (73.520%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  IMAGE[1] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  IMAGE_IBUF[1]_inst/O
                         net (fo=12, routed)          0.762     0.991    IMAGE_IBUF[1]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.045     1.036 r  vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.036    vga_blue[2]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.859    -0.831    clk_out1
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[2]/C

Slack:                    inf
  Source:                 IMAGE[1]
                            (input port)
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.274ns (26.381%)  route 0.766ns (73.619%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  IMAGE[1] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  IMAGE_IBUF[1]_inst/O
                         net (fo=12, routed)          0.766     0.995    IMAGE_IBUF[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.040 r  vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.040    vga_red[2]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.862    -0.828    clk_out1
    SLICE_X2Y37          FDRE                                         r  vga_red_reg[2]/C

Slack:                    inf
  Source:                 IMAGE[0]
                            (input port)
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.266ns (23.990%)  route 0.843ns (76.010%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  IMAGE[0] (IN)
                         net (fo=0)                   0.000     0.000    IMAGE[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  IMAGE_IBUF[0]_inst/O
                         net (fo=12, routed)          0.843     1.064    IMAGE_IBUF[0]
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.045     1.109 r  vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.109    vga_blue[0]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_modifier/clkout1_buf/O
                         net (fo=90, routed)          0.859    -0.831    clk_out1
    SLICE_X0Y33          FDRE                                         r  vga_blue_reg[0]/C





