m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/Vivado/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.sim/sim_1/behav/modelsim
vfull_adder_using_two_half_adder
Z1 !s110 1722178663
!i10b 1
!s100 ezC]gf6l3<zKfDAZ=H_Pa3
Ib5SGba7cUMX];0nmSmB>Q3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1722176597
8../../../../full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v
F../../../../full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v
Z3 L0 23
Z4 OL;L;10.6d;65
r1
!s85 0
31
Z5 !s108 1722178663.000000
Z6 !s107 ../../../../full_adder_using_two_half_adder.srcs/sim_1/new/full_adder_using_two_half_adder_tb.v|../../../../full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v|../../../../full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v|
Z7 !s90 -64|-incr|-work|xil_defaultlib|../../../../full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v|../../../../full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v|../../../../full_adder_using_two_half_adder.srcs/sim_1/new/full_adder_using_two_half_adder_tb.v|
!i113 0
Z8 o-work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 tCvgOpt 0
vfull_adder_using_two_half_adder_tb
R1
!i10b 1
!s100 YC?Nmm[zg4FoDm[:?2joF1
IRE@CbWMNoKZkCE;_[RP^]0
R2
R0
w1722118179
8../../../../full_adder_using_two_half_adder.srcs/sim_1/new/full_adder_using_two_half_adder_tb.v
F../../../../full_adder_using_two_half_adder.srcs/sim_1/new/full_adder_using_two_half_adder_tb.v
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
vglbl
!s110 1722178664
!i10b 1
!s100 JWZ^meD<P7inSF0<1SiO32
IAl?5;D^:bf?I5A^M>WzmU1
R2
R0
w1529022455
8glbl.v
Fglbl.v
L0 6
R4
r1
!s85 0
31
R5
!s107 glbl.v|
!s90 -work|xil_defaultlib|glbl.v|
!i113 0
R8
R9
vhalf_adder
R1
!i10b 1
!s100 nhMCe``ZOogig4>^8<j?43
IhodSOm@_;BHUlEmWgbzB_2
R2
R0
w1722176766
8../../../../full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v
F../../../../full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v
L0 22
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
