Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Thu Dec 12 15:14:53 2019
| Host         : C940-van-Willem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.895        0.000                      0                 3268        0.060        0.000                      0                 3268        3.000        0.000                       0                   655  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                           ------------       ----------      --------------
VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz  {0.000 5.000}      10.000          100.000         
  PixelClk_ClockingWizard                       {0.000 19.863}     39.725          25.173          
  clkfbout_ClockingWizard                       {0.000 20.000}     40.000          25.000          
sys_clk_pin                                     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz                                                                                                                                                    3.000        0.000                       0                     1  
  PixelClk_ClockingWizard                            32.551        0.000                      0                 1197        0.099        0.000                      0                 1197       19.363        0.000                       0                   147  
  clkfbout_ClockingWizard                                                                                                                                                                        37.845        0.000                       0                     3  
sys_clk_pin                                           1.895        0.000                      0                 2071        0.060        0.000                      0                 2071        4.500        0.000                       0                   504  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
  To Clock:  VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  PixelClk_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       32.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.551ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 0.946ns (14.829%)  route 5.433ns (85.171%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.228 - 39.725 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.620     1.622    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.456     2.078 r  VGA_RGB_map/s_addrb0_reg[1]/Q
                         net (fo=31, routed)          1.720     3.798    VGA_RGB_map/O57[1]
    SLICE_X71Y92         LUT4 (Prop_lut4_I2_O)        0.124     3.922 f  VGA_RGB_map/s_addrb0[0]_i_7/O
                         net (fo=1, routed)           0.845     4.766    VGA_RGB_map/s_addrb0[0]_i_7_n_0
    SLICE_X71Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.890 f  VGA_RGB_map/s_addrb0[0]_i_6/O
                         net (fo=1, routed)           0.877     5.767    VGA_RGB_map/s_addrb0[0]_i_6_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124     5.891 f  VGA_RGB_map/s_addrb0[0]_i_4/O
                         net (fo=2, routed)           0.971     6.862    VGA_RGB_map/VGATiming_map/klaar_reg_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I4_O)        0.118     6.980 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          1.022     8.001    VGA_RGB_map/VGATiming_map_n_6
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.500    41.228    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[0]/C
                         clock pessimism              0.119    41.347    
                         clock uncertainty           -0.164    41.183    
    SLICE_X67Y102        FDRE (Setup_fdre_C_R)       -0.631    40.552    VGA_RGB_map/s_addrb0_reg[0]
  -------------------------------------------------------------------
                         required time                         40.552    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                 32.551    

Slack (MET) :             32.551ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 0.946ns (14.829%)  route 5.433ns (85.171%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.228 - 39.725 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.620     1.622    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.456     2.078 r  VGA_RGB_map/s_addrb0_reg[1]/Q
                         net (fo=31, routed)          1.720     3.798    VGA_RGB_map/O57[1]
    SLICE_X71Y92         LUT4 (Prop_lut4_I2_O)        0.124     3.922 f  VGA_RGB_map/s_addrb0[0]_i_7/O
                         net (fo=1, routed)           0.845     4.766    VGA_RGB_map/s_addrb0[0]_i_7_n_0
    SLICE_X71Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.890 f  VGA_RGB_map/s_addrb0[0]_i_6/O
                         net (fo=1, routed)           0.877     5.767    VGA_RGB_map/s_addrb0[0]_i_6_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124     5.891 f  VGA_RGB_map/s_addrb0[0]_i_4/O
                         net (fo=2, routed)           0.971     6.862    VGA_RGB_map/VGATiming_map/klaar_reg_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I4_O)        0.118     6.980 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          1.022     8.001    VGA_RGB_map/VGATiming_map_n_6
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.500    41.228    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/C
                         clock pessimism              0.119    41.347    
                         clock uncertainty           -0.164    41.183    
    SLICE_X67Y102        FDRE (Setup_fdre_C_R)       -0.631    40.552    VGA_RGB_map/s_addrb0_reg[1]
  -------------------------------------------------------------------
                         required time                         40.552    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                 32.551    

Slack (MET) :             32.551ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 0.946ns (14.829%)  route 5.433ns (85.171%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.228 - 39.725 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.620     1.622    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.456     2.078 r  VGA_RGB_map/s_addrb0_reg[1]/Q
                         net (fo=31, routed)          1.720     3.798    VGA_RGB_map/O57[1]
    SLICE_X71Y92         LUT4 (Prop_lut4_I2_O)        0.124     3.922 f  VGA_RGB_map/s_addrb0[0]_i_7/O
                         net (fo=1, routed)           0.845     4.766    VGA_RGB_map/s_addrb0[0]_i_7_n_0
    SLICE_X71Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.890 f  VGA_RGB_map/s_addrb0[0]_i_6/O
                         net (fo=1, routed)           0.877     5.767    VGA_RGB_map/s_addrb0[0]_i_6_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124     5.891 f  VGA_RGB_map/s_addrb0[0]_i_4/O
                         net (fo=2, routed)           0.971     6.862    VGA_RGB_map/VGATiming_map/klaar_reg_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I4_O)        0.118     6.980 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          1.022     8.001    VGA_RGB_map/VGATiming_map_n_6
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.500    41.228    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[2]/C
                         clock pessimism              0.119    41.347    
                         clock uncertainty           -0.164    41.183    
    SLICE_X67Y102        FDRE (Setup_fdre_C_R)       -0.631    40.552    VGA_RGB_map/s_addrb0_reg[2]
  -------------------------------------------------------------------
                         required time                         40.552    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                 32.551    

Slack (MET) :             32.551ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 0.946ns (14.829%)  route 5.433ns (85.171%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.228 - 39.725 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.620     1.622    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.456     2.078 r  VGA_RGB_map/s_addrb0_reg[1]/Q
                         net (fo=31, routed)          1.720     3.798    VGA_RGB_map/O57[1]
    SLICE_X71Y92         LUT4 (Prop_lut4_I2_O)        0.124     3.922 f  VGA_RGB_map/s_addrb0[0]_i_7/O
                         net (fo=1, routed)           0.845     4.766    VGA_RGB_map/s_addrb0[0]_i_7_n_0
    SLICE_X71Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.890 f  VGA_RGB_map/s_addrb0[0]_i_6/O
                         net (fo=1, routed)           0.877     5.767    VGA_RGB_map/s_addrb0[0]_i_6_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124     5.891 f  VGA_RGB_map/s_addrb0[0]_i_4/O
                         net (fo=2, routed)           0.971     6.862    VGA_RGB_map/VGATiming_map/klaar_reg_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I4_O)        0.118     6.980 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          1.022     8.001    VGA_RGB_map/VGATiming_map_n_6
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.500    41.228    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[3]/C
                         clock pessimism              0.119    41.347    
                         clock uncertainty           -0.164    41.183    
    SLICE_X67Y102        FDRE (Setup_fdre_C_R)       -0.631    40.552    VGA_RGB_map/s_addrb0_reg[3]
  -------------------------------------------------------------------
                         required time                         40.552    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                 32.551    

Slack (MET) :             32.665ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 0.946ns (15.162%)  route 5.293ns (84.838%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.227 - 39.725 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.620     1.622    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.456     2.078 r  VGA_RGB_map/s_addrb0_reg[1]/Q
                         net (fo=31, routed)          1.720     3.798    VGA_RGB_map/O57[1]
    SLICE_X71Y92         LUT4 (Prop_lut4_I2_O)        0.124     3.922 f  VGA_RGB_map/s_addrb0[0]_i_7/O
                         net (fo=1, routed)           0.845     4.766    VGA_RGB_map/s_addrb0[0]_i_7_n_0
    SLICE_X71Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.890 f  VGA_RGB_map/s_addrb0[0]_i_6/O
                         net (fo=1, routed)           0.877     5.767    VGA_RGB_map/s_addrb0[0]_i_6_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124     5.891 f  VGA_RGB_map/s_addrb0[0]_i_4/O
                         net (fo=2, routed)           0.971     6.862    VGA_RGB_map/VGATiming_map/klaar_reg_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I4_O)        0.118     6.980 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.881     7.861    VGA_RGB_map/VGATiming_map_n_6
    SLICE_X67Y104        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.499    41.227    VGA_RGB_map/PixelClk
    SLICE_X67Y104        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[10]/C
                         clock pessimism              0.094    41.321    
                         clock uncertainty           -0.164    41.157    
    SLICE_X67Y104        FDRE (Setup_fdre_C_R)       -0.631    40.526    VGA_RGB_map/s_addrb0_reg[10]
  -------------------------------------------------------------------
                         required time                         40.526    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 32.665    

Slack (MET) :             32.665ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 0.946ns (15.162%)  route 5.293ns (84.838%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.227 - 39.725 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.620     1.622    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.456     2.078 r  VGA_RGB_map/s_addrb0_reg[1]/Q
                         net (fo=31, routed)          1.720     3.798    VGA_RGB_map/O57[1]
    SLICE_X71Y92         LUT4 (Prop_lut4_I2_O)        0.124     3.922 f  VGA_RGB_map/s_addrb0[0]_i_7/O
                         net (fo=1, routed)           0.845     4.766    VGA_RGB_map/s_addrb0[0]_i_7_n_0
    SLICE_X71Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.890 f  VGA_RGB_map/s_addrb0[0]_i_6/O
                         net (fo=1, routed)           0.877     5.767    VGA_RGB_map/s_addrb0[0]_i_6_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124     5.891 f  VGA_RGB_map/s_addrb0[0]_i_4/O
                         net (fo=2, routed)           0.971     6.862    VGA_RGB_map/VGATiming_map/klaar_reg_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I4_O)        0.118     6.980 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.881     7.861    VGA_RGB_map/VGATiming_map_n_6
    SLICE_X67Y104        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.499    41.227    VGA_RGB_map/PixelClk
    SLICE_X67Y104        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[11]/C
                         clock pessimism              0.094    41.321    
                         clock uncertainty           -0.164    41.157    
    SLICE_X67Y104        FDRE (Setup_fdre_C_R)       -0.631    40.526    VGA_RGB_map/s_addrb0_reg[11]
  -------------------------------------------------------------------
                         required time                         40.526    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 32.665    

Slack (MET) :             32.665ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 0.946ns (15.162%)  route 5.293ns (84.838%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.227 - 39.725 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.620     1.622    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.456     2.078 r  VGA_RGB_map/s_addrb0_reg[1]/Q
                         net (fo=31, routed)          1.720     3.798    VGA_RGB_map/O57[1]
    SLICE_X71Y92         LUT4 (Prop_lut4_I2_O)        0.124     3.922 f  VGA_RGB_map/s_addrb0[0]_i_7/O
                         net (fo=1, routed)           0.845     4.766    VGA_RGB_map/s_addrb0[0]_i_7_n_0
    SLICE_X71Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.890 f  VGA_RGB_map/s_addrb0[0]_i_6/O
                         net (fo=1, routed)           0.877     5.767    VGA_RGB_map/s_addrb0[0]_i_6_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124     5.891 f  VGA_RGB_map/s_addrb0[0]_i_4/O
                         net (fo=2, routed)           0.971     6.862    VGA_RGB_map/VGATiming_map/klaar_reg_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I4_O)        0.118     6.980 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.881     7.861    VGA_RGB_map/VGATiming_map_n_6
    SLICE_X67Y104        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.499    41.227    VGA_RGB_map/PixelClk
    SLICE_X67Y104        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[8]/C
                         clock pessimism              0.094    41.321    
                         clock uncertainty           -0.164    41.157    
    SLICE_X67Y104        FDRE (Setup_fdre_C_R)       -0.631    40.526    VGA_RGB_map/s_addrb0_reg[8]
  -------------------------------------------------------------------
                         required time                         40.526    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 32.665    

Slack (MET) :             32.665ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 0.946ns (15.162%)  route 5.293ns (84.838%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.227 - 39.725 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.620     1.622    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.456     2.078 r  VGA_RGB_map/s_addrb0_reg[1]/Q
                         net (fo=31, routed)          1.720     3.798    VGA_RGB_map/O57[1]
    SLICE_X71Y92         LUT4 (Prop_lut4_I2_O)        0.124     3.922 f  VGA_RGB_map/s_addrb0[0]_i_7/O
                         net (fo=1, routed)           0.845     4.766    VGA_RGB_map/s_addrb0[0]_i_7_n_0
    SLICE_X71Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.890 f  VGA_RGB_map/s_addrb0[0]_i_6/O
                         net (fo=1, routed)           0.877     5.767    VGA_RGB_map/s_addrb0[0]_i_6_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124     5.891 f  VGA_RGB_map/s_addrb0[0]_i_4/O
                         net (fo=2, routed)           0.971     6.862    VGA_RGB_map/VGATiming_map/klaar_reg_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I4_O)        0.118     6.980 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.881     7.861    VGA_RGB_map/VGATiming_map_n_6
    SLICE_X67Y104        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.499    41.227    VGA_RGB_map/PixelClk
    SLICE_X67Y104        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[9]/C
                         clock pessimism              0.094    41.321    
                         clock uncertainty           -0.164    41.157    
    SLICE_X67Y104        FDRE (Setup_fdre_C_R)       -0.631    40.526    VGA_RGB_map/s_addrb0_reg[9]
  -------------------------------------------------------------------
                         required time                         40.526    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 32.665    

Slack (MET) :             32.693ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.946ns (15.230%)  route 5.265ns (84.770%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.227 - 39.725 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.620     1.622    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.456     2.078 r  VGA_RGB_map/s_addrb0_reg[1]/Q
                         net (fo=31, routed)          1.720     3.798    VGA_RGB_map/O57[1]
    SLICE_X71Y92         LUT4 (Prop_lut4_I2_O)        0.124     3.922 f  VGA_RGB_map/s_addrb0[0]_i_7/O
                         net (fo=1, routed)           0.845     4.766    VGA_RGB_map/s_addrb0[0]_i_7_n_0
    SLICE_X71Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.890 f  VGA_RGB_map/s_addrb0[0]_i_6/O
                         net (fo=1, routed)           0.877     5.767    VGA_RGB_map/s_addrb0[0]_i_6_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124     5.891 f  VGA_RGB_map/s_addrb0[0]_i_4/O
                         net (fo=2, routed)           0.971     6.862    VGA_RGB_map/VGATiming_map/klaar_reg_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I4_O)        0.118     6.980 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.854     7.833    VGA_RGB_map/VGATiming_map_n_6
    SLICE_X67Y103        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.499    41.227    VGA_RGB_map/PixelClk
    SLICE_X67Y103        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[4]/C
                         clock pessimism              0.094    41.321    
                         clock uncertainty           -0.164    41.157    
    SLICE_X67Y103        FDRE (Setup_fdre_C_R)       -0.631    40.526    VGA_RGB_map/s_addrb0_reg[4]
  -------------------------------------------------------------------
                         required time                         40.526    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                 32.693    

Slack (MET) :             32.693ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.946ns (15.230%)  route 5.265ns (84.770%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.227 - 39.725 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.620     1.622    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.456     2.078 r  VGA_RGB_map/s_addrb0_reg[1]/Q
                         net (fo=31, routed)          1.720     3.798    VGA_RGB_map/O57[1]
    SLICE_X71Y92         LUT4 (Prop_lut4_I2_O)        0.124     3.922 f  VGA_RGB_map/s_addrb0[0]_i_7/O
                         net (fo=1, routed)           0.845     4.766    VGA_RGB_map/s_addrb0[0]_i_7_n_0
    SLICE_X71Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.890 f  VGA_RGB_map/s_addrb0[0]_i_6/O
                         net (fo=1, routed)           0.877     5.767    VGA_RGB_map/s_addrb0[0]_i_6_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124     5.891 f  VGA_RGB_map/s_addrb0[0]_i_4/O
                         net (fo=2, routed)           0.971     6.862    VGA_RGB_map/VGATiming_map/klaar_reg_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I4_O)        0.118     6.980 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.854     7.833    VGA_RGB_map/VGATiming_map_n_6
    SLICE_X67Y103        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.499    41.227    VGA_RGB_map/PixelClk
    SLICE_X67Y103        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[5]/C
                         clock pessimism              0.094    41.321    
                         clock uncertainty           -0.164    41.157    
    SLICE_X67Y103        FDRE (Setup_fdre_C_R)       -0.631    40.526    VGA_RGB_map/s_addrb0_reg[5]
  -------------------------------------------------------------------
                         required time                         40.526    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                 32.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.545%)  route 0.484ns (77.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.564     0.566    VGA_RGB_map/PixelClk
    SLICE_X67Y105        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y105        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  VGA_RGB_map/s_addrb0_reg[12]/Q
                         net (fo=31, routed)          0.484     1.191    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[12]
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.907     0.909    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     0.909    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.092    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.408%)  route 0.488ns (77.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.564     0.566    VGA_RGB_map/PixelClk
    SLICE_X67Y104        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  VGA_RGB_map/s_addrb0_reg[10]/Q
                         net (fo=31, routed)          0.488     1.195    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[10]
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.907     0.909    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     0.909    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.092    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.067%)  route 0.498ns (77.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.564     0.566    VGA_RGB_map/PixelClk
    SLICE_X67Y103        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  VGA_RGB_map/s_addrb0_reg[4]/Q
                         net (fo=31, routed)          0.498     1.205    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.907     0.909    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     0.909    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.092    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.065%)  route 0.498ns (77.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.565     0.567    VGA_RGB_map/PixelClk
    SLICE_X67Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  VGA_RGB_map/s_addrb0_reg[0]/Q
                         net (fo=31, routed)          0.498     1.206    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[0]
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.907     0.909    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     0.909    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.092    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.388%)  route 0.275ns (62.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.561     0.563    VGA_RGB_map/PixelClk
    SLICE_X70Y112        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y112        FDRE (Prop_fdre_C_Q)         0.164     0.727 r  VGA_RGB_map/s_addrb1_reg[0]/Q
                         net (fo=31, routed)          0.275     1.001    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB36_X2Y22         RAMB36E1                                     r  VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.903     0.905    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.671    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.854    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.364%)  route 0.275ns (62.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.561     0.563    VGA_RGB_map/PixelClk
    SLICE_X70Y112        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y112        FDRE (Prop_fdre_C_Q)         0.164     0.727 r  VGA_RGB_map/s_addrb1_reg[1]/Q
                         net (fo=31, routed)          0.275     1.002    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[1]
    RAMB36_X2Y22         RAMB36E1                                     r  VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.903     0.905    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.671    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.854    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.141ns (20.821%)  route 0.536ns (79.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.564     0.566    VGA_RGB_map/PixelClk
    SLICE_X67Y104        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  VGA_RGB_map/s_addrb0_reg[8]/Q
                         net (fo=31, routed)          0.536     1.243    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[8]
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.907     0.909    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     0.909    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.092    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.509%)  route 0.547ns (79.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.564     0.566    VGA_RGB_map/PixelClk
    SLICE_X67Y103        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  VGA_RGB_map/s_addrb0_reg[5]/Q
                         net (fo=31, routed)          0.547     1.253    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y18         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.906     0.908    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     0.908    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.091    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.163%)  route 0.266ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.561     0.563    VGA_RGB_map/PixelClk
    SLICE_X70Y112        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y112        FDRE (Prop_fdre_C_Q)         0.164     0.727 r  VGA_RGB_map/s_addrb1_reg[2]/Q
                         net (fo=31, routed)          0.266     0.992    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y22         RAMB36E1                                     r  VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.875     0.877    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y22         RAMB36E1                                     r  VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.643    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.826    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.300%)  route 0.554ns (79.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.564     0.566    VGA_RGB_map/PixelClk
    SLICE_X67Y103        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  VGA_RGB_map/s_addrb0_reg[7]/Q
                         net (fo=31, routed)          0.554     1.260    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.907     0.909    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     0.909    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.092    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_ClockingWizard
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y12     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y14     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y18     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y16     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y23     VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X0Y26     VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X0Y23     VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y27     VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y21     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y19     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X70Y78     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_109_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X70Y88     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_116_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X56Y122    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_130_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X72Y82     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_102_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y125    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y125    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y125    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y125    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X65Y110    VGA_RGB_map/VGATiming_map/Hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X64Y110    VGA_RGB_map/VGATiming_map/Hcount_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X56Y122    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_130_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X72Y82     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_102_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X69Y116    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_137_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X70Y78     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_109_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y125    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y125    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y122    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y125    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y122    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y125    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard
  To Clock:  clkfbout_ClockingWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    VGA_RGB_map/VGATiming_map/clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 2.027ns (28.152%)  route 5.173ns (71.848%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.633     5.236    Triangles_map/Bresenham/CLK100MHz
    SLICE_X65Y95         FDRE                                         r  Triangles_map/Bresenham/dy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  Triangles_map/Bresenham/dy_reg[2]/Q
                         net (fo=7, routed)           1.147     6.838    Triangles_map/Bresenham/dy[2]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.962 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.463     7.425    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X61Y98         LUT3 (Prop_lut3_I1_O)        0.118     7.543 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.599     8.142    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X61Y100        LUT5 (Prop_lut5_I0_O)        0.326     8.468 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.468    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.000    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.245    10.473    Triangles_map/Bresenham/currX20_in
    SLICE_X66Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.597 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.887    11.483    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X68Y100        LUT3 (Prop_lut3_I2_O)        0.119    11.602 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.834    12.436    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X66Y105        FDSE                                         r  Triangles_map/Bresenham/err_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.496    14.918    Triangles_map/Bresenham/CLK100MHz
    SLICE_X66Y105        FDSE                                         r  Triangles_map/Bresenham/err_reg[28]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X66Y105        FDSE (Setup_fdse_C_S)       -0.732    14.331    Triangles_map/Bresenham/err_reg[28]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 2.027ns (28.152%)  route 5.173ns (71.848%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.633     5.236    Triangles_map/Bresenham/CLK100MHz
    SLICE_X65Y95         FDRE                                         r  Triangles_map/Bresenham/dy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  Triangles_map/Bresenham/dy_reg[2]/Q
                         net (fo=7, routed)           1.147     6.838    Triangles_map/Bresenham/dy[2]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.962 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.463     7.425    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X61Y98         LUT3 (Prop_lut3_I1_O)        0.118     7.543 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.599     8.142    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X61Y100        LUT5 (Prop_lut5_I0_O)        0.326     8.468 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.468    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.000    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.245    10.473    Triangles_map/Bresenham/currX20_in
    SLICE_X66Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.597 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.887    11.483    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X68Y100        LUT3 (Prop_lut3_I2_O)        0.119    11.602 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.834    12.436    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X66Y105        FDSE                                         r  Triangles_map/Bresenham/err_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.496    14.918    Triangles_map/Bresenham/CLK100MHz
    SLICE_X66Y105        FDSE                                         r  Triangles_map/Bresenham/err_reg[29]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X66Y105        FDSE (Setup_fdse_C_S)       -0.732    14.331    Triangles_map/Bresenham/err_reg[29]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 2.027ns (28.152%)  route 5.173ns (71.848%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.633     5.236    Triangles_map/Bresenham/CLK100MHz
    SLICE_X65Y95         FDRE                                         r  Triangles_map/Bresenham/dy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  Triangles_map/Bresenham/dy_reg[2]/Q
                         net (fo=7, routed)           1.147     6.838    Triangles_map/Bresenham/dy[2]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.962 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.463     7.425    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X61Y98         LUT3 (Prop_lut3_I1_O)        0.118     7.543 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.599     8.142    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X61Y100        LUT5 (Prop_lut5_I0_O)        0.326     8.468 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.468    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.000    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.245    10.473    Triangles_map/Bresenham/currX20_in
    SLICE_X66Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.597 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.887    11.483    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X68Y100        LUT3 (Prop_lut3_I2_O)        0.119    11.602 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.834    12.436    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X66Y105        FDSE                                         r  Triangles_map/Bresenham/err_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.496    14.918    Triangles_map/Bresenham/CLK100MHz
    SLICE_X66Y105        FDSE                                         r  Triangles_map/Bresenham/err_reg[30]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X66Y105        FDSE (Setup_fdse_C_S)       -0.732    14.331    Triangles_map/Bresenham/err_reg[30]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 2.027ns (28.225%)  route 5.155ns (71.775%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.633     5.236    Triangles_map/Bresenham/CLK100MHz
    SLICE_X65Y95         FDRE                                         r  Triangles_map/Bresenham/dy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  Triangles_map/Bresenham/dy_reg[2]/Q
                         net (fo=7, routed)           1.147     6.838    Triangles_map/Bresenham/dy[2]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.962 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.463     7.425    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X61Y98         LUT3 (Prop_lut3_I1_O)        0.118     7.543 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.599     8.142    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X61Y100        LUT5 (Prop_lut5_I0_O)        0.326     8.468 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.468    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.000    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.245    10.473    Triangles_map/Bresenham/currX20_in
    SLICE_X66Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.597 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.887    11.483    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X68Y100        LUT3 (Prop_lut3_I2_O)        0.119    11.602 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.815    12.417    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X66Y104        FDSE                                         r  Triangles_map/Bresenham/err_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.496    14.918    Triangles_map/Bresenham/CLK100MHz
    SLICE_X66Y104        FDSE                                         r  Triangles_map/Bresenham/err_reg[25]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X66Y104        FDSE (Setup_fdse_C_S)       -0.732    14.331    Triangles_map/Bresenham/err_reg[25]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 2.027ns (28.225%)  route 5.155ns (71.775%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.633     5.236    Triangles_map/Bresenham/CLK100MHz
    SLICE_X65Y95         FDRE                                         r  Triangles_map/Bresenham/dy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  Triangles_map/Bresenham/dy_reg[2]/Q
                         net (fo=7, routed)           1.147     6.838    Triangles_map/Bresenham/dy[2]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.962 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.463     7.425    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X61Y98         LUT3 (Prop_lut3_I1_O)        0.118     7.543 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.599     8.142    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X61Y100        LUT5 (Prop_lut5_I0_O)        0.326     8.468 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.468    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.000    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.245    10.473    Triangles_map/Bresenham/currX20_in
    SLICE_X66Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.597 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.887    11.483    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X68Y100        LUT3 (Prop_lut3_I2_O)        0.119    11.602 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.815    12.417    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X66Y104        FDSE                                         r  Triangles_map/Bresenham/err_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.496    14.918    Triangles_map/Bresenham/CLK100MHz
    SLICE_X66Y104        FDSE                                         r  Triangles_map/Bresenham/err_reg[26]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X66Y104        FDSE (Setup_fdse_C_S)       -0.732    14.331    Triangles_map/Bresenham/err_reg[26]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 2.027ns (28.225%)  route 5.155ns (71.775%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.633     5.236    Triangles_map/Bresenham/CLK100MHz
    SLICE_X65Y95         FDRE                                         r  Triangles_map/Bresenham/dy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  Triangles_map/Bresenham/dy_reg[2]/Q
                         net (fo=7, routed)           1.147     6.838    Triangles_map/Bresenham/dy[2]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.962 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.463     7.425    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X61Y98         LUT3 (Prop_lut3_I1_O)        0.118     7.543 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.599     8.142    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X61Y100        LUT5 (Prop_lut5_I0_O)        0.326     8.468 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.468    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.000    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.245    10.473    Triangles_map/Bresenham/currX20_in
    SLICE_X66Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.597 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.887    11.483    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X68Y100        LUT3 (Prop_lut3_I2_O)        0.119    11.602 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.815    12.417    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X66Y104        FDSE                                         r  Triangles_map/Bresenham/err_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.496    14.918    Triangles_map/Bresenham/CLK100MHz
    SLICE_X66Y104        FDSE                                         r  Triangles_map/Bresenham/err_reg[27]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X66Y104        FDSE (Setup_fdse_C_S)       -0.732    14.331    Triangles_map/Bresenham/err_reg[27]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 2.027ns (28.722%)  route 5.030ns (71.278%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.633     5.236    Triangles_map/Bresenham/CLK100MHz
    SLICE_X65Y95         FDRE                                         r  Triangles_map/Bresenham/dy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  Triangles_map/Bresenham/dy_reg[2]/Q
                         net (fo=7, routed)           1.147     6.838    Triangles_map/Bresenham/dy[2]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.962 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.463     7.425    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X61Y98         LUT3 (Prop_lut3_I1_O)        0.118     7.543 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.599     8.142    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X61Y100        LUT5 (Prop_lut5_I0_O)        0.326     8.468 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.468    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.000    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.245    10.473    Triangles_map/Bresenham/currX20_in
    SLICE_X66Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.597 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.887    11.483    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X68Y100        LUT3 (Prop_lut3_I2_O)        0.119    11.602 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.691    12.293    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X66Y103        FDSE                                         r  Triangles_map/Bresenham/err_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.496    14.918    Triangles_map/Bresenham/CLK100MHz
    SLICE_X66Y103        FDSE                                         r  Triangles_map/Bresenham/err_reg[20]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X66Y103        FDSE (Setup_fdse_C_S)       -0.732    14.331    Triangles_map/Bresenham/err_reg[20]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 2.027ns (28.722%)  route 5.030ns (71.278%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.633     5.236    Triangles_map/Bresenham/CLK100MHz
    SLICE_X65Y95         FDRE                                         r  Triangles_map/Bresenham/dy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  Triangles_map/Bresenham/dy_reg[2]/Q
                         net (fo=7, routed)           1.147     6.838    Triangles_map/Bresenham/dy[2]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.962 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.463     7.425    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X61Y98         LUT3 (Prop_lut3_I1_O)        0.118     7.543 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.599     8.142    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X61Y100        LUT5 (Prop_lut5_I0_O)        0.326     8.468 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.468    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.000    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.245    10.473    Triangles_map/Bresenham/currX20_in
    SLICE_X66Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.597 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.887    11.483    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X68Y100        LUT3 (Prop_lut3_I2_O)        0.119    11.602 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.691    12.293    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X66Y103        FDSE                                         r  Triangles_map/Bresenham/err_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.496    14.918    Triangles_map/Bresenham/CLK100MHz
    SLICE_X66Y103        FDSE                                         r  Triangles_map/Bresenham/err_reg[21]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X66Y103        FDSE (Setup_fdse_C_S)       -0.732    14.331    Triangles_map/Bresenham/err_reg[21]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 2.027ns (28.722%)  route 5.030ns (71.278%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.633     5.236    Triangles_map/Bresenham/CLK100MHz
    SLICE_X65Y95         FDRE                                         r  Triangles_map/Bresenham/dy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  Triangles_map/Bresenham/dy_reg[2]/Q
                         net (fo=7, routed)           1.147     6.838    Triangles_map/Bresenham/dy[2]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.962 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.463     7.425    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X61Y98         LUT3 (Prop_lut3_I1_O)        0.118     7.543 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.599     8.142    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X61Y100        LUT5 (Prop_lut5_I0_O)        0.326     8.468 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.468    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.000    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.245    10.473    Triangles_map/Bresenham/currX20_in
    SLICE_X66Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.597 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.887    11.483    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X68Y100        LUT3 (Prop_lut3_I2_O)        0.119    11.602 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.691    12.293    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X66Y103        FDSE                                         r  Triangles_map/Bresenham/err_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.496    14.918    Triangles_map/Bresenham/CLK100MHz
    SLICE_X66Y103        FDSE                                         r  Triangles_map/Bresenham/err_reg[22]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X66Y103        FDSE (Setup_fdse_C_S)       -0.732    14.331    Triangles_map/Bresenham/err_reg[22]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 2.027ns (28.722%)  route 5.030ns (71.278%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.633     5.236    Triangles_map/Bresenham/CLK100MHz
    SLICE_X65Y95         FDRE                                         r  Triangles_map/Bresenham/dy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  Triangles_map/Bresenham/dy_reg[2]/Q
                         net (fo=7, routed)           1.147     6.838    Triangles_map/Bresenham/dy[2]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.962 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.463     7.425    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X61Y98         LUT3 (Prop_lut3_I1_O)        0.118     7.543 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.599     8.142    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X61Y100        LUT5 (Prop_lut5_I0_O)        0.326     8.468 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.468    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.000    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.245    10.473    Triangles_map/Bresenham/currX20_in
    SLICE_X66Y104        LUT6 (Prop_lut6_I3_O)        0.124    10.597 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.887    11.483    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X68Y100        LUT3 (Prop_lut3_I2_O)        0.119    11.602 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.691    12.293    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X66Y103        FDSE                                         r  Triangles_map/Bresenham/err_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.496    14.918    Triangles_map/Bresenham/CLK100MHz
    SLICE_X66Y103        FDSE                                         r  Triangles_map/Bresenham/err_reg[23]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X66Y103        FDSE (Setup_fdse_C_S)       -0.732    14.331    Triangles_map/Bresenham/err_reg[23]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  2.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Triangles_map/addra0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.148ns (28.717%)  route 0.367ns (71.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.592     1.511    Triangles_map/CLK100MHz
    SLICE_X74Y102        FDRE                                         r  Triangles_map/addra0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y102        FDRE (Prop_fdre_C_Q)         0.148     1.659 r  Triangles_map/addra0_reg[9]/Q
                         net (fo=29, routed)          0.367     2.027    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.917     2.082    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.837    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     1.967    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Triangles_map/addra0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.148ns (28.486%)  route 0.372ns (71.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.592     1.511    Triangles_map/CLK100MHz
    SLICE_X74Y102        FDRE                                         r  Triangles_map/addra0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y102        FDRE (Prop_fdre_C_Q)         0.148     1.659 r  Triangles_map/addra0_reg[6]/Q
                         net (fo=29, routed)          0.372     2.031    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.917     2.082    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.837    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130     1.967    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Triangles_map/addra0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.148ns (28.421%)  route 0.373ns (71.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.592     1.511    Triangles_map/CLK100MHz
    SLICE_X74Y102        FDRE                                         r  Triangles_map/addra0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y102        FDRE (Prop_fdre_C_Q)         0.148     1.659 r  Triangles_map/addra0_reg[7]/Q
                         net (fo=29, routed)          0.373     2.032    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.917     2.082    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.837    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129     1.966    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Triangles_map/addra0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.164ns (28.650%)  route 0.408ns (71.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.591     1.510    Triangles_map/CLK100MHz
    SLICE_X76Y104        FDRE                                         r  Triangles_map/addra0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  Triangles_map/addra0_reg[10]/Q
                         net (fo=29, routed)          0.408     2.083    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.910     2.075    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.245     1.830    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.013    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.492%)  route 0.144ns (50.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.568     1.487    Triangles_map/CLK100MHz
    SLICE_X63Y95         FDRE                                         r  Triangles_map/din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  Triangles_map/din_reg[0]/Q
                         net (fo=1, routed)           0.144     1.772    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X1Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.881     2.046    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[0])
                                                      0.155     1.701    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Triangles_map/addra0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.164ns (28.045%)  route 0.421ns (71.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.592     1.511    Triangles_map/CLK100MHz
    SLICE_X76Y102        FDRE                                         r  Triangles_map/addra0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y102        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  Triangles_map/addra0_reg[13]/Q
                         net (fo=29, routed)          0.421     2.096    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[13]
    RAMB36_X3Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.917     2.082    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.837    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.020    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.903%)  route 0.109ns (46.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.568     1.487    Triangles_map/CLK100MHz
    SLICE_X63Y95         FDRE                                         r  Triangles_map/din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.128     1.615 r  Triangles_map/din_reg[8]/Q
                         net (fo=1, routed)           0.109     1.725    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB36_X1Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.881     2.046    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.102     1.648    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.360%)  route 0.170ns (54.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.569     1.488    Triangles_map/CLK100MHz
    SLICE_X64Y98         FDRE                                         r  Triangles_map/din_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Triangles_map/din_reg[9]/Q
                         net (fo=1, routed)           0.170     1.799    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB36_X1Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.881     2.046    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.567    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.722    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.654%)  route 0.111ns (46.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.568     1.487    Triangles_map/CLK100MHz
    SLICE_X63Y95         FDRE                                         r  Triangles_map/din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.128     1.615 r  Triangles_map/din_reg[4]/Q
                         net (fo=1, routed)           0.111     1.726    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X1Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.881     2.046    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.102     1.648    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Triangles_map/Bresenham/currX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/currX_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.358ns (79.733%)  route 0.091ns (20.267%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.569     1.488    Triangles_map/Bresenham/CLK100MHz
    SLICE_X69Y99         FDRE                                         r  Triangles_map/Bresenham/currX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Triangles_map/Bresenham/currX_reg[3]/Q
                         net (fo=4, routed)           0.090     1.720    Triangles_map/Bresenham/currX[3]
    SLICE_X69Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.833 r  Triangles_map/Bresenham/currX0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.833    Triangles_map/Bresenham/currX0_carry_n_0
    SLICE_X69Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.872 r  Triangles_map/Bresenham/currX0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.872    Triangles_map/Bresenham/currX0_carry__0_n_0
    SLICE_X69Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  Triangles_map/Bresenham/currX0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.937    Triangles_map/Bresenham/currX0[11]
    SLICE_X69Y101        FDRE                                         r  Triangles_map/Bresenham/currX_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.835     2.000    Triangles_map/Bresenham/CLK100MHz
    SLICE_X69Y101        FDRE                                         r  Triangles_map/Bresenham/currX_reg[11]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X69Y101        FDRE (Hold_fdre_C_D)         0.105     1.859    Triangles_map/Bresenham/currX_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y19   Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y19   Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12   VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y14   VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y18   VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y16   VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y23   VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y26   VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y23   VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y27   VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y101  Triangles_map/addra0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y102  Triangles_map/addra0_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y102  Triangles_map/addra0_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y102  Triangles_map/addra0_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y102  Triangles_map/addra0_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y102  Triangles_map/addra0_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y102  Triangles_map/addra0_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y102  Triangles_map/addra0_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y100  Triangles_map/addra0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y100  Triangles_map/addra0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y101  Triangles_map/addra0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y104  Triangles_map/addra0_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y104  Triangles_map/addra0_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y102  Triangles_map/addra0_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y89   Triangles_map/AantalTeller_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y89   Triangles_map/AantalTeller_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y91   Triangles_map/AantalTeller_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y91   Triangles_map/AantalTeller_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y102  Triangles_map/addra0_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y102  Triangles_map/addra0_reg[13]/C



