
stm32world_dac1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000306c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  080031fc  080031fc  000041fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080032a0  080032a0  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  080032a0  080032a0  000042a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080032a8  080032a8  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080032a8  080032a8  000042a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080032ac  080032ac  000042ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080032b0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005068  2**0
                  CONTENTS
 10 .bss          00000414  20000068  20000068  00005068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000047c  2000047c  00005068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 13 .debug_info   000122d6  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025ac  00000000  00000000  0001736e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00009054  00000000  00000000  0001991a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000e28  00000000  00000000  00022970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ac7  00000000  00000000  00023798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000205b2  00000000  00000000  0002425f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000149fd  00000000  00000000  00044811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c3a8c  00000000  00000000  0005920e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0011cc9a  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00002d00  00000000  00000000  0011cce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000055  00000000  00000000  0011f9e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080031e4 	.word	0x080031e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080031e4 	.word	0x080031e4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000560:	b530      	push	{r4, r5, lr}
 8000562:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000564:	2400      	movs	r4, #0
 8000566:	9405      	str	r4, [sp, #20]
 8000568:	9406      	str	r4, [sp, #24]
 800056a:	9407      	str	r4, [sp, #28]
 800056c:	9408      	str	r4, [sp, #32]
 800056e:	9409      	str	r4, [sp, #36]	@ 0x24
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000570:	9401      	str	r4, [sp, #4]
 8000572:	4b1e      	ldr	r3, [pc, #120]	@ (80005ec <MX_GPIO_Init+0x8c>)
 8000574:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000576:	f042 0204 	orr.w	r2, r2, #4
 800057a:	631a      	str	r2, [r3, #48]	@ 0x30
 800057c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800057e:	f002 0204 	and.w	r2, r2, #4
 8000582:	9201      	str	r2, [sp, #4]
 8000584:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000586:	9402      	str	r4, [sp, #8]
 8000588:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800058a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800058e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000590:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000592:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000596:	9202      	str	r2, [sp, #8]
 8000598:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800059a:	9403      	str	r4, [sp, #12]
 800059c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800059e:	f042 0201 	orr.w	r2, r2, #1
 80005a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80005a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005a6:	f002 0201 	and.w	r2, r2, #1
 80005aa:	9203      	str	r2, [sp, #12]
 80005ac:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ae:	9404      	str	r4, [sp, #16]
 80005b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005b2:	f042 0202 	orr.w	r2, r2, #2
 80005b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80005b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ba:	f003 0302 	and.w	r3, r3, #2
 80005be:	9304      	str	r3, [sp, #16]
 80005c0:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80005c2:	4d0b      	ldr	r5, [pc, #44]	@ (80005f0 <MX_GPIO_Init+0x90>)
 80005c4:	4622      	mov	r2, r4
 80005c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005ca:	4628      	mov	r0, r5
 80005cc:	f000 ffd4 	bl	8001578 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80005d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005d4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005d6:	2301      	movs	r3, #1
 80005d8:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005da:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005dc:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80005de:	a905      	add	r1, sp, #20
 80005e0:	4628      	mov	r0, r5
 80005e2:	f000 fed3 	bl	800138c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005e6:	b00b      	add	sp, #44	@ 0x2c
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	bf00      	nop
 80005ec:	40023800 	.word	0x40023800
 80005f0:	40020800 	.word	0x40020800

080005f4 <MX_DMA_Init>:
{
 80005f4:	b500      	push	{lr}
 80005f6:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005f8:	2100      	movs	r1, #0
 80005fa:	9101      	str	r1, [sp, #4]
 80005fc:	4b09      	ldr	r3, [pc, #36]	@ (8000624 <MX_DMA_Init+0x30>)
 80005fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000600:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8000604:	631a      	str	r2, [r3, #48]	@ 0x30
 8000606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000608:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800060c:	9301      	str	r3, [sp, #4]
 800060e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000610:	460a      	mov	r2, r1
 8000612:	2010      	movs	r0, #16
 8000614:	f000 fb5e 	bl	8000cd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000618:	2010      	movs	r0, #16
 800061a:	f000 fb6b 	bl	8000cf4 <HAL_NVIC_EnableIRQ>
}
 800061e:	b003      	add	sp, #12
 8000620:	f85d fb04 	ldr.w	pc, [sp], #4
 8000624:	40023800 	.word	0x40023800

08000628 <_write>:
	if (fd == 1 || fd == 2) {
 8000628:	3801      	subs	r0, #1
 800062a:	2801      	cmp	r0, #1
 800062c:	d80a      	bhi.n	8000644 <_write+0x1c>
int _write(int fd, char *ptr, int len) {
 800062e:	b510      	push	{r4, lr}
 8000630:	4614      	mov	r4, r2
		hstatus = HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len,
 8000632:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000636:	b292      	uxth	r2, r2
 8000638:	4805      	ldr	r0, [pc, #20]	@ (8000650 <_write+0x28>)
 800063a:	f001 fdde 	bl	80021fa <HAL_UART_Transmit>
		if (hstatus == HAL_OK)
 800063e:	b920      	cbnz	r0, 800064a <_write+0x22>
			return len;
 8000640:	4620      	mov	r0, r4
}
 8000642:	bd10      	pop	{r4, pc}
	return -1;
 8000644:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8000648:	4770      	bx	lr
			return -1;
 800064a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800064e:	e7f8      	b.n	8000642 <_write+0x1a>
 8000650:	20000224 	.word	0x20000224

08000654 <HAL_GetTick>:
	return uwTick;
 8000654:	4b01      	ldr	r3, [pc, #4]	@ (800065c <HAL_GetTick+0x8>)
 8000656:	6818      	ldr	r0, [r3, #0]
}
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	2000032c 	.word	0x2000032c

08000660 <HAL_DAC_ConvCpltCallbackCh1>:
	++cb_full;
 8000660:	4a06      	ldr	r2, [pc, #24]	@ (800067c <HAL_DAC_ConvCpltCallbackCh1+0x1c>)
 8000662:	6813      	ldr	r3, [r2, #0]
 8000664:	3301      	adds	r3, #1
 8000666:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < DMA_BUFFER_SIZE; ++i) {
 8000668:	2300      	movs	r3, #0
 800066a:	e003      	b.n	8000674 <HAL_DAC_ConvCpltCallbackCh1+0x14>
		buffer[i] = i;
 800066c:	4a04      	ldr	r2, [pc, #16]	@ (8000680 <HAL_DAC_ConvCpltCallbackCh1+0x20>)
 800066e:	f822 3013 	strh.w	r3, [r2, r3, lsl #1]
	for (int i = 0; i < DMA_BUFFER_SIZE; ++i) {
 8000672:	3301      	adds	r3, #1
 8000674:	2b63      	cmp	r3, #99	@ 0x63
 8000676:	ddf9      	ble.n	800066c <HAL_DAC_ConvCpltCallbackCh1+0xc>
}
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	2000021c 	.word	0x2000021c
 8000680:	2000014c 	.word	0x2000014c

08000684 <HAL_DAC_ConvHalfCpltCallbackCh1>:
	++cb_half;
 8000684:	4a06      	ldr	r2, [pc, #24]	@ (80006a0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x1c>)
 8000686:	6813      	ldr	r3, [r2, #0]
 8000688:	3301      	adds	r3, #1
 800068a:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < DMA_BUFFER_SIZE; ++i) {
 800068c:	2300      	movs	r3, #0
 800068e:	e003      	b.n	8000698 <HAL_DAC_ConvHalfCpltCallbackCh1+0x14>
		buffer[i] = i;
 8000690:	4a04      	ldr	r2, [pc, #16]	@ (80006a4 <HAL_DAC_ConvHalfCpltCallbackCh1+0x20>)
 8000692:	f822 3013 	strh.w	r3, [r2, r3, lsl #1]
	for (int i = 0; i < DMA_BUFFER_SIZE; ++i) {
 8000696:	3301      	adds	r3, #1
 8000698:	2b63      	cmp	r3, #99	@ 0x63
 800069a:	ddf9      	ble.n	8000690 <HAL_DAC_ConvHalfCpltCallbackCh1+0xc>
}
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	20000218 	.word	0x20000218
 80006a4:	20000084 	.word	0x20000084

080006a8 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006a8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80006aa:	e7fe      	b.n	80006aa <Error_Handler+0x2>

080006ac <MX_DAC_Init>:
{
 80006ac:	b500      	push	{lr}
 80006ae:	b083      	sub	sp, #12
  DAC_ChannelConfTypeDef sConfig = {0};
 80006b0:	2300      	movs	r3, #0
 80006b2:	9300      	str	r3, [sp, #0]
 80006b4:	9301      	str	r3, [sp, #4]
  hdac.Instance = DAC;
 80006b6:	480b      	ldr	r0, [pc, #44]	@ (80006e4 <MX_DAC_Init+0x38>)
 80006b8:	4b0b      	ldr	r3, [pc, #44]	@ (80006e8 <MX_DAC_Init+0x3c>)
 80006ba:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80006bc:	f000 fb32 	bl	8000d24 <HAL_DAC_Init>
 80006c0:	b958      	cbnz	r0, 80006da <MX_DAC_Init+0x2e>
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 80006c2:	2304      	movs	r3, #4
 80006c4:	9300      	str	r3, [sp, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80006c6:	2200      	movs	r2, #0
 80006c8:	9201      	str	r2, [sp, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80006ca:	4669      	mov	r1, sp
 80006cc:	4805      	ldr	r0, [pc, #20]	@ (80006e4 <MX_DAC_Init+0x38>)
 80006ce:	f000 fc04 	bl	8000eda <HAL_DAC_ConfigChannel>
 80006d2:	b920      	cbnz	r0, 80006de <MX_DAC_Init+0x32>
}
 80006d4:	b003      	add	sp, #12
 80006d6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80006da:	f7ff ffe5 	bl	80006a8 <Error_Handler>
    Error_Handler();
 80006de:	f7ff ffe3 	bl	80006a8 <Error_Handler>
 80006e2:	bf00      	nop
 80006e4:	20000314 	.word	0x20000314
 80006e8:	40007400 	.word	0x40007400

080006ec <MX_USART1_UART_Init>:
{
 80006ec:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 80006ee:	480a      	ldr	r0, [pc, #40]	@ (8000718 <MX_USART1_UART_Init+0x2c>)
 80006f0:	4b0a      	ldr	r3, [pc, #40]	@ (800071c <MX_USART1_UART_Init+0x30>)
 80006f2:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 921600;
 80006f4:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
 80006f8:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006fa:	2300      	movs	r3, #0
 80006fc:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006fe:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000700:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000702:	220c      	movs	r2, #12
 8000704:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000706:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000708:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800070a:	f001 fd46 	bl	800219a <HAL_UART_Init>
 800070e:	b900      	cbnz	r0, 8000712 <MX_USART1_UART_Init+0x26>
}
 8000710:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000712:	f7ff ffc9 	bl	80006a8 <Error_Handler>
 8000716:	bf00      	nop
 8000718:	20000224 	.word	0x20000224
 800071c:	40011000 	.word	0x40011000

08000720 <MX_TIM6_Init>:
{
 8000720:	b500      	push	{lr}
 8000722:	b083      	sub	sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000724:	2300      	movs	r3, #0
 8000726:	9300      	str	r3, [sp, #0]
 8000728:	9301      	str	r3, [sp, #4]
  htim6.Instance = TIM6;
 800072a:	480e      	ldr	r0, [pc, #56]	@ (8000764 <MX_TIM6_Init+0x44>)
 800072c:	4a0e      	ldr	r2, [pc, #56]	@ (8000768 <MX_TIM6_Init+0x48>)
 800072e:	6002      	str	r2, [r0, #0]
  htim6.Init.Prescaler = 83;
 8000730:	2253      	movs	r2, #83	@ 0x53
 8000732:	6042      	str	r2, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000734:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 99;
 8000736:	2263      	movs	r2, #99	@ 0x63
 8000738:	60c2      	str	r2, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800073a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800073c:	f001 fbc0 	bl	8001ec0 <HAL_TIM_Base_Init>
 8000740:	b958      	cbnz	r0, 800075a <MX_TIM6_Init+0x3a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000742:	2320      	movs	r3, #32
 8000744:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000746:	2300      	movs	r3, #0
 8000748:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800074a:	4669      	mov	r1, sp
 800074c:	4805      	ldr	r0, [pc, #20]	@ (8000764 <MX_TIM6_Init+0x44>)
 800074e:	f001 fbe3 	bl	8001f18 <HAL_TIMEx_MasterConfigSynchronization>
 8000752:	b920      	cbnz	r0, 800075e <MX_TIM6_Init+0x3e>
}
 8000754:	b003      	add	sp, #12
 8000756:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800075a:	f7ff ffa5 	bl	80006a8 <Error_Handler>
    Error_Handler();
 800075e:	f7ff ffa3 	bl	80006a8 <Error_Handler>
 8000762:	bf00      	nop
 8000764:	2000026c 	.word	0x2000026c
 8000768:	40001000 	.word	0x40001000

0800076c <SystemClock_Config>:
{
 800076c:	b500      	push	{lr}
 800076e:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000770:	2230      	movs	r2, #48	@ 0x30
 8000772:	2100      	movs	r1, #0
 8000774:	a808      	add	r0, sp, #32
 8000776:	f001 ffb1 	bl	80026dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800077a:	2300      	movs	r3, #0
 800077c:	9303      	str	r3, [sp, #12]
 800077e:	9304      	str	r3, [sp, #16]
 8000780:	9305      	str	r3, [sp, #20]
 8000782:	9306      	str	r3, [sp, #24]
 8000784:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000786:	9301      	str	r3, [sp, #4]
 8000788:	4a20      	ldr	r2, [pc, #128]	@ (800080c <SystemClock_Config+0xa0>)
 800078a:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800078c:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8000790:	6411      	str	r1, [r2, #64]	@ 0x40
 8000792:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000794:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000798:	9201      	str	r2, [sp, #4]
 800079a:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800079c:	9302      	str	r3, [sp, #8]
 800079e:	4b1c      	ldr	r3, [pc, #112]	@ (8000810 <SystemClock_Config+0xa4>)
 80007a0:	681a      	ldr	r2, [r3, #0]
 80007a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007ae:	9302      	str	r3, [sp, #8]
 80007b0:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007b2:	2301      	movs	r3, #1
 80007b4:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007ba:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007bc:	2302      	movs	r3, #2
 80007be:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007c0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80007c4:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007c6:	2208      	movs	r2, #8
 80007c8:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80007ca:	22a8      	movs	r2, #168	@ 0xa8
 80007cc:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007ce:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007d0:	2304      	movs	r3, #4
 80007d2:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d4:	a808      	add	r0, sp, #32
 80007d6:	f000 fed5 	bl	8001584 <HAL_RCC_OscConfig>
 80007da:	b998      	cbnz	r0, 8000804 <SystemClock_Config+0x98>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007dc:	230f      	movs	r3, #15
 80007de:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007e0:	2302      	movs	r3, #2
 80007e2:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007e8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007ec:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007f2:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007f4:	2105      	movs	r1, #5
 80007f6:	a803      	add	r0, sp, #12
 80007f8:	f001 f928 	bl	8001a4c <HAL_RCC_ClockConfig>
 80007fc:	b920      	cbnz	r0, 8000808 <SystemClock_Config+0x9c>
}
 80007fe:	b015      	add	sp, #84	@ 0x54
 8000800:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000804:	f7ff ff50 	bl	80006a8 <Error_Handler>
    Error_Handler();
 8000808:	f7ff ff4e 	bl	80006a8 <Error_Handler>
 800080c:	40023800 	.word	0x40023800
 8000810:	40007000 	.word	0x40007000

08000814 <main>:
{
 8000814:	b530      	push	{r4, r5, lr}
 8000816:	b083      	sub	sp, #12
  HAL_Init();
 8000818:	f000 f9e2 	bl	8000be0 <HAL_Init>
  SystemClock_Config();
 800081c:	f7ff ffa6 	bl	800076c <SystemClock_Config>
  MX_GPIO_Init();
 8000820:	f7ff fe9e 	bl	8000560 <MX_GPIO_Init>
  MX_DMA_Init();
 8000824:	f7ff fee6 	bl	80005f4 <MX_DMA_Init>
  MX_DAC_Init();
 8000828:	f7ff ff40 	bl	80006ac <MX_DAC_Init>
  MX_USART1_UART_Init();
 800082c:	f7ff ff5e 	bl	80006ec <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8000830:	f7ff ff76 	bl	8000720 <MX_TIM6_Init>
	printf("\n\n\n\n--------\nStarting\n");
 8000834:	4817      	ldr	r0, [pc, #92]	@ (8000894 <main+0x80>)
 8000836:	f001 fe71 	bl	800251c <puts>
	HAL_TIM_Base_Start_IT(&htim6);
 800083a:	4817      	ldr	r0, [pc, #92]	@ (8000898 <main+0x84>)
 800083c:	f001 f9dc 	bl	8001bf8 <HAL_TIM_Base_Start_IT>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t *)&dma_buffer, 2 * DMA_BUFFER_SIZE, DAC_ALIGN_12B_L);
 8000840:	2304      	movs	r3, #4
 8000842:	9300      	str	r3, [sp, #0]
 8000844:	23c8      	movs	r3, #200	@ 0xc8
 8000846:	4a15      	ldr	r2, [pc, #84]	@ (800089c <main+0x88>)
 8000848:	2100      	movs	r1, #0
 800084a:	4815      	ldr	r0, [pc, #84]	@ (80008a0 <main+0x8c>)
 800084c:	f000 fa7c 	bl	8000d48 <HAL_DAC_Start_DMA>
	uint32_t now = 0, next_tick = 1000;
 8000850:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000854:	e018      	b.n	8000888 <main+0x74>
			printf("Tick %lu (loop = %lu cb = %lu full = %lu half = %lu)\n", now / 1000, loop_cnt, cb_cnt, cb_full, cb_half);
 8000856:	4d13      	ldr	r5, [pc, #76]	@ (80008a4 <main+0x90>)
 8000858:	4913      	ldr	r1, [pc, #76]	@ (80008a8 <main+0x94>)
 800085a:	fba1 3104 	umull	r3, r1, r1, r4
 800085e:	4b13      	ldr	r3, [pc, #76]	@ (80008ac <main+0x98>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	9301      	str	r3, [sp, #4]
 8000864:	4b12      	ldr	r3, [pc, #72]	@ (80008b0 <main+0x9c>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	9300      	str	r3, [sp, #0]
 800086a:	4b12      	ldr	r3, [pc, #72]	@ (80008b4 <main+0xa0>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	682a      	ldr	r2, [r5, #0]
 8000870:	0989      	lsrs	r1, r1, #6
 8000872:	4811      	ldr	r0, [pc, #68]	@ (80008b8 <main+0xa4>)
 8000874:	f001 fdea 	bl	800244c <iprintf>
			loop_cnt = 0;
 8000878:	2300      	movs	r3, #0
 800087a:	602b      	str	r3, [r5, #0]
			next_tick = now + 1000;
 800087c:	f504 717a 	add.w	r1, r4, #1000	@ 0x3e8
		++loop_cnt;
 8000880:	4a08      	ldr	r2, [pc, #32]	@ (80008a4 <main+0x90>)
 8000882:	6813      	ldr	r3, [r2, #0]
 8000884:	3301      	adds	r3, #1
 8000886:	6013      	str	r3, [r2, #0]
	return uwTick;
 8000888:	4b0c      	ldr	r3, [pc, #48]	@ (80008bc <main+0xa8>)
 800088a:	681c      	ldr	r4, [r3, #0]
		if (now >= next_tick) {
 800088c:	42a1      	cmp	r1, r4
 800088e:	d8f7      	bhi.n	8000880 <main+0x6c>
 8000890:	e7e1      	b.n	8000856 <main+0x42>
 8000892:	bf00      	nop
 8000894:	080031fc 	.word	0x080031fc
 8000898:	2000026c 	.word	0x2000026c
 800089c:	20000084 	.word	0x20000084
 80008a0:	20000314 	.word	0x20000314
 80008a4:	20000214 	.word	0x20000214
 80008a8:	10624dd3 	.word	0x10624dd3
 80008ac:	20000218 	.word	0x20000218
 80008b0:	2000021c 	.word	0x2000021c
 80008b4:	20000220 	.word	0x20000220
 80008b8:	08003214 	.word	0x08003214
 80008bc:	2000032c 	.word	0x2000032c

080008c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c0:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c2:	2100      	movs	r1, #0
 80008c4:	9100      	str	r1, [sp, #0]
 80008c6:	4b0b      	ldr	r3, [pc, #44]	@ (80008f4 <HAL_MspInit+0x34>)
 80008c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80008ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80008ce:	645a      	str	r2, [r3, #68]	@ 0x44
 80008d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80008d2:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80008d6:	9200      	str	r2, [sp, #0]
 80008d8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008da:	9101      	str	r1, [sp, #4]
 80008dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008de:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80008e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80008e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ea:	9301      	str	r3, [sp, #4]
 80008ec:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ee:	b002      	add	sp, #8
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	40023800 	.word	0x40023800

080008f8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80008f8:	b530      	push	{r4, r5, lr}
 80008fa:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fc:	2300      	movs	r3, #0
 80008fe:	9303      	str	r3, [sp, #12]
 8000900:	9304      	str	r3, [sp, #16]
 8000902:	9305      	str	r3, [sp, #20]
 8000904:	9306      	str	r3, [sp, #24]
 8000906:	9307      	str	r3, [sp, #28]
  if(hdac->Instance==DAC)
 8000908:	6802      	ldr	r2, [r0, #0]
 800090a:	4b27      	ldr	r3, [pc, #156]	@ (80009a8 <HAL_DAC_MspInit+0xb0>)
 800090c:	429a      	cmp	r2, r3
 800090e:	d001      	beq.n	8000914 <HAL_DAC_MspInit+0x1c>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 8000910:	b009      	add	sp, #36	@ 0x24
 8000912:	bd30      	pop	{r4, r5, pc}
 8000914:	4604      	mov	r4, r0
    __HAL_RCC_DAC_CLK_ENABLE();
 8000916:	2500      	movs	r5, #0
 8000918:	9501      	str	r5, [sp, #4]
 800091a:	f503 33e2 	add.w	r3, r3, #115712	@ 0x1c400
 800091e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000920:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8000924:	641a      	str	r2, [r3, #64]	@ 0x40
 8000926:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000928:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 800092c:	9201      	str	r2, [sp, #4]
 800092e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000930:	9502      	str	r5, [sp, #8]
 8000932:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000934:	f042 0201 	orr.w	r2, r2, #1
 8000938:	631a      	str	r2, [r3, #48]	@ 0x30
 800093a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093c:	f003 0301 	and.w	r3, r3, #1
 8000940:	9302      	str	r3, [sp, #8]
 8000942:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000944:	2310      	movs	r3, #16
 8000946:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000948:	2303      	movs	r3, #3
 800094a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800094c:	a903      	add	r1, sp, #12
 800094e:	4817      	ldr	r0, [pc, #92]	@ (80009ac <HAL_DAC_MspInit+0xb4>)
 8000950:	f000 fd1c 	bl	800138c <HAL_GPIO_Init>
    hdma_dac1.Instance = DMA1_Stream5;
 8000954:	4816      	ldr	r0, [pc, #88]	@ (80009b0 <HAL_DAC_MspInit+0xb8>)
 8000956:	4b17      	ldr	r3, [pc, #92]	@ (80009b4 <HAL_DAC_MspInit+0xbc>)
 8000958:	6003      	str	r3, [r0, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 800095a:	f04f 6360 	mov.w	r3, #234881024	@ 0xe000000
 800095e:	6043      	str	r3, [r0, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000960:	2340      	movs	r3, #64	@ 0x40
 8000962:	6083      	str	r3, [r0, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000964:	60c5      	str	r5, [r0, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8000966:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800096a:	6103      	str	r3, [r0, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800096c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000970:	6143      	str	r3, [r0, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000972:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000976:	6183      	str	r3, [r0, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8000978:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800097c:	61c3      	str	r3, [r0, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 800097e:	6205      	str	r5, [r0, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000980:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8000982:	f000 fb79 	bl	8001078 <HAL_DMA_Init>
 8000986:	b958      	cbnz	r0, 80009a0 <HAL_DAC_MspInit+0xa8>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8000988:	4b09      	ldr	r3, [pc, #36]	@ (80009b0 <HAL_DAC_MspInit+0xb8>)
 800098a:	60a3      	str	r3, [r4, #8]
 800098c:	639c      	str	r4, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800098e:	2200      	movs	r2, #0
 8000990:	4611      	mov	r1, r2
 8000992:	2036      	movs	r0, #54	@ 0x36
 8000994:	f000 f99e 	bl	8000cd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000998:	2036      	movs	r0, #54	@ 0x36
 800099a:	f000 f9ab 	bl	8000cf4 <HAL_NVIC_EnableIRQ>
}
 800099e:	e7b7      	b.n	8000910 <HAL_DAC_MspInit+0x18>
      Error_Handler();
 80009a0:	f7ff fe82 	bl	80006a8 <Error_Handler>
 80009a4:	e7f0      	b.n	8000988 <HAL_DAC_MspInit+0x90>
 80009a6:	bf00      	nop
 80009a8:	40007400 	.word	0x40007400
 80009ac:	40020000 	.word	0x40020000
 80009b0:	200002b4 	.word	0x200002b4
 80009b4:	40026088 	.word	0x40026088

080009b8 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM6)
 80009b8:	6802      	ldr	r2, [r0, #0]
 80009ba:	4b0e      	ldr	r3, [pc, #56]	@ (80009f4 <HAL_TIM_Base_MspInit+0x3c>)
 80009bc:	429a      	cmp	r2, r3
 80009be:	d000      	beq.n	80009c2 <HAL_TIM_Base_MspInit+0xa>
 80009c0:	4770      	bx	lr
{
 80009c2:	b500      	push	{lr}
 80009c4:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80009c6:	2100      	movs	r1, #0
 80009c8:	9101      	str	r1, [sp, #4]
 80009ca:	f503 330a 	add.w	r3, r3, #141312	@ 0x22800
 80009ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009d0:	f042 0210 	orr.w	r2, r2, #16
 80009d4:	641a      	str	r2, [r3, #64]	@ 0x40
 80009d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d8:	f003 0310 	and.w	r3, r3, #16
 80009dc:	9301      	str	r3, [sp, #4]
 80009de:	9b01      	ldr	r3, [sp, #4]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80009e0:	460a      	mov	r2, r1
 80009e2:	2036      	movs	r0, #54	@ 0x36
 80009e4:	f000 f976 	bl	8000cd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80009e8:	2036      	movs	r0, #54	@ 0x36
 80009ea:	f000 f983 	bl	8000cf4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM6_MspInit 1 */

  }

}
 80009ee:	b003      	add	sp, #12
 80009f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80009f4:	40001000 	.word	0x40001000

080009f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009f8:	b500      	push	{lr}
 80009fa:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fc:	2300      	movs	r3, #0
 80009fe:	9303      	str	r3, [sp, #12]
 8000a00:	9304      	str	r3, [sp, #16]
 8000a02:	9305      	str	r3, [sp, #20]
 8000a04:	9306      	str	r3, [sp, #24]
 8000a06:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 8000a08:	6802      	ldr	r2, [r0, #0]
 8000a0a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000a0e:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8000a12:	429a      	cmp	r2, r3
 8000a14:	d002      	beq.n	8000a1c <HAL_UART_MspInit+0x24>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000a16:	b009      	add	sp, #36	@ 0x24
 8000a18:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	9101      	str	r1, [sp, #4]
 8000a20:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 8000a24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a26:	f042 0210 	orr.w	r2, r2, #16
 8000a2a:	645a      	str	r2, [r3, #68]	@ 0x44
 8000a2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000a2e:	f002 0210 	and.w	r2, r2, #16
 8000a32:	9201      	str	r2, [sp, #4]
 8000a34:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a36:	9102      	str	r1, [sp, #8]
 8000a38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a3a:	f042 0201 	orr.w	r2, r2, #1
 8000a3e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	f003 0301 	and.w	r3, r3, #1
 8000a46:	9302      	str	r3, [sp, #8]
 8000a48:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a4a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000a4e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a50:	2302      	movs	r3, #2
 8000a52:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a54:	2303      	movs	r3, #3
 8000a56:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a58:	2307      	movs	r3, #7
 8000a5a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5c:	a903      	add	r1, sp, #12
 8000a5e:	4802      	ldr	r0, [pc, #8]	@ (8000a68 <HAL_UART_MspInit+0x70>)
 8000a60:	f000 fc94 	bl	800138c <HAL_GPIO_Init>
}
 8000a64:	e7d7      	b.n	8000a16 <HAL_UART_MspInit+0x1e>
 8000a66:	bf00      	nop
 8000a68:	40020000 	.word	0x40020000

08000a6c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a6c:	e7fe      	b.n	8000a6c <NMI_Handler>

08000a6e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a6e:	e7fe      	b.n	8000a6e <HardFault_Handler>

08000a70 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a70:	e7fe      	b.n	8000a70 <MemManage_Handler>

08000a72 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a72:	e7fe      	b.n	8000a72 <BusFault_Handler>

08000a74 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a74:	e7fe      	b.n	8000a74 <UsageFault_Handler>

08000a76 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a76:	4770      	bx	lr

08000a78 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a78:	4770      	bx	lr

08000a7a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a7a:	4770      	bx	lr

08000a7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a7c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a7e:	f000 f8c9 	bl	8000c14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a82:	bd08      	pop	{r3, pc}

08000a84 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000a84:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8000a86:	4802      	ldr	r0, [pc, #8]	@ (8000a90 <DMA1_Stream5_IRQHandler+0xc>)
 8000a88:	f000 fb92 	bl	80011b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000a8c:	bd08      	pop	{r3, pc}
 8000a8e:	bf00      	nop
 8000a90:	200002b4 	.word	0x200002b4

08000a94 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000a94:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8000a96:	4803      	ldr	r0, [pc, #12]	@ (8000aa4 <TIM6_DAC_IRQHandler+0x10>)
 8000a98:	f000 f9e9 	bl	8000e6e <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8000a9c:	4802      	ldr	r0, [pc, #8]	@ (8000aa8 <TIM6_DAC_IRQHandler+0x14>)
 8000a9e:	f001 f8f4 	bl	8001c8a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000aa2:	bd08      	pop	{r3, pc}
 8000aa4:	20000314 	.word	0x20000314
 8000aa8:	2000026c 	.word	0x2000026c

08000aac <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000aac:	b570      	push	{r4, r5, r6, lr}
 8000aae:	460c      	mov	r4, r1
 8000ab0:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ab2:	2500      	movs	r5, #0
 8000ab4:	e006      	b.n	8000ac4 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8000ab6:	f3af 8000 	nop.w
 8000aba:	4621      	mov	r1, r4
 8000abc:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ac0:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8000ac2:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ac4:	42b5      	cmp	r5, r6
 8000ac6:	dbf6      	blt.n	8000ab6 <_read+0xa>
  }

  return len;
}
 8000ac8:	4630      	mov	r0, r6
 8000aca:	bd70      	pop	{r4, r5, r6, pc}

08000acc <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000acc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ad0:	4770      	bx	lr

08000ad2 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000ad2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ad6:	604b      	str	r3, [r1, #4]
  return 0;
}
 8000ad8:	2000      	movs	r0, #0
 8000ada:	4770      	bx	lr

08000adc <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000adc:	2001      	movs	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	4770      	bx	lr

08000ae4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ae4:	b510      	push	{r4, lr}
 8000ae6:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ae8:	4a0c      	ldr	r2, [pc, #48]	@ (8000b1c <_sbrk+0x38>)
 8000aea:	490d      	ldr	r1, [pc, #52]	@ (8000b20 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aec:	480d      	ldr	r0, [pc, #52]	@ (8000b24 <_sbrk+0x40>)
 8000aee:	6800      	ldr	r0, [r0, #0]
 8000af0:	b140      	cbz	r0, 8000b04 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000af2:	480c      	ldr	r0, [pc, #48]	@ (8000b24 <_sbrk+0x40>)
 8000af4:	6800      	ldr	r0, [r0, #0]
 8000af6:	4403      	add	r3, r0
 8000af8:	1a52      	subs	r2, r2, r1
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d806      	bhi.n	8000b0c <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000afe:	4a09      	ldr	r2, [pc, #36]	@ (8000b24 <_sbrk+0x40>)
 8000b00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8000b02:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000b04:	4807      	ldr	r0, [pc, #28]	@ (8000b24 <_sbrk+0x40>)
 8000b06:	4c08      	ldr	r4, [pc, #32]	@ (8000b28 <_sbrk+0x44>)
 8000b08:	6004      	str	r4, [r0, #0]
 8000b0a:	e7f2      	b.n	8000af2 <_sbrk+0xe>
    errno = ENOMEM;
 8000b0c:	f001 fe34 	bl	8002778 <__errno>
 8000b10:	230c      	movs	r3, #12
 8000b12:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000b14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b18:	e7f3      	b.n	8000b02 <_sbrk+0x1e>
 8000b1a:	bf00      	nop
 8000b1c:	20020000 	.word	0x20020000
 8000b20:	00000400 	.word	0x00000400
 8000b24:	20000328 	.word	0x20000328
 8000b28:	20000480 	.word	0x20000480

08000b2c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b2c:	4a03      	ldr	r2, [pc, #12]	@ (8000b3c <SystemInit+0x10>)
 8000b2e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000b32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b36:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b3a:	4770      	bx	lr
 8000b3c:	e000ed00 	.word	0xe000ed00

08000b40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b78 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b44:	f7ff fff2 	bl	8000b2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b48:	480c      	ldr	r0, [pc, #48]	@ (8000b7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b4a:	490d      	ldr	r1, [pc, #52]	@ (8000b80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b50:	e002      	b.n	8000b58 <LoopCopyDataInit>

08000b52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b56:	3304      	adds	r3, #4

08000b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b5c:	d3f9      	bcc.n	8000b52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b60:	4c0a      	ldr	r4, [pc, #40]	@ (8000b8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b64:	e001      	b.n	8000b6a <LoopFillZerobss>

08000b66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b68:	3204      	adds	r2, #4

08000b6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b6c:	d3fb      	bcc.n	8000b66 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000b6e:	f001 fe09 	bl	8002784 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b72:	f7ff fe4f 	bl	8000814 <main>
  bx  lr    
 8000b76:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b80:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b84:	080032b0 	.word	0x080032b0
  ldr r2, =_sbss
 8000b88:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b8c:	2000047c 	.word	0x2000047c

08000b90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b90:	e7fe      	b.n	8000b90 <ADC_IRQHandler>
	...

08000b94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b94:	b510      	push	{r4, lr}
 8000b96:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b98:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd4 <HAL_InitTick+0x40>)
 8000b9a:	781a      	ldrb	r2, [r3, #0]
 8000b9c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ba0:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ba4:	4a0c      	ldr	r2, [pc, #48]	@ (8000bd8 <HAL_InitTick+0x44>)
 8000ba6:	6810      	ldr	r0, [r2, #0]
 8000ba8:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bac:	f000 f8a6 	bl	8000cfc <HAL_SYSTICK_Config>
 8000bb0:	b968      	cbnz	r0, 8000bce <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bb2:	2c0f      	cmp	r4, #15
 8000bb4:	d901      	bls.n	8000bba <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000bb6:	2001      	movs	r0, #1
 8000bb8:	e00a      	b.n	8000bd0 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	4621      	mov	r1, r4
 8000bbe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bc2:	f000 f887 	bl	8000cd4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bc6:	4b05      	ldr	r3, [pc, #20]	@ (8000bdc <HAL_InitTick+0x48>)
 8000bc8:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000bca:	2000      	movs	r0, #0
 8000bcc:	e000      	b.n	8000bd0 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000bce:	2001      	movs	r0, #1
}
 8000bd0:	bd10      	pop	{r4, pc}
 8000bd2:	bf00      	nop
 8000bd4:	20000004 	.word	0x20000004
 8000bd8:	20000000 	.word	0x20000000
 8000bdc:	20000008 	.word	0x20000008

08000be0 <HAL_Init>:
{
 8000be0:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000be2:	4b0b      	ldr	r3, [pc, #44]	@ (8000c10 <HAL_Init+0x30>)
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000bea:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000bf2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000bfa:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bfc:	2003      	movs	r0, #3
 8000bfe:	f000 f857 	bl	8000cb0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c02:	200f      	movs	r0, #15
 8000c04:	f7ff ffc6 	bl	8000b94 <HAL_InitTick>
  HAL_MspInit();
 8000c08:	f7ff fe5a 	bl	80008c0 <HAL_MspInit>
}
 8000c0c:	2000      	movs	r0, #0
 8000c0e:	bd08      	pop	{r3, pc}
 8000c10:	40023c00 	.word	0x40023c00

08000c14 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000c14:	4a03      	ldr	r2, [pc, #12]	@ (8000c24 <HAL_IncTick+0x10>)
 8000c16:	6811      	ldr	r1, [r2, #0]
 8000c18:	4b03      	ldr	r3, [pc, #12]	@ (8000c28 <HAL_IncTick+0x14>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	440b      	add	r3, r1
 8000c1e:	6013      	str	r3, [r2, #0]
}
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	2000032c 	.word	0x2000032c
 8000c28:	20000004 	.word	0x20000004

08000c2c <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8000c2c:	2800      	cmp	r0, #0
 8000c2e:	db07      	blt.n	8000c40 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c30:	f000 021f 	and.w	r2, r0, #31
 8000c34:	0940      	lsrs	r0, r0, #5
 8000c36:	2301      	movs	r3, #1
 8000c38:	4093      	lsls	r3, r2
 8000c3a:	4a02      	ldr	r2, [pc, #8]	@ (8000c44 <__NVIC_EnableIRQ+0x18>)
 8000c3c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	e000e100 	.word	0xe000e100

08000c48 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000c48:	2800      	cmp	r0, #0
 8000c4a:	db08      	blt.n	8000c5e <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c4c:	0109      	lsls	r1, r1, #4
 8000c4e:	b2c9      	uxtb	r1, r1
 8000c50:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000c54:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000c58:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8000c5c:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c5e:	f000 000f 	and.w	r0, r0, #15
 8000c62:	0109      	lsls	r1, r1, #4
 8000c64:	b2c9      	uxtb	r1, r1
 8000c66:	4b01      	ldr	r3, [pc, #4]	@ (8000c6c <__NVIC_SetPriority+0x24>)
 8000c68:	5419      	strb	r1, [r3, r0]
  }
}
 8000c6a:	4770      	bx	lr
 8000c6c:	e000ed14 	.word	0xe000ed14

08000c70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c70:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c72:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c76:	f1c0 0c07 	rsb	ip, r0, #7
 8000c7a:	f1bc 0f04 	cmp.w	ip, #4
 8000c7e:	bf28      	it	cs
 8000c80:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c84:	1d03      	adds	r3, r0, #4
 8000c86:	2b06      	cmp	r3, #6
 8000c88:	d90f      	bls.n	8000caa <NVIC_EncodePriority+0x3a>
 8000c8a:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c8c:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8000c90:	fa0e f00c 	lsl.w	r0, lr, ip
 8000c94:	ea21 0100 	bic.w	r1, r1, r0
 8000c98:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c9a:	fa0e fe03 	lsl.w	lr, lr, r3
 8000c9e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000ca2:	ea41 0002 	orr.w	r0, r1, r2
 8000ca6:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000caa:	2300      	movs	r3, #0
 8000cac:	e7ee      	b.n	8000c8c <NVIC_EncodePriority+0x1c>
	...

08000cb0 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cb0:	4a07      	ldr	r2, [pc, #28]	@ (8000cd0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000cb2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cb4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000cb8:	041b      	lsls	r3, r3, #16
 8000cba:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cbc:	0200      	lsls	r0, r0, #8
 8000cbe:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cc2:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000cc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000ccc:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000cce:	4770      	bx	lr
 8000cd0:	e000ed00 	.word	0xe000ed00

08000cd4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cd4:	b510      	push	{r4, lr}
 8000cd6:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cd8:	4b05      	ldr	r3, [pc, #20]	@ (8000cf0 <HAL_NVIC_SetPriority+0x1c>)
 8000cda:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cdc:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000ce0:	f7ff ffc6 	bl	8000c70 <NVIC_EncodePriority>
 8000ce4:	4601      	mov	r1, r0
 8000ce6:	4620      	mov	r0, r4
 8000ce8:	f7ff ffae 	bl	8000c48 <__NVIC_SetPriority>
}
 8000cec:	bd10      	pop	{r4, pc}
 8000cee:	bf00      	nop
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cf4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cf6:	f7ff ff99 	bl	8000c2c <__NVIC_EnableIRQ>
}
 8000cfa:	bd08      	pop	{r3, pc}

08000cfc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cfc:	3801      	subs	r0, #1
 8000cfe:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d02:	d20b      	bcs.n	8000d1c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d04:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000d08:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d0a:	4a05      	ldr	r2, [pc, #20]	@ (8000d20 <HAL_SYSTICK_Config+0x24>)
 8000d0c:	21f0      	movs	r1, #240	@ 0xf0
 8000d0e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d12:	2000      	movs	r0, #0
 8000d14:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d16:	2207      	movs	r2, #7
 8000d18:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d1a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000d1c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000d1e:	4770      	bx	lr
 8000d20:	e000ed00 	.word	0xe000ed00

08000d24 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8000d24:	b170      	cbz	r0, 8000d44 <HAL_DAC_Init+0x20>
{
 8000d26:	b510      	push	{r4, lr}
 8000d28:	4604      	mov	r4, r0
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8000d2a:	7903      	ldrb	r3, [r0, #4]
 8000d2c:	b133      	cbz	r3, 8000d3c <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000d2e:	2302      	movs	r3, #2
 8000d30:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000d32:	2000      	movs	r0, #0
 8000d34:	6120      	str	r0, [r4, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000d36:	2301      	movs	r3, #1
 8000d38:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 8000d3a:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8000d3c:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8000d3e:	f7ff fddb 	bl	80008f8 <HAL_DAC_MspInit>
 8000d42:	e7f4      	b.n	8000d2e <HAL_DAC_Init+0xa>
    return HAL_ERROR;
 8000d44:	2001      	movs	r0, #1
}
 8000d46:	4770      	bx	lr

08000d48 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8000d48:	b570      	push	{r4, r5, r6, lr}
 8000d4a:	460d      	mov	r5, r1
 8000d4c:	4611      	mov	r1, r2
 8000d4e:	9a04      	ldr	r2, [sp, #16]
  HAL_StatusTypeDef status = HAL_ERROR;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8000d50:	2800      	cmp	r0, #0
 8000d52:	d061      	beq.n	8000e18 <HAL_DAC_Start_DMA+0xd0>
 8000d54:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000d56:	7940      	ldrb	r0, [r0, #5]
 8000d58:	2801      	cmp	r0, #1
 8000d5a:	d05f      	beq.n	8000e1c <HAL_DAC_Start_DMA+0xd4>
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	7160      	strb	r0, [r4, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000d60:	2002      	movs	r0, #2
 8000d62:	7120      	strb	r0, [r4, #4]

  if (Channel == DAC_CHANNEL_1)
 8000d64:	2d00      	cmp	r5, #0
 8000d66:	d12f      	bne.n	8000dc8 <HAL_DAC_Start_DMA+0x80>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8000d68:	68a0      	ldr	r0, [r4, #8]
 8000d6a:	4e2d      	ldr	r6, [pc, #180]	@ (8000e20 <HAL_DAC_Start_DMA+0xd8>)
 8000d6c:	63c6      	str	r6, [r0, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8000d6e:	68a0      	ldr	r0, [r4, #8]
 8000d70:	4e2c      	ldr	r6, [pc, #176]	@ (8000e24 <HAL_DAC_Start_DMA+0xdc>)
 8000d72:	6406      	str	r6, [r0, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8000d74:	68a0      	ldr	r0, [r4, #8]
 8000d76:	4e2c      	ldr	r6, [pc, #176]	@ (8000e28 <HAL_DAC_Start_DMA+0xe0>)
 8000d78:	64c6      	str	r6, [r0, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8000d7a:	6826      	ldr	r6, [r4, #0]
 8000d7c:	6830      	ldr	r0, [r6, #0]
 8000d7e:	f440 5080 	orr.w	r0, r0, #4096	@ 0x1000
 8000d82:	6030      	str	r0, [r6, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8000d84:	b122      	cbz	r2, 8000d90 <HAL_DAC_Start_DMA+0x48>
 8000d86:	2a04      	cmp	r2, #4
 8000d88:	d01b      	beq.n	8000dc2 <HAL_DAC_Start_DMA+0x7a>
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
        break;
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8000d8a:	6822      	ldr	r2, [r4, #0]
 8000d8c:	3210      	adds	r2, #16
        break;
 8000d8e:	e001      	b.n	8000d94 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8000d90:	6822      	ldr	r2, [r4, #0]
 8000d92:	3208      	adds	r2, #8
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8000d94:	2d00      	cmp	r5, #0
 8000d96:	d131      	bne.n	8000dfc <HAL_DAC_Start_DMA+0xb4>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8000d98:	6826      	ldr	r6, [r4, #0]
 8000d9a:	6830      	ldr	r0, [r6, #0]
 8000d9c:	f440 5000 	orr.w	r0, r0, #8192	@ 0x2000
 8000da0:	6030      	str	r0, [r6, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8000da2:	68a0      	ldr	r0, [r4, #8]
 8000da4:	f000 f9ce 	bl	8001144 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8000da8:	2300      	movs	r3, #0
 8000daa:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8000dac:	2800      	cmp	r0, #0
 8000dae:	d12e      	bne.n	8000e0e <HAL_DAC_Start_DMA+0xc6>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8000db0:	6821      	ldr	r1, [r4, #0]
 8000db2:	680b      	ldr	r3, [r1, #0]
 8000db4:	f005 0510 	and.w	r5, r5, #16
 8000db8:	2201      	movs	r2, #1
 8000dba:	40aa      	lsls	r2, r5
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	600b      	str	r3, [r1, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 8000dc0:	bd70      	pop	{r4, r5, r6, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8000dc2:	6822      	ldr	r2, [r4, #0]
 8000dc4:	320c      	adds	r2, #12
        break;
 8000dc6:	e7e5      	b.n	8000d94 <HAL_DAC_Start_DMA+0x4c>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8000dc8:	68e0      	ldr	r0, [r4, #12]
 8000dca:	4e18      	ldr	r6, [pc, #96]	@ (8000e2c <HAL_DAC_Start_DMA+0xe4>)
 8000dcc:	63c6      	str	r6, [r0, #60]	@ 0x3c
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8000dce:	68e0      	ldr	r0, [r4, #12]
 8000dd0:	4e17      	ldr	r6, [pc, #92]	@ (8000e30 <HAL_DAC_Start_DMA+0xe8>)
 8000dd2:	6406      	str	r6, [r0, #64]	@ 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8000dd4:	68e0      	ldr	r0, [r4, #12]
 8000dd6:	4e17      	ldr	r6, [pc, #92]	@ (8000e34 <HAL_DAC_Start_DMA+0xec>)
 8000dd8:	64c6      	str	r6, [r0, #76]	@ 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8000dda:	6826      	ldr	r6, [r4, #0]
 8000ddc:	6830      	ldr	r0, [r6, #0]
 8000dde:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8000de2:	6030      	str	r0, [r6, #0]
    switch (Alignment)
 8000de4:	b122      	cbz	r2, 8000df0 <HAL_DAC_Start_DMA+0xa8>
 8000de6:	2a04      	cmp	r2, #4
 8000de8:	d005      	beq.n	8000df6 <HAL_DAC_Start_DMA+0xae>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8000dea:	6822      	ldr	r2, [r4, #0]
 8000dec:	321c      	adds	r2, #28
        break;
 8000dee:	e7d1      	b.n	8000d94 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8000df0:	6822      	ldr	r2, [r4, #0]
 8000df2:	3214      	adds	r2, #20
        break;
 8000df4:	e7ce      	b.n	8000d94 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8000df6:	6822      	ldr	r2, [r4, #0]
 8000df8:	3218      	adds	r2, #24
        break;
 8000dfa:	e7cb      	b.n	8000d94 <HAL_DAC_Start_DMA+0x4c>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8000dfc:	6826      	ldr	r6, [r4, #0]
 8000dfe:	6830      	ldr	r0, [r6, #0]
 8000e00:	f040 5000 	orr.w	r0, r0, #536870912	@ 0x20000000
 8000e04:	6030      	str	r0, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8000e06:	68e0      	ldr	r0, [r4, #12]
 8000e08:	f000 f99c 	bl	8001144 <HAL_DMA_Start_IT>
 8000e0c:	e7cc      	b.n	8000da8 <HAL_DAC_Start_DMA+0x60>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8000e0e:	6923      	ldr	r3, [r4, #16]
 8000e10:	f043 0304 	orr.w	r3, r3, #4
 8000e14:	6123      	str	r3, [r4, #16]
 8000e16:	e7d3      	b.n	8000dc0 <HAL_DAC_Start_DMA+0x78>
    return HAL_ERROR;
 8000e18:	2001      	movs	r0, #1
 8000e1a:	e7d1      	b.n	8000dc0 <HAL_DAC_Start_DMA+0x78>
  __HAL_LOCK(hdac);
 8000e1c:	2002      	movs	r0, #2
 8000e1e:	e7cf      	b.n	8000dc0 <HAL_DAC_Start_DMA+0x78>
 8000e20:	08000e39 	.word	0x08000e39
 8000e24:	08000e49 	.word	0x08000e49
 8000e28:	08000e55 	.word	0x08000e55
 8000e2c:	08000f45 	.word	0x08000f45
 8000e30:	08000f55 	.word	0x08000f55
 8000e34:	08000f5f 	.word	0x08000f5f

08000e38 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8000e38:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000e3a:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8000e3c:	4620      	mov	r0, r4
 8000e3e:	f7ff fc0f 	bl	8000660 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8000e42:	2301      	movs	r3, #1
 8000e44:	7123      	strb	r3, [r4, #4]
}
 8000e46:	bd10      	pop	{r4, pc}

08000e48 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8000e48:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8000e4a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8000e4c:	f7ff fc1a 	bl	8000684 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8000e50:	bd08      	pop	{r3, pc}

08000e52 <HAL_DAC_ErrorCallbackCh1>:
}
 8000e52:	4770      	bx	lr

08000e54 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8000e54:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000e56:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8000e58:	6923      	ldr	r3, [r4, #16]
 8000e5a:	f043 0304 	orr.w	r3, r3, #4
 8000e5e:	6123      	str	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8000e60:	4620      	mov	r0, r4
 8000e62:	f7ff fff6 	bl	8000e52 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8000e66:	2301      	movs	r3, #1
 8000e68:	7123      	strb	r3, [r4, #4]
}
 8000e6a:	bd10      	pop	{r4, pc}

08000e6c <HAL_DAC_DMAUnderrunCallbackCh1>:
}
 8000e6c:	4770      	bx	lr

08000e6e <HAL_DAC_IRQHandler>:
{
 8000e6e:	b570      	push	{r4, r5, r6, lr}
 8000e70:	4604      	mov	r4, r0
  uint32_t itsource = hdac->Instance->CR;
 8000e72:	6803      	ldr	r3, [r0, #0]
 8000e74:	681d      	ldr	r5, [r3, #0]
  uint32_t itflag   = hdac->Instance->SR;
 8000e76:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8000e78:	f415 5f00 	tst.w	r5, #8192	@ 0x2000
 8000e7c:	d002      	beq.n	8000e84 <HAL_DAC_IRQHandler+0x16>
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8000e7e:	f416 5f00 	tst.w	r6, #8192	@ 0x2000
 8000e82:	d106      	bne.n	8000e92 <HAL_DAC_IRQHandler+0x24>
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8000e84:	f015 5f00 	tst.w	r5, #536870912	@ 0x20000000
 8000e88:	d002      	beq.n	8000e90 <HAL_DAC_IRQHandler+0x22>
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8000e8a:	f016 5f00 	tst.w	r6, #536870912	@ 0x20000000
 8000e8e:	d111      	bne.n	8000eb4 <HAL_DAC_IRQHandler+0x46>
}
 8000e90:	bd70      	pop	{r4, r5, r6, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8000e92:	2204      	movs	r2, #4
 8000e94:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8000e96:	6902      	ldr	r2, [r0, #16]
 8000e98:	f042 0201 	orr.w	r2, r2, #1
 8000e9c:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8000e9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ea2:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8000ea4:	6802      	ldr	r2, [r0, #0]
 8000ea6:	6813      	ldr	r3, [r2, #0]
 8000ea8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000eac:	6013      	str	r3, [r2, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8000eae:	f7ff ffdd 	bl	8000e6c <HAL_DAC_DMAUnderrunCallbackCh1>
 8000eb2:	e7e7      	b.n	8000e84 <HAL_DAC_IRQHandler+0x16>
      hdac->State = HAL_DAC_STATE_ERROR;
 8000eb4:	2304      	movs	r3, #4
 8000eb6:	7123      	strb	r3, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8000eb8:	6923      	ldr	r3, [r4, #16]
 8000eba:	f043 0302 	orr.w	r3, r3, #2
 8000ebe:	6123      	str	r3, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8000ec0:	6823      	ldr	r3, [r4, #0]
 8000ec2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000ec6:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8000ec8:	6822      	ldr	r2, [r4, #0]
 8000eca:	6813      	ldr	r3, [r2, #0]
 8000ecc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000ed0:	6013      	str	r3, [r2, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8000ed2:	4620      	mov	r0, r4
 8000ed4:	f000 f835 	bl	8000f42 <HAL_DACEx_DMAUnderrunCallbackCh2>
}
 8000ed8:	e7da      	b.n	8000e90 <HAL_DAC_IRQHandler+0x22>

08000eda <HAL_DAC_ConfigChannel>:
  if ((hdac == NULL) || (sConfig == NULL))
 8000eda:	b348      	cbz	r0, 8000f30 <HAL_DAC_ConfigChannel+0x56>
 8000edc:	4684      	mov	ip, r0
 8000ede:	b349      	cbz	r1, 8000f34 <HAL_DAC_ConfigChannel+0x5a>
  __HAL_LOCK(hdac);
 8000ee0:	7943      	ldrb	r3, [r0, #5]
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	d028      	beq.n	8000f38 <HAL_DAC_ConfigChannel+0x5e>
{
 8000ee6:	b510      	push	{r4, lr}
  __HAL_LOCK(hdac);
 8000ee8:	f04f 0e01 	mov.w	lr, #1
 8000eec:	f880 e005 	strb.w	lr, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	7103      	strb	r3, [r0, #4]
  tmpreg1 = hdac->Instance->CR;
 8000ef4:	6804      	ldr	r4, [r0, #0]
 8000ef6:	6820      	ldr	r0, [r4, #0]
               << (Channel & 0x10UL));
 8000ef8:	f002 0210 	and.w	r2, r2, #16
 8000efc:	f640 73fe 	movw	r3, #4094	@ 0xffe
 8000f00:	4093      	lsls	r3, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8000f02:	ea20 0003 	bic.w	r0, r0, r3
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8000f06:	680b      	ldr	r3, [r1, #0]
 8000f08:	6849      	ldr	r1, [r1, #4]
 8000f0a:	430b      	orrs	r3, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8000f0c:	4093      	lsls	r3, r2
 8000f0e:	4303      	orrs	r3, r0
  hdac->Instance->CR = tmpreg1;
 8000f10:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8000f12:	f8dc 0000 	ldr.w	r0, [ip]
 8000f16:	6803      	ldr	r3, [r0, #0]
 8000f18:	21c0      	movs	r1, #192	@ 0xc0
 8000f1a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f1e:	ea23 0302 	bic.w	r3, r3, r2
 8000f22:	6003      	str	r3, [r0, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8000f24:	f88c e004 	strb.w	lr, [ip, #4]
  __HAL_UNLOCK(hdac);
 8000f28:	2000      	movs	r0, #0
 8000f2a:	f88c 0005 	strb.w	r0, [ip, #5]
}
 8000f2e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000f30:	2001      	movs	r0, #1
 8000f32:	4770      	bx	lr
 8000f34:	2001      	movs	r0, #1
 8000f36:	4770      	bx	lr
  __HAL_LOCK(hdac);
 8000f38:	2002      	movs	r0, #2
}
 8000f3a:	4770      	bx	lr

08000f3c <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8000f3c:	4770      	bx	lr

08000f3e <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8000f3e:	4770      	bx	lr

08000f40 <HAL_DACEx_ErrorCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8000f40:	4770      	bx	lr

08000f42 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8000f42:	4770      	bx	lr

08000f44 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8000f44:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000f46:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8000f48:	4620      	mov	r0, r4
 8000f4a:	f7ff fff7 	bl	8000f3c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	7123      	strb	r3, [r4, #4]
}
 8000f52:	bd10      	pop	{r4, pc}

08000f54 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8000f54:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8000f56:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8000f58:	f7ff fff1 	bl	8000f3e <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8000f5c:	bd08      	pop	{r3, pc}

08000f5e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8000f5e:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000f60:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8000f62:	6923      	ldr	r3, [r4, #16]
 8000f64:	f043 0304 	orr.w	r3, r3, #4
 8000f68:	6123      	str	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8000f6a:	4620      	mov	r0, r4
 8000f6c:	f7ff ffe8 	bl	8000f40 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8000f70:	2301      	movs	r3, #1
 8000f72:	7123      	strb	r3, [r4, #4]
}
 8000f74:	bd10      	pop	{r4, pc}

08000f76 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f76:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000f78:	6805      	ldr	r5, [r0, #0]
 8000f7a:	682c      	ldr	r4, [r5, #0]
 8000f7c:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 8000f80:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8000f82:	6804      	ldr	r4, [r0, #0]
 8000f84:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f86:	6883      	ldr	r3, [r0, #8]
 8000f88:	2b40      	cmp	r3, #64	@ 0x40
 8000f8a:	d005      	beq.n	8000f98 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8000f8c:	6803      	ldr	r3, [r0, #0]
 8000f8e:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8000f90:	6803      	ldr	r3, [r0, #0]
 8000f92:	60da      	str	r2, [r3, #12]
  }
}
 8000f94:	bc30      	pop	{r4, r5}
 8000f96:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 8000f98:	6803      	ldr	r3, [r0, #0]
 8000f9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8000f9c:	6803      	ldr	r3, [r0, #0]
 8000f9e:	60d9      	str	r1, [r3, #12]
 8000fa0:	e7f8      	b.n	8000f94 <DMA_SetConfig+0x1e>
	...

08000fa4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000fa4:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000fa6:	6803      	ldr	r3, [r0, #0]
 8000fa8:	b2d9      	uxtb	r1, r3
 8000faa:	3910      	subs	r1, #16
 8000fac:	4a0c      	ldr	r2, [pc, #48]	@ (8000fe0 <DMA_CalcBaseAndBitshift+0x3c>)
 8000fae:	fba2 4201 	umull	r4, r2, r2, r1
 8000fb2:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000fb4:	4c0b      	ldr	r4, [pc, #44]	@ (8000fe4 <DMA_CalcBaseAndBitshift+0x40>)
 8000fb6:	5ca2      	ldrb	r2, [r4, r2]
 8000fb8:	65c2      	str	r2, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8000fba:	295f      	cmp	r1, #95	@ 0x5f
 8000fbc:	d909      	bls.n	8000fd2 <DMA_CalcBaseAndBitshift+0x2e>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000fbe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000fc2:	f023 0303 	bic.w	r3, r3, #3
 8000fc6:	3304      	adds	r3, #4
 8000fc8:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8000fca:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8000fcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000fd0:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000fd2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000fd6:	f023 0303 	bic.w	r3, r3, #3
 8000fda:	6583      	str	r3, [r0, #88]	@ 0x58
 8000fdc:	e7f5      	b.n	8000fca <DMA_CalcBaseAndBitshift+0x26>
 8000fde:	bf00      	nop
 8000fe0:	aaaaaaab 	.word	0xaaaaaaab
 8000fe4:	08003264 	.word	0x08003264

08000fe8 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000fe8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000fea:	6982      	ldr	r2, [r0, #24]
 8000fec:	b992      	cbnz	r2, 8001014 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d00a      	beq.n	8001008 <DMA_CheckFifoParam+0x20>
 8000ff2:	2b02      	cmp	r3, #2
 8000ff4:	d002      	beq.n	8000ffc <DMA_CheckFifoParam+0x14>
 8000ff6:	b10b      	cbz	r3, 8000ffc <DMA_CheckFifoParam+0x14>
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000ffc:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8000ffe:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001002:	d128      	bne.n	8001056 <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8001004:	2000      	movs	r0, #0
 8001006:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001008:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800100a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800100e:	d024      	beq.n	800105a <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8001010:	2000      	movs	r0, #0
 8001012:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001014:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8001018:	d009      	beq.n	800102e <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800101a:	2b02      	cmp	r3, #2
 800101c:	d925      	bls.n	800106a <DMA_CheckFifoParam+0x82>
 800101e:	2b03      	cmp	r3, #3
 8001020:	d125      	bne.n	800106e <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001022:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001024:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001028:	d123      	bne.n	8001072 <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 800102a:	2000      	movs	r0, #0
 800102c:	4770      	bx	lr
    switch (tmp)
 800102e:	2b03      	cmp	r3, #3
 8001030:	d803      	bhi.n	800103a <DMA_CheckFifoParam+0x52>
 8001032:	e8df f003 	tbb	[pc, r3]
 8001036:	0414      	.short	0x0414
 8001038:	0a14      	.short	0x0a14
 800103a:	2000      	movs	r0, #0
 800103c:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800103e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001040:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001044:	d10d      	bne.n	8001062 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8001046:	2000      	movs	r0, #0
 8001048:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800104a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800104c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001050:	d009      	beq.n	8001066 <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8001052:	2000      	movs	r0, #0
 8001054:	4770      	bx	lr
        status = HAL_ERROR;
 8001056:	2001      	movs	r0, #1
 8001058:	4770      	bx	lr
        status = HAL_ERROR;
 800105a:	2001      	movs	r0, #1
 800105c:	4770      	bx	lr
      status = HAL_ERROR;
 800105e:	2001      	movs	r0, #1
 8001060:	4770      	bx	lr
        status = HAL_ERROR;
 8001062:	2001      	movs	r0, #1
 8001064:	4770      	bx	lr
        status = HAL_ERROR;
 8001066:	2001      	movs	r0, #1
 8001068:	4770      	bx	lr
      status = HAL_ERROR;
 800106a:	2001      	movs	r0, #1
 800106c:	4770      	bx	lr
    switch (tmp)
 800106e:	2000      	movs	r0, #0
 8001070:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8001072:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8001074:	4770      	bx	lr
	...

08001078 <HAL_DMA_Init>:
{
 8001078:	b570      	push	{r4, r5, r6, lr}
 800107a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800107c:	f7ff faea 	bl	8000654 <HAL_GetTick>
  if(hdma == NULL)
 8001080:	2c00      	cmp	r4, #0
 8001082:	d05b      	beq.n	800113c <HAL_DMA_Init+0xc4>
 8001084:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001086:	2302      	movs	r3, #2
 8001088:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 800108c:	2300      	movs	r3, #0
 800108e:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8001092:	6822      	ldr	r2, [r4, #0]
 8001094:	6813      	ldr	r3, [r2, #0]
 8001096:	f023 0301 	bic.w	r3, r3, #1
 800109a:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800109c:	6823      	ldr	r3, [r4, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	f012 0f01 	tst.w	r2, #1
 80010a4:	d00a      	beq.n	80010bc <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80010a6:	f7ff fad5 	bl	8000654 <HAL_GetTick>
 80010aa:	1b43      	subs	r3, r0, r5
 80010ac:	2b05      	cmp	r3, #5
 80010ae:	d9f5      	bls.n	800109c <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010b0:	2320      	movs	r3, #32
 80010b2:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80010b4:	2003      	movs	r0, #3
 80010b6:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 80010ba:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 80010bc:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80010be:	4920      	ldr	r1, [pc, #128]	@ (8001140 <HAL_DMA_Init+0xc8>)
 80010c0:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80010c2:	6862      	ldr	r2, [r4, #4]
 80010c4:	68a0      	ldr	r0, [r4, #8]
 80010c6:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010c8:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80010ca:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010cc:	6920      	ldr	r0, [r4, #16]
 80010ce:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010d0:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010d2:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010d4:	69a0      	ldr	r0, [r4, #24]
 80010d6:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80010d8:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010da:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80010dc:	6a20      	ldr	r0, [r4, #32]
 80010de:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80010e0:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80010e2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80010e4:	2904      	cmp	r1, #4
 80010e6:	d01e      	beq.n	8001126 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 80010e8:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 80010ea:	6826      	ldr	r6, [r4, #0]
 80010ec:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80010ee:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 80010f2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80010f4:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80010f6:	2b04      	cmp	r3, #4
 80010f8:	d107      	bne.n	800110a <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 80010fa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80010fc:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80010fe:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001100:	b11b      	cbz	r3, 800110a <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001102:	4620      	mov	r0, r4
 8001104:	f7ff ff70 	bl	8000fe8 <DMA_CheckFifoParam>
 8001108:	b990      	cbnz	r0, 8001130 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 800110a:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800110c:	4620      	mov	r0, r4
 800110e:	f7ff ff49 	bl	8000fa4 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001112:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001114:	233f      	movs	r3, #63	@ 0x3f
 8001116:	4093      	lsls	r3, r2
 8001118:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800111a:	2000      	movs	r0, #0
 800111c:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800111e:	2301      	movs	r3, #1
 8001120:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8001124:	e7c9      	b.n	80010ba <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001126:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001128:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800112a:	4301      	orrs	r1, r0
 800112c:	430a      	orrs	r2, r1
 800112e:	e7db      	b.n	80010e8 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001130:	2340      	movs	r3, #64	@ 0x40
 8001132:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001134:	2001      	movs	r0, #1
 8001136:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 800113a:	e7be      	b.n	80010ba <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 800113c:	2001      	movs	r0, #1
 800113e:	e7bc      	b.n	80010ba <HAL_DMA_Init+0x42>
 8001140:	f010803f 	.word	0xf010803f

08001144 <HAL_DMA_Start_IT>:
{
 8001144:	b538      	push	{r3, r4, r5, lr}
 8001146:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001148:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 800114a:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 800114e:	2801      	cmp	r0, #1
 8001150:	d02b      	beq.n	80011aa <HAL_DMA_Start_IT+0x66>
 8001152:	2001      	movs	r0, #1
 8001154:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001158:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
 800115c:	b2c0      	uxtb	r0, r0
 800115e:	2801      	cmp	r0, #1
 8001160:	d004      	beq.n	800116c <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8001162:	2300      	movs	r3, #0
 8001164:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    status = HAL_BUSY;
 8001168:	2002      	movs	r0, #2
}
 800116a:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800116c:	2002      	movs	r0, #2
 800116e:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001172:	2000      	movs	r0, #0
 8001174:	6560      	str	r0, [r4, #84]	@ 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001176:	4620      	mov	r0, r4
 8001178:	f7ff fefd 	bl	8000f76 <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800117c:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800117e:	233f      	movs	r3, #63	@ 0x3f
 8001180:	4093      	lsls	r3, r2
 8001182:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001184:	6822      	ldr	r2, [r4, #0]
 8001186:	6813      	ldr	r3, [r2, #0]
 8001188:	f043 0316 	orr.w	r3, r3, #22
 800118c:	6013      	str	r3, [r2, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 800118e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001190:	b123      	cbz	r3, 800119c <HAL_DMA_Start_IT+0x58>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001192:	6822      	ldr	r2, [r4, #0]
 8001194:	6813      	ldr	r3, [r2, #0]
 8001196:	f043 0308 	orr.w	r3, r3, #8
 800119a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 800119c:	6822      	ldr	r2, [r4, #0]
 800119e:	6813      	ldr	r3, [r2, #0]
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80011a6:	2000      	movs	r0, #0
 80011a8:	e7df      	b.n	800116a <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 80011aa:	2002      	movs	r0, #2
 80011ac:	e7dd      	b.n	800116a <HAL_DMA_Start_IT+0x26>
	...

080011b0 <HAL_DMA_IRQHandler>:
{
 80011b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011b2:	b083      	sub	sp, #12
 80011b4:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 80011b6:	2300      	movs	r3, #0
 80011b8:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80011ba:	4b72      	ldr	r3, [pc, #456]	@ (8001384 <HAL_DMA_IRQHandler+0x1d4>)
 80011bc:	681d      	ldr	r5, [r3, #0]
 80011be:	4b72      	ldr	r3, [pc, #456]	@ (8001388 <HAL_DMA_IRQHandler+0x1d8>)
 80011c0:	fba3 3505 	umull	r3, r5, r3, r5
 80011c4:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80011c6:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  tmpisr = regs->ISR;
 80011c8:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80011ca:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 80011cc:	2308      	movs	r3, #8
 80011ce:	4093      	lsls	r3, r2
 80011d0:	4233      	tst	r3, r6
 80011d2:	d010      	beq.n	80011f6 <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80011d4:	6803      	ldr	r3, [r0, #0]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	f012 0f04 	tst.w	r2, #4
 80011dc:	d00b      	beq.n	80011f6 <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	f022 0204 	bic.w	r2, r2, #4
 80011e4:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80011e6:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 80011e8:	2308      	movs	r3, #8
 80011ea:	4093      	lsls	r3, r2
 80011ec:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80011ee:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	6543      	str	r3, [r0, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80011f6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80011f8:	2301      	movs	r3, #1
 80011fa:	4093      	lsls	r3, r2
 80011fc:	4233      	tst	r3, r6
 80011fe:	d009      	beq.n	8001214 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001200:	6822      	ldr	r2, [r4, #0]
 8001202:	6952      	ldr	r2, [r2, #20]
 8001204:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8001208:	d004      	beq.n	8001214 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800120a:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800120c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800120e:	f043 0302 	orr.w	r3, r3, #2
 8001212:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001214:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001216:	2304      	movs	r3, #4
 8001218:	4093      	lsls	r3, r2
 800121a:	4233      	tst	r3, r6
 800121c:	d009      	beq.n	8001232 <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800121e:	6822      	ldr	r2, [r4, #0]
 8001220:	6812      	ldr	r2, [r2, #0]
 8001222:	f012 0f02 	tst.w	r2, #2
 8001226:	d004      	beq.n	8001232 <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001228:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800122a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800122c:	f043 0304 	orr.w	r3, r3, #4
 8001230:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001232:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001234:	2310      	movs	r3, #16
 8001236:	4093      	lsls	r3, r2
 8001238:	4233      	tst	r3, r6
 800123a:	d024      	beq.n	8001286 <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800123c:	6822      	ldr	r2, [r4, #0]
 800123e:	6812      	ldr	r2, [r2, #0]
 8001240:	f012 0f08 	tst.w	r2, #8
 8001244:	d01f      	beq.n	8001286 <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001246:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001248:	6823      	ldr	r3, [r4, #0]
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8001250:	d00d      	beq.n	800126e <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8001258:	d104      	bne.n	8001264 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 800125a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800125c:	b19b      	cbz	r3, 8001286 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 800125e:	4620      	mov	r0, r4
 8001260:	4798      	blx	r3
 8001262:	e010      	b.n	8001286 <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001264:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001266:	b173      	cbz	r3, 8001286 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8001268:	4620      	mov	r0, r4
 800126a:	4798      	blx	r3
 800126c:	e00b      	b.n	8001286 <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001274:	d103      	bne.n	800127e <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	f022 0208 	bic.w	r2, r2, #8
 800127c:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800127e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001280:	b10b      	cbz	r3, 8001286 <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8001282:	4620      	mov	r0, r4
 8001284:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001286:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001288:	2320      	movs	r3, #32
 800128a:	4093      	lsls	r3, r2
 800128c:	4233      	tst	r3, r6
 800128e:	d055      	beq.n	800133c <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001290:	6822      	ldr	r2, [r4, #0]
 8001292:	6812      	ldr	r2, [r2, #0]
 8001294:	f012 0f10 	tst.w	r2, #16
 8001298:	d050      	beq.n	800133c <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800129a:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800129c:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	2b05      	cmp	r3, #5
 80012a4:	d00e      	beq.n	80012c4 <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80012a6:	6823      	ldr	r3, [r4, #0]
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 80012ae:	d033      	beq.n	8001318 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80012b6:	d12a      	bne.n	800130e <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 80012b8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d03e      	beq.n	800133c <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 80012be:	4620      	mov	r0, r4
 80012c0:	4798      	blx	r3
 80012c2:	e03b      	b.n	800133c <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80012c4:	6822      	ldr	r2, [r4, #0]
 80012c6:	6813      	ldr	r3, [r2, #0]
 80012c8:	f023 0316 	bic.w	r3, r3, #22
 80012cc:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80012ce:	6822      	ldr	r2, [r4, #0]
 80012d0:	6953      	ldr	r3, [r2, #20]
 80012d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80012d6:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80012d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80012da:	b1a3      	cbz	r3, 8001306 <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80012dc:	6822      	ldr	r2, [r4, #0]
 80012de:	6813      	ldr	r3, [r2, #0]
 80012e0:	f023 0308 	bic.w	r3, r3, #8
 80012e4:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80012e6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80012e8:	233f      	movs	r3, #63	@ 0x3f
 80012ea:	4093      	lsls	r3, r2
 80012ec:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 80012ee:	2301      	movs	r3, #1
 80012f0:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 80012f4:	2300      	movs	r3, #0
 80012f6:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 80012fa:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d03f      	beq.n	8001380 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8001300:	4620      	mov	r0, r4
 8001302:	4798      	blx	r3
        return;
 8001304:	e03c      	b.n	8001380 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001306:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001308:	2b00      	cmp	r3, #0
 800130a:	d1e7      	bne.n	80012dc <HAL_DMA_IRQHandler+0x12c>
 800130c:	e7eb      	b.n	80012e6 <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 800130e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001310:	b1a3      	cbz	r3, 800133c <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 8001312:	4620      	mov	r0, r4
 8001314:	4798      	blx	r3
 8001316:	e011      	b.n	800133c <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800131e:	d109      	bne.n	8001334 <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	f022 0210 	bic.w	r2, r2, #16
 8001326:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001328:	2301      	movs	r3, #1
 800132a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 800132e:	2300      	movs	r3, #0
 8001330:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8001334:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001336:	b10b      	cbz	r3, 800133c <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8001338:	4620      	mov	r0, r4
 800133a:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800133c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800133e:	b1fb      	cbz	r3, 8001380 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001340:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001342:	f013 0f01 	tst.w	r3, #1
 8001346:	d017      	beq.n	8001378 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001348:	2305      	movs	r3, #5
 800134a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 800134e:	6822      	ldr	r2, [r4, #0]
 8001350:	6813      	ldr	r3, [r2, #0]
 8001352:	f023 0301 	bic.w	r3, r3, #1
 8001356:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8001358:	9b01      	ldr	r3, [sp, #4]
 800135a:	3301      	adds	r3, #1
 800135c:	9301      	str	r3, [sp, #4]
 800135e:	42ab      	cmp	r3, r5
 8001360:	d804      	bhi.n	800136c <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001362:	6823      	ldr	r3, [r4, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f013 0f01 	tst.w	r3, #1
 800136a:	d1f5      	bne.n	8001358 <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 800136c:	2301      	movs	r3, #1
 800136e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8001372:	2300      	movs	r3, #0
 8001374:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8001378:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800137a:	b10b      	cbz	r3, 8001380 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 800137c:	4620      	mov	r0, r4
 800137e:	4798      	blx	r3
}
 8001380:	b003      	add	sp, #12
 8001382:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001384:	20000000 	.word	0x20000000
 8001388:	1b4e81b5 	.word	0x1b4e81b5

0800138c <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800138c:	2300      	movs	r3, #0
 800138e:	2b0f      	cmp	r3, #15
 8001390:	f200 80e9 	bhi.w	8001566 <HAL_GPIO_Init+0x1da>
{
 8001394:	b570      	push	{r4, r5, r6, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	e065      	b.n	8001466 <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800139a:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800139c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80013a0:	2403      	movs	r4, #3
 80013a2:	fa04 f40e 	lsl.w	r4, r4, lr
 80013a6:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013aa:	68cc      	ldr	r4, [r1, #12]
 80013ac:	fa04 f40e 	lsl.w	r4, r4, lr
 80013b0:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80013b2:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013b4:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013b6:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013ba:	684a      	ldr	r2, [r1, #4]
 80013bc:	f3c2 1200 	ubfx	r2, r2, #4, #1
 80013c0:	409a      	lsls	r2, r3
 80013c2:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 80013c4:	6042      	str	r2, [r0, #4]
 80013c6:	e05c      	b.n	8001482 <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013c8:	08dc      	lsrs	r4, r3, #3
 80013ca:	3408      	adds	r4, #8
 80013cc:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013d0:	f003 0507 	and.w	r5, r3, #7
 80013d4:	00ad      	lsls	r5, r5, #2
 80013d6:	f04f 0e0f 	mov.w	lr, #15
 80013da:	fa0e fe05 	lsl.w	lr, lr, r5
 80013de:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013e2:	690a      	ldr	r2, [r1, #16]
 80013e4:	40aa      	lsls	r2, r5
 80013e6:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 80013ea:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 80013ee:	e05c      	b.n	80014aa <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013f0:	2207      	movs	r2, #7
 80013f2:	e000      	b.n	80013f6 <HAL_GPIO_Init+0x6a>
 80013f4:	2200      	movs	r2, #0
 80013f6:	fa02 f20e 	lsl.w	r2, r2, lr
 80013fa:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013fc:	3402      	adds	r4, #2
 80013fe:	4d5a      	ldr	r5, [pc, #360]	@ (8001568 <HAL_GPIO_Init+0x1dc>)
 8001400:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001404:	4a59      	ldr	r2, [pc, #356]	@ (800156c <HAL_GPIO_Init+0x1e0>)
 8001406:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001408:	ea6f 020c 	mvn.w	r2, ip
 800140c:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001410:	684e      	ldr	r6, [r1, #4]
 8001412:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8001416:	d001      	beq.n	800141c <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8001418:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 800141c:	4c53      	ldr	r4, [pc, #332]	@ (800156c <HAL_GPIO_Init+0x1e0>)
 800141e:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8001420:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8001422:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001426:	684e      	ldr	r6, [r1, #4]
 8001428:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 800142c:	d001      	beq.n	8001432 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 800142e:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8001432:	4c4e      	ldr	r4, [pc, #312]	@ (800156c <HAL_GPIO_Init+0x1e0>)
 8001434:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8001436:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8001438:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800143c:	684e      	ldr	r6, [r1, #4]
 800143e:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8001442:	d001      	beq.n	8001448 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8001444:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8001448:	4c48      	ldr	r4, [pc, #288]	@ (800156c <HAL_GPIO_Init+0x1e0>)
 800144a:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800144c:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 800144e:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001450:	684d      	ldr	r5, [r1, #4]
 8001452:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8001456:	d001      	beq.n	800145c <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8001458:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 800145c:	4c43      	ldr	r4, [pc, #268]	@ (800156c <HAL_GPIO_Init+0x1e0>)
 800145e:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001460:	3301      	adds	r3, #1
 8001462:	2b0f      	cmp	r3, #15
 8001464:	d87d      	bhi.n	8001562 <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 8001466:	2201      	movs	r2, #1
 8001468:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800146a:	680c      	ldr	r4, [r1, #0]
 800146c:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8001470:	ea32 0404 	bics.w	r4, r2, r4
 8001474:	d1f4      	bne.n	8001460 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001476:	684c      	ldr	r4, [r1, #4]
 8001478:	f004 0403 	and.w	r4, r4, #3
 800147c:	3c01      	subs	r4, #1
 800147e:	2c01      	cmp	r4, #1
 8001480:	d98b      	bls.n	800139a <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001482:	684a      	ldr	r2, [r1, #4]
 8001484:	f002 0203 	and.w	r2, r2, #3
 8001488:	2a03      	cmp	r2, #3
 800148a:	d009      	beq.n	80014a0 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 800148c:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800148e:	005d      	lsls	r5, r3, #1
 8001490:	2203      	movs	r2, #3
 8001492:	40aa      	lsls	r2, r5
 8001494:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001498:	688a      	ldr	r2, [r1, #8]
 800149a:	40aa      	lsls	r2, r5
 800149c:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 800149e:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014a0:	684a      	ldr	r2, [r1, #4]
 80014a2:	f002 0203 	and.w	r2, r2, #3
 80014a6:	2a02      	cmp	r2, #2
 80014a8:	d08e      	beq.n	80013c8 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 80014aa:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80014ac:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80014b0:	2203      	movs	r2, #3
 80014b2:	fa02 f20e 	lsl.w	r2, r2, lr
 80014b6:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014ba:	684a      	ldr	r2, [r1, #4]
 80014bc:	f002 0203 	and.w	r2, r2, #3
 80014c0:	fa02 f20e 	lsl.w	r2, r2, lr
 80014c4:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 80014c6:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014c8:	684a      	ldr	r2, [r1, #4]
 80014ca:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 80014ce:	d0c7      	beq.n	8001460 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014d0:	2200      	movs	r2, #0
 80014d2:	9201      	str	r2, [sp, #4]
 80014d4:	4a26      	ldr	r2, [pc, #152]	@ (8001570 <HAL_GPIO_Init+0x1e4>)
 80014d6:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 80014d8:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 80014dc:	6454      	str	r4, [r2, #68]	@ 0x44
 80014de:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80014e0:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80014e4:	9201      	str	r2, [sp, #4]
 80014e6:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80014e8:	089c      	lsrs	r4, r3, #2
 80014ea:	1ca5      	adds	r5, r4, #2
 80014ec:	4a1e      	ldr	r2, [pc, #120]	@ (8001568 <HAL_GPIO_Init+0x1dc>)
 80014ee:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014f2:	f003 0e03 	and.w	lr, r3, #3
 80014f6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80014fa:	220f      	movs	r2, #15
 80014fc:	fa02 f20e 	lsl.w	r2, r2, lr
 8001500:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001504:	4a1b      	ldr	r2, [pc, #108]	@ (8001574 <HAL_GPIO_Init+0x1e8>)
 8001506:	4290      	cmp	r0, r2
 8001508:	f43f af74 	beq.w	80013f4 <HAL_GPIO_Init+0x68>
 800150c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001510:	4290      	cmp	r0, r2
 8001512:	d01a      	beq.n	800154a <HAL_GPIO_Init+0x1be>
 8001514:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001518:	4290      	cmp	r0, r2
 800151a:	d018      	beq.n	800154e <HAL_GPIO_Init+0x1c2>
 800151c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001520:	4290      	cmp	r0, r2
 8001522:	d016      	beq.n	8001552 <HAL_GPIO_Init+0x1c6>
 8001524:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001528:	4290      	cmp	r0, r2
 800152a:	d014      	beq.n	8001556 <HAL_GPIO_Init+0x1ca>
 800152c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001530:	4290      	cmp	r0, r2
 8001532:	d012      	beq.n	800155a <HAL_GPIO_Init+0x1ce>
 8001534:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001538:	4290      	cmp	r0, r2
 800153a:	d010      	beq.n	800155e <HAL_GPIO_Init+0x1d2>
 800153c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001540:	4290      	cmp	r0, r2
 8001542:	f43f af55 	beq.w	80013f0 <HAL_GPIO_Init+0x64>
 8001546:	2208      	movs	r2, #8
 8001548:	e755      	b.n	80013f6 <HAL_GPIO_Init+0x6a>
 800154a:	2201      	movs	r2, #1
 800154c:	e753      	b.n	80013f6 <HAL_GPIO_Init+0x6a>
 800154e:	2202      	movs	r2, #2
 8001550:	e751      	b.n	80013f6 <HAL_GPIO_Init+0x6a>
 8001552:	2203      	movs	r2, #3
 8001554:	e74f      	b.n	80013f6 <HAL_GPIO_Init+0x6a>
 8001556:	2204      	movs	r2, #4
 8001558:	e74d      	b.n	80013f6 <HAL_GPIO_Init+0x6a>
 800155a:	2205      	movs	r2, #5
 800155c:	e74b      	b.n	80013f6 <HAL_GPIO_Init+0x6a>
 800155e:	2206      	movs	r2, #6
 8001560:	e749      	b.n	80013f6 <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8001562:	b002      	add	sp, #8
 8001564:	bd70      	pop	{r4, r5, r6, pc}
 8001566:	4770      	bx	lr
 8001568:	40013800 	.word	0x40013800
 800156c:	40013c00 	.word	0x40013c00
 8001570:	40023800 	.word	0x40023800
 8001574:	40020000 	.word	0x40020000

08001578 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001578:	b10a      	cbz	r2, 800157e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800157a:	6181      	str	r1, [r0, #24]
 800157c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800157e:	0409      	lsls	r1, r1, #16
 8001580:	6181      	str	r1, [r0, #24]
  }
}
 8001582:	4770      	bx	lr

08001584 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001584:	2800      	cmp	r0, #0
 8001586:	f000 81e0 	beq.w	800194a <HAL_RCC_OscConfig+0x3c6>
{
 800158a:	b570      	push	{r4, r5, r6, lr}
 800158c:	b082      	sub	sp, #8
 800158e:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001590:	6803      	ldr	r3, [r0, #0]
 8001592:	f013 0f01 	tst.w	r3, #1
 8001596:	d03b      	beq.n	8001610 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001598:	4b9f      	ldr	r3, [pc, #636]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	f003 030c 	and.w	r3, r3, #12
 80015a0:	2b04      	cmp	r3, #4
 80015a2:	d02c      	beq.n	80015fe <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015a4:	4b9c      	ldr	r3, [pc, #624]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80015ac:	2b08      	cmp	r3, #8
 80015ae:	d021      	beq.n	80015f4 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015b0:	6863      	ldr	r3, [r4, #4]
 80015b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015b6:	d04f      	beq.n	8001658 <HAL_RCC_OscConfig+0xd4>
 80015b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80015bc:	d052      	beq.n	8001664 <HAL_RCC_OscConfig+0xe0>
 80015be:	4b96      	ldr	r3, [pc, #600]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80015ce:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015d0:	6863      	ldr	r3, [r4, #4]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d050      	beq.n	8001678 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d6:	f7ff f83d 	bl	8000654 <HAL_GetTick>
 80015da:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015dc:	4b8e      	ldr	r3, [pc, #568]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80015e4:	d114      	bne.n	8001610 <HAL_RCC_OscConfig+0x8c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015e6:	f7ff f835 	bl	8000654 <HAL_GetTick>
 80015ea:	1b40      	subs	r0, r0, r5
 80015ec:	2864      	cmp	r0, #100	@ 0x64
 80015ee:	d9f5      	bls.n	80015dc <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 80015f0:	2003      	movs	r0, #3
 80015f2:	e1b1      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015f4:	4b88      	ldr	r3, [pc, #544]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80015fc:	d0d8      	beq.n	80015b0 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015fe:	4b86      	ldr	r3, [pc, #536]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001606:	d003      	beq.n	8001610 <HAL_RCC_OscConfig+0x8c>
 8001608:	6863      	ldr	r3, [r4, #4]
 800160a:	2b00      	cmp	r3, #0
 800160c:	f000 819f 	beq.w	800194e <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001610:	6823      	ldr	r3, [r4, #0]
 8001612:	f013 0f02 	tst.w	r3, #2
 8001616:	d054      	beq.n	80016c2 <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001618:	4b7f      	ldr	r3, [pc, #508]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	f013 0f0c 	tst.w	r3, #12
 8001620:	d03e      	beq.n	80016a0 <HAL_RCC_OscConfig+0x11c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001622:	4b7d      	ldr	r3, [pc, #500]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800162a:	2b08      	cmp	r3, #8
 800162c:	d033      	beq.n	8001696 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800162e:	68e3      	ldr	r3, [r4, #12]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d068      	beq.n	8001706 <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001634:	4b79      	ldr	r3, [pc, #484]	@ (800181c <HAL_RCC_OscConfig+0x298>)
 8001636:	2201      	movs	r2, #1
 8001638:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800163a:	f7ff f80b 	bl	8000654 <HAL_GetTick>
 800163e:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001640:	4b75      	ldr	r3, [pc, #468]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f013 0f02 	tst.w	r3, #2
 8001648:	d154      	bne.n	80016f4 <HAL_RCC_OscConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800164a:	f7ff f803 	bl	8000654 <HAL_GetTick>
 800164e:	1b40      	subs	r0, r0, r5
 8001650:	2802      	cmp	r0, #2
 8001652:	d9f5      	bls.n	8001640 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001654:	2003      	movs	r0, #3
 8001656:	e17f      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001658:	4a6f      	ldr	r2, [pc, #444]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 800165a:	6813      	ldr	r3, [r2, #0]
 800165c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001660:	6013      	str	r3, [r2, #0]
 8001662:	e7b5      	b.n	80015d0 <HAL_RCC_OscConfig+0x4c>
 8001664:	4b6c      	ldr	r3, [pc, #432]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800166c:	601a      	str	r2, [r3, #0]
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	e7ab      	b.n	80015d0 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8001678:	f7fe ffec 	bl	8000654 <HAL_GetTick>
 800167c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800167e:	4b66      	ldr	r3, [pc, #408]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001686:	d0c3      	beq.n	8001610 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001688:	f7fe ffe4 	bl	8000654 <HAL_GetTick>
 800168c:	1b40      	subs	r0, r0, r5
 800168e:	2864      	cmp	r0, #100	@ 0x64
 8001690:	d9f5      	bls.n	800167e <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8001692:	2003      	movs	r0, #3
 8001694:	e160      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001696:	4b60      	ldr	r3, [pc, #384]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800169e:	d1c6      	bne.n	800162e <HAL_RCC_OscConfig+0xaa>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016a0:	4b5d      	ldr	r3, [pc, #372]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f013 0f02 	tst.w	r3, #2
 80016a8:	d003      	beq.n	80016b2 <HAL_RCC_OscConfig+0x12e>
 80016aa:	68e3      	ldr	r3, [r4, #12]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	f040 8150 	bne.w	8001952 <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b2:	4a59      	ldr	r2, [pc, #356]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 80016b4:	6813      	ldr	r3, [r2, #0]
 80016b6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80016ba:	6921      	ldr	r1, [r4, #16]
 80016bc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80016c0:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016c2:	6823      	ldr	r3, [r4, #0]
 80016c4:	f013 0f08 	tst.w	r3, #8
 80016c8:	d042      	beq.n	8001750 <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80016ca:	6963      	ldr	r3, [r4, #20]
 80016cc:	b36b      	cbz	r3, 800172a <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016ce:	4b53      	ldr	r3, [pc, #332]	@ (800181c <HAL_RCC_OscConfig+0x298>)
 80016d0:	2201      	movs	r2, #1
 80016d2:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016d6:	f7fe ffbd 	bl	8000654 <HAL_GetTick>
 80016da:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016dc:	4b4e      	ldr	r3, [pc, #312]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 80016de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016e0:	f013 0f02 	tst.w	r3, #2
 80016e4:	d134      	bne.n	8001750 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016e6:	f7fe ffb5 	bl	8000654 <HAL_GetTick>
 80016ea:	1b40      	subs	r0, r0, r5
 80016ec:	2802      	cmp	r0, #2
 80016ee:	d9f5      	bls.n	80016dc <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 80016f0:	2003      	movs	r0, #3
 80016f2:	e131      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016f4:	4a48      	ldr	r2, [pc, #288]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 80016f6:	6813      	ldr	r3, [r2, #0]
 80016f8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80016fc:	6921      	ldr	r1, [r4, #16]
 80016fe:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001702:	6013      	str	r3, [r2, #0]
 8001704:	e7dd      	b.n	80016c2 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8001706:	4b45      	ldr	r3, [pc, #276]	@ (800181c <HAL_RCC_OscConfig+0x298>)
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800170c:	f7fe ffa2 	bl	8000654 <HAL_GetTick>
 8001710:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001712:	4b41      	ldr	r3, [pc, #260]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f013 0f02 	tst.w	r3, #2
 800171a:	d0d2      	beq.n	80016c2 <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800171c:	f7fe ff9a 	bl	8000654 <HAL_GetTick>
 8001720:	1b40      	subs	r0, r0, r5
 8001722:	2802      	cmp	r0, #2
 8001724:	d9f5      	bls.n	8001712 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8001726:	2003      	movs	r0, #3
 8001728:	e116      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800172a:	4b3c      	ldr	r3, [pc, #240]	@ (800181c <HAL_RCC_OscConfig+0x298>)
 800172c:	2200      	movs	r2, #0
 800172e:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001732:	f7fe ff8f 	bl	8000654 <HAL_GetTick>
 8001736:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001738:	4b37      	ldr	r3, [pc, #220]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 800173a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800173c:	f013 0f02 	tst.w	r3, #2
 8001740:	d006      	beq.n	8001750 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001742:	f7fe ff87 	bl	8000654 <HAL_GetTick>
 8001746:	1b40      	subs	r0, r0, r5
 8001748:	2802      	cmp	r0, #2
 800174a:	d9f5      	bls.n	8001738 <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 800174c:	2003      	movs	r0, #3
 800174e:	e103      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001750:	6823      	ldr	r3, [r4, #0]
 8001752:	f013 0f04 	tst.w	r3, #4
 8001756:	d077      	beq.n	8001848 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001758:	4b2f      	ldr	r3, [pc, #188]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 800175a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175c:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8001760:	d133      	bne.n	80017ca <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	9301      	str	r3, [sp, #4]
 8001766:	4b2c      	ldr	r3, [pc, #176]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 8001768:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800176a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800176e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001776:	9301      	str	r3, [sp, #4]
 8001778:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800177a:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800177c:	4b28      	ldr	r3, [pc, #160]	@ (8001820 <HAL_RCC_OscConfig+0x29c>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001784:	d023      	beq.n	80017ce <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001786:	68a3      	ldr	r3, [r4, #8]
 8001788:	2b01      	cmp	r3, #1
 800178a:	d034      	beq.n	80017f6 <HAL_RCC_OscConfig+0x272>
 800178c:	2b05      	cmp	r3, #5
 800178e:	d038      	beq.n	8001802 <HAL_RCC_OscConfig+0x27e>
 8001790:	4b21      	ldr	r3, [pc, #132]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 8001792:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001794:	f022 0201 	bic.w	r2, r2, #1
 8001798:	671a      	str	r2, [r3, #112]	@ 0x70
 800179a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800179c:	f022 0204 	bic.w	r2, r2, #4
 80017a0:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017a2:	68a3      	ldr	r3, [r4, #8]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d03d      	beq.n	8001824 <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017a8:	f7fe ff54 	bl	8000654 <HAL_GetTick>
 80017ac:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 80017b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017b2:	f013 0f02 	tst.w	r3, #2
 80017b6:	d146      	bne.n	8001846 <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017b8:	f7fe ff4c 	bl	8000654 <HAL_GetTick>
 80017bc:	1b80      	subs	r0, r0, r6
 80017be:	f241 3388 	movw	r3, #5000	@ 0x1388
 80017c2:	4298      	cmp	r0, r3
 80017c4:	d9f3      	bls.n	80017ae <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 80017c6:	2003      	movs	r0, #3
 80017c8:	e0c6      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 80017ca:	2500      	movs	r5, #0
 80017cc:	e7d6      	b.n	800177c <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017ce:	4a14      	ldr	r2, [pc, #80]	@ (8001820 <HAL_RCC_OscConfig+0x29c>)
 80017d0:	6813      	ldr	r3, [r2, #0]
 80017d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017d6:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80017d8:	f7fe ff3c 	bl	8000654 <HAL_GetTick>
 80017dc:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017de:	4b10      	ldr	r3, [pc, #64]	@ (8001820 <HAL_RCC_OscConfig+0x29c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80017e6:	d1ce      	bne.n	8001786 <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017e8:	f7fe ff34 	bl	8000654 <HAL_GetTick>
 80017ec:	1b80      	subs	r0, r0, r6
 80017ee:	2802      	cmp	r0, #2
 80017f0:	d9f5      	bls.n	80017de <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 80017f2:	2003      	movs	r0, #3
 80017f4:	e0b0      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017f6:	4a08      	ldr	r2, [pc, #32]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 80017f8:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80017fa:	f043 0301 	orr.w	r3, r3, #1
 80017fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001800:	e7cf      	b.n	80017a2 <HAL_RCC_OscConfig+0x21e>
 8001802:	4b05      	ldr	r3, [pc, #20]	@ (8001818 <HAL_RCC_OscConfig+0x294>)
 8001804:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001806:	f042 0204 	orr.w	r2, r2, #4
 800180a:	671a      	str	r2, [r3, #112]	@ 0x70
 800180c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800180e:	f042 0201 	orr.w	r2, r2, #1
 8001812:	671a      	str	r2, [r3, #112]	@ 0x70
 8001814:	e7c5      	b.n	80017a2 <HAL_RCC_OscConfig+0x21e>
 8001816:	bf00      	nop
 8001818:	40023800 	.word	0x40023800
 800181c:	42470000 	.word	0x42470000
 8001820:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001824:	f7fe ff16 	bl	8000654 <HAL_GetTick>
 8001828:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800182a:	4b52      	ldr	r3, [pc, #328]	@ (8001974 <HAL_RCC_OscConfig+0x3f0>)
 800182c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800182e:	f013 0f02 	tst.w	r3, #2
 8001832:	d008      	beq.n	8001846 <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001834:	f7fe ff0e 	bl	8000654 <HAL_GetTick>
 8001838:	1b80      	subs	r0, r0, r6
 800183a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800183e:	4298      	cmp	r0, r3
 8001840:	d9f3      	bls.n	800182a <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 8001842:	2003      	movs	r0, #3
 8001844:	e088      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001846:	b9ed      	cbnz	r5, 8001884 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001848:	69a3      	ldr	r3, [r4, #24]
 800184a:	2b00      	cmp	r3, #0
 800184c:	f000 8083 	beq.w	8001956 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001850:	4a48      	ldr	r2, [pc, #288]	@ (8001974 <HAL_RCC_OscConfig+0x3f0>)
 8001852:	6892      	ldr	r2, [r2, #8]
 8001854:	f002 020c 	and.w	r2, r2, #12
 8001858:	2a08      	cmp	r2, #8
 800185a:	d051      	beq.n	8001900 <HAL_RCC_OscConfig+0x37c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800185c:	2b02      	cmp	r3, #2
 800185e:	d017      	beq.n	8001890 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001860:	4b45      	ldr	r3, [pc, #276]	@ (8001978 <HAL_RCC_OscConfig+0x3f4>)
 8001862:	2200      	movs	r2, #0
 8001864:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001866:	f7fe fef5 	bl	8000654 <HAL_GetTick>
 800186a:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800186c:	4b41      	ldr	r3, [pc, #260]	@ (8001974 <HAL_RCC_OscConfig+0x3f0>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001874:	d042      	beq.n	80018fc <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001876:	f7fe feed 	bl	8000654 <HAL_GetTick>
 800187a:	1b00      	subs	r0, r0, r4
 800187c:	2802      	cmp	r0, #2
 800187e:	d9f5      	bls.n	800186c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001880:	2003      	movs	r0, #3
 8001882:	e069      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001884:	4a3b      	ldr	r2, [pc, #236]	@ (8001974 <HAL_RCC_OscConfig+0x3f0>)
 8001886:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001888:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800188c:	6413      	str	r3, [r2, #64]	@ 0x40
 800188e:	e7db      	b.n	8001848 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 8001890:	4b39      	ldr	r3, [pc, #228]	@ (8001978 <HAL_RCC_OscConfig+0x3f4>)
 8001892:	2200      	movs	r2, #0
 8001894:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001896:	f7fe fedd 	bl	8000654 <HAL_GetTick>
 800189a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800189c:	4b35      	ldr	r3, [pc, #212]	@ (8001974 <HAL_RCC_OscConfig+0x3f0>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80018a4:	d006      	beq.n	80018b4 <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018a6:	f7fe fed5 	bl	8000654 <HAL_GetTick>
 80018aa:	1b40      	subs	r0, r0, r5
 80018ac:	2802      	cmp	r0, #2
 80018ae:	d9f5      	bls.n	800189c <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 80018b0:	2003      	movs	r0, #3
 80018b2:	e051      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018b4:	69e3      	ldr	r3, [r4, #28]
 80018b6:	6a22      	ldr	r2, [r4, #32]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80018bc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80018c0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80018c2:	0852      	lsrs	r2, r2, #1
 80018c4:	3a01      	subs	r2, #1
 80018c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80018ca:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80018cc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80018d0:	4a28      	ldr	r2, [pc, #160]	@ (8001974 <HAL_RCC_OscConfig+0x3f0>)
 80018d2:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80018d4:	4b28      	ldr	r3, [pc, #160]	@ (8001978 <HAL_RCC_OscConfig+0x3f4>)
 80018d6:	2201      	movs	r2, #1
 80018d8:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80018da:	f7fe febb 	bl	8000654 <HAL_GetTick>
 80018de:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018e0:	4b24      	ldr	r3, [pc, #144]	@ (8001974 <HAL_RCC_OscConfig+0x3f0>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80018e8:	d106      	bne.n	80018f8 <HAL_RCC_OscConfig+0x374>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018ea:	f7fe feb3 	bl	8000654 <HAL_GetTick>
 80018ee:	1b00      	subs	r0, r0, r4
 80018f0:	2802      	cmp	r0, #2
 80018f2:	d9f5      	bls.n	80018e0 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 80018f4:	2003      	movs	r0, #3
 80018f6:	e02f      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80018f8:	2000      	movs	r0, #0
 80018fa:	e02d      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
 80018fc:	2000      	movs	r0, #0
 80018fe:	e02b      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001900:	2b01      	cmp	r3, #1
 8001902:	d02b      	beq.n	800195c <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 8001904:	4b1b      	ldr	r3, [pc, #108]	@ (8001974 <HAL_RCC_OscConfig+0x3f0>)
 8001906:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001908:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 800190c:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800190e:	4291      	cmp	r1, r2
 8001910:	d126      	bne.n	8001960 <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001912:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001916:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001918:	428a      	cmp	r2, r1
 800191a:	d123      	bne.n	8001964 <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800191c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800191e:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8001922:	401a      	ands	r2, r3
 8001924:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001928:	d11e      	bne.n	8001968 <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800192a:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 800192e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001930:	0852      	lsrs	r2, r2, #1
 8001932:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001934:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001938:	d118      	bne.n	800196c <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800193a:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 800193e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001940:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8001944:	d114      	bne.n	8001970 <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 8001946:	2000      	movs	r0, #0
 8001948:	e006      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 800194a:	2001      	movs	r0, #1
}
 800194c:	4770      	bx	lr
        return HAL_ERROR;
 800194e:	2001      	movs	r0, #1
 8001950:	e002      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 8001952:	2001      	movs	r0, #1
 8001954:	e000      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 8001956:	2000      	movs	r0, #0
}
 8001958:	b002      	add	sp, #8
 800195a:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800195c:	2001      	movs	r0, #1
 800195e:	e7fb      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 8001960:	2001      	movs	r0, #1
 8001962:	e7f9      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
 8001964:	2001      	movs	r0, #1
 8001966:	e7f7      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
 8001968:	2001      	movs	r0, #1
 800196a:	e7f5      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
 800196c:	2001      	movs	r0, #1
 800196e:	e7f3      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
 8001970:	2001      	movs	r0, #1
 8001972:	e7f1      	b.n	8001958 <HAL_RCC_OscConfig+0x3d4>
 8001974:	40023800 	.word	0x40023800
 8001978:	42470000 	.word	0x42470000

0800197c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800197c:	b508      	push	{r3, lr}
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800197e:	4b31      	ldr	r3, [pc, #196]	@ (8001a44 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	f003 030c 	and.w	r3, r3, #12
 8001986:	2b08      	cmp	r3, #8
 8001988:	d001      	beq.n	800198e <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800198a:	482f      	ldr	r0, [pc, #188]	@ (8001a48 <HAL_RCC_GetSysClockFreq+0xcc>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800198c:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800198e:	4b2d      	ldr	r3, [pc, #180]	@ (8001a44 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001990:	685a      	ldr	r2, [r3, #4]
 8001992:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800199c:	d02c      	beq.n	80019f8 <HAL_RCC_GetSysClockFreq+0x7c>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800199e:	4b29      	ldr	r3, [pc, #164]	@ (8001a44 <HAL_RCC_GetSysClockFreq+0xc8>)
 80019a0:	6858      	ldr	r0, [r3, #4]
 80019a2:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80019a6:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80019aa:	ebbc 0c00 	subs.w	ip, ip, r0
 80019ae:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80019b2:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80019b6:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80019ba:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80019be:	ebb1 010c 	subs.w	r1, r1, ip
 80019c2:	eb63 030e 	sbc.w	r3, r3, lr
 80019c6:	00db      	lsls	r3, r3, #3
 80019c8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80019cc:	00c9      	lsls	r1, r1, #3
 80019ce:	eb11 0c00 	adds.w	ip, r1, r0
 80019d2:	f143 0300 	adc.w	r3, r3, #0
 80019d6:	0299      	lsls	r1, r3, #10
 80019d8:	2300      	movs	r3, #0
 80019da:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80019de:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80019e2:	f7fe fc45 	bl	8000270 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80019e6:	4b17      	ldr	r3, [pc, #92]	@ (8001a44 <HAL_RCC_GetSysClockFreq+0xc8>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80019ee:	3301      	adds	r3, #1
 80019f0:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 80019f2:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80019f6:	e7c9      	b.n	800198c <HAL_RCC_GetSysClockFreq+0x10>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019f8:	4b12      	ldr	r3, [pc, #72]	@ (8001a44 <HAL_RCC_GetSysClockFreq+0xc8>)
 80019fa:	6858      	ldr	r0, [r3, #4]
 80019fc:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001a00:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001a04:	ebbc 0c00 	subs.w	ip, ip, r0
 8001a08:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001a0c:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001a10:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001a14:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001a18:	ebb1 010c 	subs.w	r1, r1, ip
 8001a1c:	eb63 030e 	sbc.w	r3, r3, lr
 8001a20:	00db      	lsls	r3, r3, #3
 8001a22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001a26:	00c9      	lsls	r1, r1, #3
 8001a28:	eb11 0c00 	adds.w	ip, r1, r0
 8001a2c:	f143 0300 	adc.w	r3, r3, #0
 8001a30:	0299      	lsls	r1, r3, #10
 8001a32:	2300      	movs	r3, #0
 8001a34:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001a38:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8001a3c:	f7fe fc18 	bl	8000270 <__aeabi_uldivmod>
 8001a40:	e7d1      	b.n	80019e6 <HAL_RCC_GetSysClockFreq+0x6a>
 8001a42:	bf00      	nop
 8001a44:	40023800 	.word	0x40023800
 8001a48:	00f42400 	.word	0x00f42400

08001a4c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001a4c:	2800      	cmp	r0, #0
 8001a4e:	f000 809b 	beq.w	8001b88 <HAL_RCC_ClockConfig+0x13c>
{
 8001a52:	b570      	push	{r4, r5, r6, lr}
 8001a54:	460d      	mov	r5, r1
 8001a56:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a58:	4b4f      	ldr	r3, [pc, #316]	@ (8001b98 <HAL_RCC_ClockConfig+0x14c>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0307 	and.w	r3, r3, #7
 8001a60:	428b      	cmp	r3, r1
 8001a62:	d208      	bcs.n	8001a76 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a64:	b2cb      	uxtb	r3, r1
 8001a66:	4a4c      	ldr	r2, [pc, #304]	@ (8001b98 <HAL_RCC_ClockConfig+0x14c>)
 8001a68:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a6a:	6813      	ldr	r3, [r2, #0]
 8001a6c:	f003 0307 	and.w	r3, r3, #7
 8001a70:	428b      	cmp	r3, r1
 8001a72:	f040 808b 	bne.w	8001b8c <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a76:	6823      	ldr	r3, [r4, #0]
 8001a78:	f013 0f02 	tst.w	r3, #2
 8001a7c:	d017      	beq.n	8001aae <HAL_RCC_ClockConfig+0x62>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a7e:	f013 0f04 	tst.w	r3, #4
 8001a82:	d004      	beq.n	8001a8e <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a84:	4a45      	ldr	r2, [pc, #276]	@ (8001b9c <HAL_RCC_ClockConfig+0x150>)
 8001a86:	6893      	ldr	r3, [r2, #8]
 8001a88:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001a8c:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a8e:	6823      	ldr	r3, [r4, #0]
 8001a90:	f013 0f08 	tst.w	r3, #8
 8001a94:	d004      	beq.n	8001aa0 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a96:	4a41      	ldr	r2, [pc, #260]	@ (8001b9c <HAL_RCC_ClockConfig+0x150>)
 8001a98:	6893      	ldr	r3, [r2, #8]
 8001a9a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001a9e:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001aa0:	4a3e      	ldr	r2, [pc, #248]	@ (8001b9c <HAL_RCC_ClockConfig+0x150>)
 8001aa2:	6893      	ldr	r3, [r2, #8]
 8001aa4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001aa8:	68a1      	ldr	r1, [r4, #8]
 8001aaa:	430b      	orrs	r3, r1
 8001aac:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001aae:	6823      	ldr	r3, [r4, #0]
 8001ab0:	f013 0f01 	tst.w	r3, #1
 8001ab4:	d032      	beq.n	8001b1c <HAL_RCC_ClockConfig+0xd0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ab6:	6863      	ldr	r3, [r4, #4]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d021      	beq.n	8001b00 <HAL_RCC_ClockConfig+0xb4>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001abc:	1e9a      	subs	r2, r3, #2
 8001abe:	2a01      	cmp	r2, #1
 8001ac0:	d925      	bls.n	8001b0e <HAL_RCC_ClockConfig+0xc2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ac2:	4a36      	ldr	r2, [pc, #216]	@ (8001b9c <HAL_RCC_ClockConfig+0x150>)
 8001ac4:	6812      	ldr	r2, [r2, #0]
 8001ac6:	f012 0f02 	tst.w	r2, #2
 8001aca:	d061      	beq.n	8001b90 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001acc:	4933      	ldr	r1, [pc, #204]	@ (8001b9c <HAL_RCC_ClockConfig+0x150>)
 8001ace:	688a      	ldr	r2, [r1, #8]
 8001ad0:	f022 0203 	bic.w	r2, r2, #3
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001ad8:	f7fe fdbc 	bl	8000654 <HAL_GetTick>
 8001adc:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ade:	4b2f      	ldr	r3, [pc, #188]	@ (8001b9c <HAL_RCC_ClockConfig+0x150>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f003 030c 	and.w	r3, r3, #12
 8001ae6:	6862      	ldr	r2, [r4, #4]
 8001ae8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001aec:	d016      	beq.n	8001b1c <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001aee:	f7fe fdb1 	bl	8000654 <HAL_GetTick>
 8001af2:	1b80      	subs	r0, r0, r6
 8001af4:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001af8:	4298      	cmp	r0, r3
 8001afa:	d9f0      	bls.n	8001ade <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8001afc:	2003      	movs	r0, #3
 8001afe:	e042      	b.n	8001b86 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b00:	4a26      	ldr	r2, [pc, #152]	@ (8001b9c <HAL_RCC_ClockConfig+0x150>)
 8001b02:	6812      	ldr	r2, [r2, #0]
 8001b04:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8001b08:	d1e0      	bne.n	8001acc <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	e03b      	b.n	8001b86 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b0e:	4a23      	ldr	r2, [pc, #140]	@ (8001b9c <HAL_RCC_ClockConfig+0x150>)
 8001b10:	6812      	ldr	r2, [r2, #0]
 8001b12:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8001b16:	d1d9      	bne.n	8001acc <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001b18:	2001      	movs	r0, #1
 8001b1a:	e034      	b.n	8001b86 <HAL_RCC_ClockConfig+0x13a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001b98 <HAL_RCC_ClockConfig+0x14c>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0307 	and.w	r3, r3, #7
 8001b24:	42ab      	cmp	r3, r5
 8001b26:	d907      	bls.n	8001b38 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b28:	b2ea      	uxtb	r2, r5
 8001b2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001b98 <HAL_RCC_ClockConfig+0x14c>)
 8001b2c:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0307 	and.w	r3, r3, #7
 8001b34:	42ab      	cmp	r3, r5
 8001b36:	d12d      	bne.n	8001b94 <HAL_RCC_ClockConfig+0x148>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b38:	6823      	ldr	r3, [r4, #0]
 8001b3a:	f013 0f04 	tst.w	r3, #4
 8001b3e:	d006      	beq.n	8001b4e <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b40:	4a16      	ldr	r2, [pc, #88]	@ (8001b9c <HAL_RCC_ClockConfig+0x150>)
 8001b42:	6893      	ldr	r3, [r2, #8]
 8001b44:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8001b48:	68e1      	ldr	r1, [r4, #12]
 8001b4a:	430b      	orrs	r3, r1
 8001b4c:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b4e:	6823      	ldr	r3, [r4, #0]
 8001b50:	f013 0f08 	tst.w	r3, #8
 8001b54:	d007      	beq.n	8001b66 <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b56:	4a11      	ldr	r2, [pc, #68]	@ (8001b9c <HAL_RCC_ClockConfig+0x150>)
 8001b58:	6893      	ldr	r3, [r2, #8]
 8001b5a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001b5e:	6921      	ldr	r1, [r4, #16]
 8001b60:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001b64:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b66:	f7ff ff09 	bl	800197c <HAL_RCC_GetSysClockFreq>
 8001b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b9c <HAL_RCC_ClockConfig+0x150>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001b72:	4a0b      	ldr	r2, [pc, #44]	@ (8001ba0 <HAL_RCC_ClockConfig+0x154>)
 8001b74:	5cd3      	ldrb	r3, [r2, r3]
 8001b76:	40d8      	lsrs	r0, r3
 8001b78:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba4 <HAL_RCC_ClockConfig+0x158>)
 8001b7a:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba8 <HAL_RCC_ClockConfig+0x15c>)
 8001b7e:	6818      	ldr	r0, [r3, #0]
 8001b80:	f7ff f808 	bl	8000b94 <HAL_InitTick>
  return HAL_OK;
 8001b84:	2000      	movs	r0, #0
}
 8001b86:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001b88:	2001      	movs	r0, #1
}
 8001b8a:	4770      	bx	lr
      return HAL_ERROR;
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	e7fa      	b.n	8001b86 <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8001b90:	2001      	movs	r0, #1
 8001b92:	e7f8      	b.n	8001b86 <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8001b94:	2001      	movs	r0, #1
 8001b96:	e7f6      	b.n	8001b86 <HAL_RCC_ClockConfig+0x13a>
 8001b98:	40023c00 	.word	0x40023c00
 8001b9c:	40023800 	.word	0x40023800
 8001ba0:	08003254 	.word	0x08003254
 8001ba4:	20000000 	.word	0x20000000
 8001ba8:	20000008 	.word	0x20000008

08001bac <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001bac:	4b01      	ldr	r3, [pc, #4]	@ (8001bb4 <HAL_RCC_GetHCLKFreq+0x8>)
 8001bae:	6818      	ldr	r0, [r3, #0]
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	20000000 	.word	0x20000000

08001bb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bb8:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001bba:	f7ff fff7 	bl	8001bac <HAL_RCC_GetHCLKFreq>
 8001bbe:	4b04      	ldr	r3, [pc, #16]	@ (8001bd0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001bc6:	4a03      	ldr	r2, [pc, #12]	@ (8001bd4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001bc8:	5cd3      	ldrb	r3, [r2, r3]
}
 8001bca:	40d8      	lsrs	r0, r3
 8001bcc:	bd08      	pop	{r3, pc}
 8001bce:	bf00      	nop
 8001bd0:	40023800 	.word	0x40023800
 8001bd4:	0800324c 	.word	0x0800324c

08001bd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001bd8:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001bda:	f7ff ffe7 	bl	8001bac <HAL_RCC_GetHCLKFreq>
 8001bde:	4b04      	ldr	r3, [pc, #16]	@ (8001bf0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001be6:	4a03      	ldr	r2, [pc, #12]	@ (8001bf4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001be8:	5cd3      	ldrb	r3, [r2, r3]
}
 8001bea:	40d8      	lsrs	r0, r3
 8001bec:	bd08      	pop	{r3, pc}
 8001bee:	bf00      	nop
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	0800324c 	.word	0x0800324c

08001bf8 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001bf8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d137      	bne.n	8001c72 <HAL_TIM_Base_Start_IT+0x7a>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c02:	2302      	movs	r3, #2
 8001c04:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c08:	6802      	ldr	r2, [r0, #0]
 8001c0a:	68d3      	ldr	r3, [r2, #12]
 8001c0c:	f043 0301 	orr.w	r3, r3, #1
 8001c10:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c12:	6803      	ldr	r3, [r0, #0]
 8001c14:	4a19      	ldr	r2, [pc, #100]	@ (8001c7c <HAL_TIM_Base_Start_IT+0x84>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d020      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x64>
 8001c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c1e:	d01d      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x64>
 8001c20:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d019      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x64>
 8001c28:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d015      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x64>
 8001c30:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d011      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x64>
 8001c38:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d00d      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x64>
 8001c40:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d009      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x64>
 8001c48:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d005      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x64>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	f042 0201 	orr.w	r2, r2, #1
 8001c56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c58:	2000      	movs	r0, #0
 8001c5a:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c5c:	689a      	ldr	r2, [r3, #8]
 8001c5e:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c62:	2a06      	cmp	r2, #6
 8001c64:	d007      	beq.n	8001c76 <HAL_TIM_Base_Start_IT+0x7e>
      __HAL_TIM_ENABLE(htim);
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	f042 0201 	orr.w	r2, r2, #1
 8001c6c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001c6e:	2000      	movs	r0, #0
 8001c70:	4770      	bx	lr
    return HAL_ERROR;
 8001c72:	2001      	movs	r0, #1
 8001c74:	4770      	bx	lr
  return HAL_OK;
 8001c76:	2000      	movs	r0, #0
}
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	40010000 	.word	0x40010000

08001c80 <HAL_TIM_PeriodElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8001c80:	4770      	bx	lr

08001c82 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001c82:	4770      	bx	lr

08001c84 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001c84:	4770      	bx	lr

08001c86 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001c86:	4770      	bx	lr

08001c88 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001c88:	4770      	bx	lr

08001c8a <HAL_TIM_IRQHandler>:
{
 8001c8a:	b570      	push	{r4, r5, r6, lr}
 8001c8c:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8001c8e:	6803      	ldr	r3, [r0, #0]
 8001c90:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001c92:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001c94:	f015 0f02 	tst.w	r5, #2
 8001c98:	d010      	beq.n	8001cbc <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001c9a:	f016 0f02 	tst.w	r6, #2
 8001c9e:	d00d      	beq.n	8001cbc <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001ca0:	f06f 0202 	mvn.w	r2, #2
 8001ca4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001caa:	6803      	ldr	r3, [r0, #0]
 8001cac:	699b      	ldr	r3, [r3, #24]
 8001cae:	f013 0f03 	tst.w	r3, #3
 8001cb2:	d05e      	beq.n	8001d72 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 8001cb4:	f7ff ffe6 	bl	8001c84 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001cbc:	f015 0f04 	tst.w	r5, #4
 8001cc0:	d012      	beq.n	8001ce8 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001cc2:	f016 0f04 	tst.w	r6, #4
 8001cc6:	d00f      	beq.n	8001ce8 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001cc8:	6823      	ldr	r3, [r4, #0]
 8001cca:	f06f 0204 	mvn.w	r2, #4
 8001cce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001cd4:	6823      	ldr	r3, [r4, #0]
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8001cdc:	d04f      	beq.n	8001d7e <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8001cde:	4620      	mov	r0, r4
 8001ce0:	f7ff ffd0 	bl	8001c84 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001ce8:	f015 0f08 	tst.w	r5, #8
 8001cec:	d012      	beq.n	8001d14 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001cee:	f016 0f08 	tst.w	r6, #8
 8001cf2:	d00f      	beq.n	8001d14 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001cf4:	6823      	ldr	r3, [r4, #0]
 8001cf6:	f06f 0208 	mvn.w	r2, #8
 8001cfa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cfc:	2304      	movs	r3, #4
 8001cfe:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d00:	6823      	ldr	r3, [r4, #0]
 8001d02:	69db      	ldr	r3, [r3, #28]
 8001d04:	f013 0f03 	tst.w	r3, #3
 8001d08:	d040      	beq.n	8001d8c <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d0a:	4620      	mov	r0, r4
 8001d0c:	f7ff ffba 	bl	8001c84 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d10:	2300      	movs	r3, #0
 8001d12:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001d14:	f015 0f10 	tst.w	r5, #16
 8001d18:	d012      	beq.n	8001d40 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001d1a:	f016 0f10 	tst.w	r6, #16
 8001d1e:	d00f      	beq.n	8001d40 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001d20:	6823      	ldr	r3, [r4, #0]
 8001d22:	f06f 0210 	mvn.w	r2, #16
 8001d26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d28:	2308      	movs	r3, #8
 8001d2a:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d2c:	6823      	ldr	r3, [r4, #0]
 8001d2e:	69db      	ldr	r3, [r3, #28]
 8001d30:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8001d34:	d031      	beq.n	8001d9a <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d36:	4620      	mov	r0, r4
 8001d38:	f7ff ffa4 	bl	8001c84 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001d40:	f015 0f01 	tst.w	r5, #1
 8001d44:	d002      	beq.n	8001d4c <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001d46:	f016 0f01 	tst.w	r6, #1
 8001d4a:	d12d      	bne.n	8001da8 <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001d4c:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8001d50:	d002      	beq.n	8001d58 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001d52:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8001d56:	d12f      	bne.n	8001db8 <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001d58:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8001d5c:	d002      	beq.n	8001d64 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001d5e:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8001d62:	d131      	bne.n	8001dc8 <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001d64:	f015 0f20 	tst.w	r5, #32
 8001d68:	d002      	beq.n	8001d70 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001d6a:	f016 0f20 	tst.w	r6, #32
 8001d6e:	d133      	bne.n	8001dd8 <HAL_TIM_IRQHandler+0x14e>
}
 8001d70:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d72:	f7ff ff86 	bl	8001c82 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d76:	4620      	mov	r0, r4
 8001d78:	f7ff ff85 	bl	8001c86 <HAL_TIM_PWM_PulseFinishedCallback>
 8001d7c:	e79c      	b.n	8001cb8 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d7e:	4620      	mov	r0, r4
 8001d80:	f7ff ff7f 	bl	8001c82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d84:	4620      	mov	r0, r4
 8001d86:	f7ff ff7e 	bl	8001c86 <HAL_TIM_PWM_PulseFinishedCallback>
 8001d8a:	e7ab      	b.n	8001ce4 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d8c:	4620      	mov	r0, r4
 8001d8e:	f7ff ff78 	bl	8001c82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d92:	4620      	mov	r0, r4
 8001d94:	f7ff ff77 	bl	8001c86 <HAL_TIM_PWM_PulseFinishedCallback>
 8001d98:	e7ba      	b.n	8001d10 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d9a:	4620      	mov	r0, r4
 8001d9c:	f7ff ff71 	bl	8001c82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001da0:	4620      	mov	r0, r4
 8001da2:	f7ff ff70 	bl	8001c86 <HAL_TIM_PWM_PulseFinishedCallback>
 8001da6:	e7c9      	b.n	8001d3c <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001da8:	6823      	ldr	r3, [r4, #0]
 8001daa:	f06f 0201 	mvn.w	r2, #1
 8001dae:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001db0:	4620      	mov	r0, r4
 8001db2:	f7ff ff65 	bl	8001c80 <HAL_TIM_PeriodElapsedCallback>
 8001db6:	e7c9      	b.n	8001d4c <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001db8:	6823      	ldr	r3, [r4, #0]
 8001dba:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001dbe:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001dc0:	4620      	mov	r0, r4
 8001dc2:	f000 f8f0 	bl	8001fa6 <HAL_TIMEx_BreakCallback>
 8001dc6:	e7c7      	b.n	8001d58 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001dc8:	6823      	ldr	r3, [r4, #0]
 8001dca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001dce:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001dd0:	4620      	mov	r0, r4
 8001dd2:	f7ff ff59 	bl	8001c88 <HAL_TIM_TriggerCallback>
 8001dd6:	e7c5      	b.n	8001d64 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001dd8:	6823      	ldr	r3, [r4, #0]
 8001dda:	f06f 0220 	mvn.w	r2, #32
 8001dde:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8001de0:	4620      	mov	r0, r4
 8001de2:	f000 f8df 	bl	8001fa4 <HAL_TIMEx_CommutCallback>
}
 8001de6:	e7c3      	b.n	8001d70 <HAL_TIM_IRQHandler+0xe6>

08001de8 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001de8:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001dea:	4a34      	ldr	r2, [pc, #208]	@ (8001ebc <TIM_Base_SetConfig+0xd4>)
 8001dec:	4290      	cmp	r0, r2
 8001dee:	d012      	beq.n	8001e16 <TIM_Base_SetConfig+0x2e>
 8001df0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8001df4:	d00f      	beq.n	8001e16 <TIM_Base_SetConfig+0x2e>
 8001df6:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8001dfa:	4290      	cmp	r0, r2
 8001dfc:	d00b      	beq.n	8001e16 <TIM_Base_SetConfig+0x2e>
 8001dfe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001e02:	4290      	cmp	r0, r2
 8001e04:	d007      	beq.n	8001e16 <TIM_Base_SetConfig+0x2e>
 8001e06:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001e0a:	4290      	cmp	r0, r2
 8001e0c:	d003      	beq.n	8001e16 <TIM_Base_SetConfig+0x2e>
 8001e0e:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8001e12:	4290      	cmp	r0, r2
 8001e14:	d103      	bne.n	8001e1e <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8001e1a:	684a      	ldr	r2, [r1, #4]
 8001e1c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e1e:	4a27      	ldr	r2, [pc, #156]	@ (8001ebc <TIM_Base_SetConfig+0xd4>)
 8001e20:	4290      	cmp	r0, r2
 8001e22:	d02a      	beq.n	8001e7a <TIM_Base_SetConfig+0x92>
 8001e24:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8001e28:	d027      	beq.n	8001e7a <TIM_Base_SetConfig+0x92>
 8001e2a:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8001e2e:	4290      	cmp	r0, r2
 8001e30:	d023      	beq.n	8001e7a <TIM_Base_SetConfig+0x92>
 8001e32:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001e36:	4290      	cmp	r0, r2
 8001e38:	d01f      	beq.n	8001e7a <TIM_Base_SetConfig+0x92>
 8001e3a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001e3e:	4290      	cmp	r0, r2
 8001e40:	d01b      	beq.n	8001e7a <TIM_Base_SetConfig+0x92>
 8001e42:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8001e46:	4290      	cmp	r0, r2
 8001e48:	d017      	beq.n	8001e7a <TIM_Base_SetConfig+0x92>
 8001e4a:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8001e4e:	4290      	cmp	r0, r2
 8001e50:	d013      	beq.n	8001e7a <TIM_Base_SetConfig+0x92>
 8001e52:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001e56:	4290      	cmp	r0, r2
 8001e58:	d00f      	beq.n	8001e7a <TIM_Base_SetConfig+0x92>
 8001e5a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001e5e:	4290      	cmp	r0, r2
 8001e60:	d00b      	beq.n	8001e7a <TIM_Base_SetConfig+0x92>
 8001e62:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8001e66:	4290      	cmp	r0, r2
 8001e68:	d007      	beq.n	8001e7a <TIM_Base_SetConfig+0x92>
 8001e6a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001e6e:	4290      	cmp	r0, r2
 8001e70:	d003      	beq.n	8001e7a <TIM_Base_SetConfig+0x92>
 8001e72:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001e76:	4290      	cmp	r0, r2
 8001e78:	d103      	bne.n	8001e82 <TIM_Base_SetConfig+0x9a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e7e:	68ca      	ldr	r2, [r1, #12]
 8001e80:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e86:	694a      	ldr	r2, [r1, #20]
 8001e88:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001e8a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e8c:	688b      	ldr	r3, [r1, #8]
 8001e8e:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e90:	680b      	ldr	r3, [r1, #0]
 8001e92:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e94:	4b09      	ldr	r3, [pc, #36]	@ (8001ebc <TIM_Base_SetConfig+0xd4>)
 8001e96:	4298      	cmp	r0, r3
 8001e98:	d003      	beq.n	8001ea2 <TIM_Base_SetConfig+0xba>
 8001e9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001e9e:	4298      	cmp	r0, r3
 8001ea0:	d101      	bne.n	8001ea6 <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ea2:	690b      	ldr	r3, [r1, #16]
 8001ea4:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001eaa:	6903      	ldr	r3, [r0, #16]
 8001eac:	f013 0f01 	tst.w	r3, #1
 8001eb0:	d003      	beq.n	8001eba <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001eb2:	6903      	ldr	r3, [r0, #16]
 8001eb4:	f023 0301 	bic.w	r3, r3, #1
 8001eb8:	6103      	str	r3, [r0, #16]
  }
}
 8001eba:	4770      	bx	lr
 8001ebc:	40010000 	.word	0x40010000

08001ec0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8001ec0:	b340      	cbz	r0, 8001f14 <HAL_TIM_Base_Init+0x54>
{
 8001ec2:	b510      	push	{r4, lr}
 8001ec4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8001ec6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001eca:	b1f3      	cbz	r3, 8001f0a <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ed2:	4621      	mov	r1, r4
 8001ed4:	f851 0b04 	ldr.w	r0, [r1], #4
 8001ed8:	f7ff ff86 	bl	8001de8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001edc:	2301      	movs	r3, #1
 8001ede:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ee2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8001ee6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001eea:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001eee:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ef2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001ef6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001efa:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001efe:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001f02:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8001f06:	2000      	movs	r0, #0
}
 8001f08:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8001f0a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001f0e:	f7fe fd53 	bl	80009b8 <HAL_TIM_Base_MspInit>
 8001f12:	e7db      	b.n	8001ecc <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8001f14:	2001      	movs	r0, #1
}
 8001f16:	4770      	bx	lr

08001f18 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f18:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8001f1c:	2a01      	cmp	r2, #1
 8001f1e:	d03d      	beq.n	8001f9c <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 8001f20:	b410      	push	{r4}
 8001f22:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8001f24:	2201      	movs	r2, #1
 8001f26:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f2a:	2202      	movs	r2, #2
 8001f2c:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f30:	6802      	ldr	r2, [r0, #0]
 8001f32:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f34:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001f36:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001f3a:	6808      	ldr	r0, [r1, #0]
 8001f3c:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001f40:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	4816      	ldr	r0, [pc, #88]	@ (8001fa0 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8001f46:	4282      	cmp	r2, r0
 8001f48:	d01a      	beq.n	8001f80 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001f4a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8001f4e:	d017      	beq.n	8001f80 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001f50:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8001f54:	4282      	cmp	r2, r0
 8001f56:	d013      	beq.n	8001f80 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001f58:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8001f5c:	4282      	cmp	r2, r0
 8001f5e:	d00f      	beq.n	8001f80 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001f60:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8001f64:	4282      	cmp	r2, r0
 8001f66:	d00b      	beq.n	8001f80 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001f68:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8001f6c:	4282      	cmp	r2, r0
 8001f6e:	d007      	beq.n	8001f80 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001f70:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8001f74:	4282      	cmp	r2, r0
 8001f76:	d003      	beq.n	8001f80 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001f78:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8001f7c:	4282      	cmp	r2, r0
 8001f7e:	d104      	bne.n	8001f8a <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001f80:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001f84:	6849      	ldr	r1, [r1, #4]
 8001f86:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001f88:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001f90:	2000      	movs	r0, #0
 8001f92:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8001f96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001f9a:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001f9c:	2002      	movs	r0, #2
}
 8001f9e:	4770      	bx	lr
 8001fa0:	40010000 	.word	0x40010000

08001fa4 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001fa4:	4770      	bx	lr

08001fa6 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001fa6:	4770      	bx	lr

08001fa8 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001fa8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001faa:	f102 030c 	add.w	r3, r2, #12
 8001fae:	e853 3f00 	ldrex	r3, [r3]
 8001fb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fb6:	320c      	adds	r2, #12
 8001fb8:	e842 3100 	strex	r1, r3, [r2]
 8001fbc:	2900      	cmp	r1, #0
 8001fbe:	d1f3      	bne.n	8001fa8 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fc0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fc2:	f102 0314 	add.w	r3, r2, #20
 8001fc6:	e853 3f00 	ldrex	r3, [r3]
 8001fca:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fce:	3214      	adds	r2, #20
 8001fd0:	e842 3100 	strex	r1, r3, [r2]
 8001fd4:	2900      	cmp	r1, #0
 8001fd6:	d1f3      	bne.n	8001fc0 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001fd8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d005      	beq.n	8001fea <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001fde:	2320      	movs	r3, #32
 8001fe0:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8001fe8:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001fea:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fec:	f102 030c 	add.w	r3, r2, #12
 8001ff0:	e853 3f00 	ldrex	r3, [r3]
 8001ff4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ff8:	320c      	adds	r2, #12
 8001ffa:	e842 3100 	strex	r1, r3, [r2]
 8001ffe:	2900      	cmp	r1, #0
 8002000:	d1f3      	bne.n	8001fea <UART_EndRxTransfer+0x42>
 8002002:	e7ec      	b.n	8001fde <UART_EndRxTransfer+0x36>

08002004 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002004:	b510      	push	{r4, lr}
 8002006:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002008:	6802      	ldr	r2, [r0, #0]
 800200a:	6913      	ldr	r3, [r2, #16]
 800200c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002010:	68c1      	ldr	r1, [r0, #12]
 8002012:	430b      	orrs	r3, r1
 8002014:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002016:	6883      	ldr	r3, [r0, #8]
 8002018:	6902      	ldr	r2, [r0, #16]
 800201a:	431a      	orrs	r2, r3
 800201c:	6943      	ldr	r3, [r0, #20]
 800201e:	431a      	orrs	r2, r3
 8002020:	69c3      	ldr	r3, [r0, #28]
 8002022:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8002024:	6801      	ldr	r1, [r0, #0]
 8002026:	68cb      	ldr	r3, [r1, #12]
 8002028:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800202c:	f023 030c 	bic.w	r3, r3, #12
 8002030:	4313      	orrs	r3, r2
 8002032:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002034:	6802      	ldr	r2, [r0, #0]
 8002036:	6953      	ldr	r3, [r2, #20]
 8002038:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800203c:	6981      	ldr	r1, [r0, #24]
 800203e:	430b      	orrs	r3, r1
 8002040:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002042:	6803      	ldr	r3, [r0, #0]
 8002044:	4a31      	ldr	r2, [pc, #196]	@ (800210c <UART_SetConfig+0x108>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d006      	beq.n	8002058 <UART_SetConfig+0x54>
 800204a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800204e:	4293      	cmp	r3, r2
 8002050:	d002      	beq.n	8002058 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002052:	f7ff fdb1 	bl	8001bb8 <HAL_RCC_GetPCLK1Freq>
 8002056:	e001      	b.n	800205c <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002058:	f7ff fdbe 	bl	8001bd8 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800205c:	69e3      	ldr	r3, [r4, #28]
 800205e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002062:	d029      	beq.n	80020b8 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002064:	2100      	movs	r1, #0
 8002066:	1803      	adds	r3, r0, r0
 8002068:	4149      	adcs	r1, r1
 800206a:	181b      	adds	r3, r3, r0
 800206c:	f141 0100 	adc.w	r1, r1, #0
 8002070:	00c9      	lsls	r1, r1, #3
 8002072:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	1818      	adds	r0, r3, r0
 800207a:	6863      	ldr	r3, [r4, #4]
 800207c:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8002080:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8002084:	f141 0100 	adc.w	r1, r1, #0
 8002088:	f7fe f8f2 	bl	8000270 <__aeabi_uldivmod>
 800208c:	4a20      	ldr	r2, [pc, #128]	@ (8002110 <UART_SetConfig+0x10c>)
 800208e:	fba2 3100 	umull	r3, r1, r2, r0
 8002092:	0949      	lsrs	r1, r1, #5
 8002094:	2364      	movs	r3, #100	@ 0x64
 8002096:	fb03 0311 	mls	r3, r3, r1, r0
 800209a:	011b      	lsls	r3, r3, #4
 800209c:	3332      	adds	r3, #50	@ 0x32
 800209e:	fba2 2303 	umull	r2, r3, r2, r3
 80020a2:	095b      	lsrs	r3, r3, #5
 80020a4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80020a8:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80020ac:	f003 030f 	and.w	r3, r3, #15
 80020b0:	6821      	ldr	r1, [r4, #0]
 80020b2:	4413      	add	r3, r2
 80020b4:	608b      	str	r3, [r1, #8]
  }
}
 80020b6:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80020b8:	2300      	movs	r3, #0
 80020ba:	1802      	adds	r2, r0, r0
 80020bc:	eb43 0103 	adc.w	r1, r3, r3
 80020c0:	1812      	adds	r2, r2, r0
 80020c2:	f141 0100 	adc.w	r1, r1, #0
 80020c6:	00c9      	lsls	r1, r1, #3
 80020c8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80020cc:	00d2      	lsls	r2, r2, #3
 80020ce:	1810      	adds	r0, r2, r0
 80020d0:	f141 0100 	adc.w	r1, r1, #0
 80020d4:	6862      	ldr	r2, [r4, #4]
 80020d6:	1892      	adds	r2, r2, r2
 80020d8:	415b      	adcs	r3, r3
 80020da:	f7fe f8c9 	bl	8000270 <__aeabi_uldivmod>
 80020de:	4a0c      	ldr	r2, [pc, #48]	@ (8002110 <UART_SetConfig+0x10c>)
 80020e0:	fba2 3100 	umull	r3, r1, r2, r0
 80020e4:	0949      	lsrs	r1, r1, #5
 80020e6:	2364      	movs	r3, #100	@ 0x64
 80020e8:	fb03 0311 	mls	r3, r3, r1, r0
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	3332      	adds	r3, #50	@ 0x32
 80020f0:	fba2 2303 	umull	r2, r3, r2, r3
 80020f4:	095b      	lsrs	r3, r3, #5
 80020f6:	005a      	lsls	r2, r3, #1
 80020f8:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 80020fc:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002100:	f003 0307 	and.w	r3, r3, #7
 8002104:	6821      	ldr	r1, [r4, #0]
 8002106:	4413      	add	r3, r2
 8002108:	608b      	str	r3, [r1, #8]
 800210a:	e7d4      	b.n	80020b6 <UART_SetConfig+0xb2>
 800210c:	40011000 	.word	0x40011000
 8002110:	51eb851f 	.word	0x51eb851f

08002114 <UART_WaitOnFlagUntilTimeout>:
{
 8002114:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002118:	b083      	sub	sp, #12
 800211a:	4605      	mov	r5, r0
 800211c:	460e      	mov	r6, r1
 800211e:	4617      	mov	r7, r2
 8002120:	4699      	mov	r9, r3
 8002122:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002126:	682b      	ldr	r3, [r5, #0]
 8002128:	681c      	ldr	r4, [r3, #0]
 800212a:	ea36 0404 	bics.w	r4, r6, r4
 800212e:	bf0c      	ite	eq
 8002130:	2401      	moveq	r4, #1
 8002132:	2400      	movne	r4, #0
 8002134:	42bc      	cmp	r4, r7
 8002136:	d128      	bne.n	800218a <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 8002138:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 800213c:	d0f3      	beq.n	8002126 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800213e:	f7fe fa89 	bl	8000654 <HAL_GetTick>
 8002142:	eba0 0009 	sub.w	r0, r0, r9
 8002146:	4540      	cmp	r0, r8
 8002148:	d823      	bhi.n	8002192 <UART_WaitOnFlagUntilTimeout+0x7e>
 800214a:	f1b8 0f00 	cmp.w	r8, #0
 800214e:	d022      	beq.n	8002196 <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002150:	682b      	ldr	r3, [r5, #0]
 8002152:	68da      	ldr	r2, [r3, #12]
 8002154:	f012 0f04 	tst.w	r2, #4
 8002158:	d0e5      	beq.n	8002126 <UART_WaitOnFlagUntilTimeout+0x12>
 800215a:	2e80      	cmp	r6, #128	@ 0x80
 800215c:	d0e3      	beq.n	8002126 <UART_WaitOnFlagUntilTimeout+0x12>
 800215e:	2e40      	cmp	r6, #64	@ 0x40
 8002160:	d0e1      	beq.n	8002126 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	f012 0f08 	tst.w	r2, #8
 8002168:	d0dd      	beq.n	8002126 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 800216a:	2400      	movs	r4, #0
 800216c:	9401      	str	r4, [sp, #4]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	9201      	str	r2, [sp, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	9301      	str	r3, [sp, #4]
 8002176:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 8002178:	4628      	mov	r0, r5
 800217a:	f7ff ff15 	bl	8001fa8 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800217e:	2308      	movs	r3, #8
 8002180:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 8002182:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 8002186:	2001      	movs	r0, #1
 8002188:	e000      	b.n	800218c <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 800218a:	2000      	movs	r0, #0
}
 800218c:	b003      	add	sp, #12
 800218e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8002192:	2003      	movs	r0, #3
 8002194:	e7fa      	b.n	800218c <UART_WaitOnFlagUntilTimeout+0x78>
 8002196:	2003      	movs	r0, #3
 8002198:	e7f8      	b.n	800218c <UART_WaitOnFlagUntilTimeout+0x78>

0800219a <HAL_UART_Init>:
  if (huart == NULL)
 800219a:	b360      	cbz	r0, 80021f6 <HAL_UART_Init+0x5c>
{
 800219c:	b510      	push	{r4, lr}
 800219e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80021a0:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80021a4:	b313      	cbz	r3, 80021ec <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 80021a6:	2324      	movs	r3, #36	@ 0x24
 80021a8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 80021ac:	6822      	ldr	r2, [r4, #0]
 80021ae:	68d3      	ldr	r3, [r2, #12]
 80021b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80021b4:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80021b6:	4620      	mov	r0, r4
 80021b8:	f7ff ff24 	bl	8002004 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021bc:	6822      	ldr	r2, [r4, #0]
 80021be:	6913      	ldr	r3, [r2, #16]
 80021c0:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80021c4:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021c6:	6822      	ldr	r2, [r4, #0]
 80021c8:	6953      	ldr	r3, [r2, #20]
 80021ca:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80021ce:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80021d0:	6822      	ldr	r2, [r4, #0]
 80021d2:	68d3      	ldr	r3, [r2, #12]
 80021d4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80021d8:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021da:	2000      	movs	r0, #0
 80021dc:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80021de:	2320      	movs	r3, #32
 80021e0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80021e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80021e8:	6360      	str	r0, [r4, #52]	@ 0x34
}
 80021ea:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80021ec:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 80021f0:	f7fe fc02 	bl	80009f8 <HAL_UART_MspInit>
 80021f4:	e7d7      	b.n	80021a6 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80021f6:	2001      	movs	r0, #1
}
 80021f8:	4770      	bx	lr

080021fa <HAL_UART_Transmit>:
{
 80021fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002202:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002206:	b2db      	uxtb	r3, r3
 8002208:	2b20      	cmp	r3, #32
 800220a:	d156      	bne.n	80022ba <HAL_UART_Transmit+0xc0>
 800220c:	4604      	mov	r4, r0
 800220e:	460d      	mov	r5, r1
 8002210:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8002212:	2900      	cmp	r1, #0
 8002214:	d055      	beq.n	80022c2 <HAL_UART_Transmit+0xc8>
 8002216:	b90a      	cbnz	r2, 800221c <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 8002218:	2001      	movs	r0, #1
 800221a:	e04f      	b.n	80022bc <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800221c:	2300      	movs	r3, #0
 800221e:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002220:	2321      	movs	r3, #33	@ 0x21
 8002222:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8002226:	f7fe fa15 	bl	8000654 <HAL_GetTick>
 800222a:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 800222c:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002230:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002234:	68a3      	ldr	r3, [r4, #8]
 8002236:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800223a:	d002      	beq.n	8002242 <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 800223c:	f04f 0800 	mov.w	r8, #0
 8002240:	e014      	b.n	800226c <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002242:	6923      	ldr	r3, [r4, #16]
 8002244:	b32b      	cbz	r3, 8002292 <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 8002246:	f04f 0800 	mov.w	r8, #0
 800224a:	e00f      	b.n	800226c <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 800224c:	2320      	movs	r3, #32
 800224e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 8002252:	2003      	movs	r0, #3
 8002254:	e032      	b.n	80022bc <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002256:	f838 3b02 	ldrh.w	r3, [r8], #2
 800225a:	6822      	ldr	r2, [r4, #0]
 800225c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002260:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8002262:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8002264:	b292      	uxth	r2, r2
 8002266:	3a01      	subs	r2, #1
 8002268:	b292      	uxth	r2, r2
 800226a:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800226c:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 800226e:	b29b      	uxth	r3, r3
 8002270:	b193      	cbz	r3, 8002298 <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002272:	9600      	str	r6, [sp, #0]
 8002274:	463b      	mov	r3, r7
 8002276:	2200      	movs	r2, #0
 8002278:	2180      	movs	r1, #128	@ 0x80
 800227a:	4620      	mov	r0, r4
 800227c:	f7ff ff4a 	bl	8002114 <UART_WaitOnFlagUntilTimeout>
 8002280:	2800      	cmp	r0, #0
 8002282:	d1e3      	bne.n	800224c <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 8002284:	2d00      	cmp	r5, #0
 8002286:	d0e6      	beq.n	8002256 <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002288:	f815 2b01 	ldrb.w	r2, [r5], #1
 800228c:	6823      	ldr	r3, [r4, #0]
 800228e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002290:	e7e7      	b.n	8002262 <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8002292:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8002294:	2500      	movs	r5, #0
 8002296:	e7e9      	b.n	800226c <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002298:	9600      	str	r6, [sp, #0]
 800229a:	463b      	mov	r3, r7
 800229c:	2200      	movs	r2, #0
 800229e:	2140      	movs	r1, #64	@ 0x40
 80022a0:	4620      	mov	r0, r4
 80022a2:	f7ff ff37 	bl	8002114 <UART_WaitOnFlagUntilTimeout>
 80022a6:	b918      	cbnz	r0, 80022b0 <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 80022a8:	2320      	movs	r3, #32
 80022aa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 80022ae:	e005      	b.n	80022bc <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 80022b0:	2320      	movs	r3, #32
 80022b2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 80022b6:	2003      	movs	r0, #3
 80022b8:	e000      	b.n	80022bc <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 80022ba:	2002      	movs	r0, #2
}
 80022bc:	b002      	add	sp, #8
 80022be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80022c2:	2001      	movs	r0, #1
 80022c4:	e7fa      	b.n	80022bc <HAL_UART_Transmit+0xc2>
	...

080022c8 <std>:
 80022c8:	2300      	movs	r3, #0
 80022ca:	b510      	push	{r4, lr}
 80022cc:	4604      	mov	r4, r0
 80022ce:	e9c0 3300 	strd	r3, r3, [r0]
 80022d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80022d6:	6083      	str	r3, [r0, #8]
 80022d8:	8181      	strh	r1, [r0, #12]
 80022da:	6643      	str	r3, [r0, #100]	@ 0x64
 80022dc:	81c2      	strh	r2, [r0, #14]
 80022de:	6183      	str	r3, [r0, #24]
 80022e0:	4619      	mov	r1, r3
 80022e2:	2208      	movs	r2, #8
 80022e4:	305c      	adds	r0, #92	@ 0x5c
 80022e6:	f000 f9f9 	bl	80026dc <memset>
 80022ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002320 <std+0x58>)
 80022ec:	6263      	str	r3, [r4, #36]	@ 0x24
 80022ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002324 <std+0x5c>)
 80022f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80022f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002328 <std+0x60>)
 80022f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80022f6:	4b0d      	ldr	r3, [pc, #52]	@ (800232c <std+0x64>)
 80022f8:	6323      	str	r3, [r4, #48]	@ 0x30
 80022fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002330 <std+0x68>)
 80022fc:	6224      	str	r4, [r4, #32]
 80022fe:	429c      	cmp	r4, r3
 8002300:	d006      	beq.n	8002310 <std+0x48>
 8002302:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002306:	4294      	cmp	r4, r2
 8002308:	d002      	beq.n	8002310 <std+0x48>
 800230a:	33d0      	adds	r3, #208	@ 0xd0
 800230c:	429c      	cmp	r4, r3
 800230e:	d105      	bne.n	800231c <std+0x54>
 8002310:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002314:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002318:	f000 ba58 	b.w	80027cc <__retarget_lock_init_recursive>
 800231c:	bd10      	pop	{r4, pc}
 800231e:	bf00      	nop
 8002320:	0800252d 	.word	0x0800252d
 8002324:	0800254f 	.word	0x0800254f
 8002328:	08002587 	.word	0x08002587
 800232c:	080025ab 	.word	0x080025ab
 8002330:	20000330 	.word	0x20000330

08002334 <stdio_exit_handler>:
 8002334:	4a02      	ldr	r2, [pc, #8]	@ (8002340 <stdio_exit_handler+0xc>)
 8002336:	4903      	ldr	r1, [pc, #12]	@ (8002344 <stdio_exit_handler+0x10>)
 8002338:	4803      	ldr	r0, [pc, #12]	@ (8002348 <stdio_exit_handler+0x14>)
 800233a:	f000 b869 	b.w	8002410 <_fwalk_sglue>
 800233e:	bf00      	nop
 8002340:	2000000c 	.word	0x2000000c
 8002344:	0800306d 	.word	0x0800306d
 8002348:	2000001c 	.word	0x2000001c

0800234c <cleanup_stdio>:
 800234c:	6841      	ldr	r1, [r0, #4]
 800234e:	4b0c      	ldr	r3, [pc, #48]	@ (8002380 <cleanup_stdio+0x34>)
 8002350:	4299      	cmp	r1, r3
 8002352:	b510      	push	{r4, lr}
 8002354:	4604      	mov	r4, r0
 8002356:	d001      	beq.n	800235c <cleanup_stdio+0x10>
 8002358:	f000 fe88 	bl	800306c <_fflush_r>
 800235c:	68a1      	ldr	r1, [r4, #8]
 800235e:	4b09      	ldr	r3, [pc, #36]	@ (8002384 <cleanup_stdio+0x38>)
 8002360:	4299      	cmp	r1, r3
 8002362:	d002      	beq.n	800236a <cleanup_stdio+0x1e>
 8002364:	4620      	mov	r0, r4
 8002366:	f000 fe81 	bl	800306c <_fflush_r>
 800236a:	68e1      	ldr	r1, [r4, #12]
 800236c:	4b06      	ldr	r3, [pc, #24]	@ (8002388 <cleanup_stdio+0x3c>)
 800236e:	4299      	cmp	r1, r3
 8002370:	d004      	beq.n	800237c <cleanup_stdio+0x30>
 8002372:	4620      	mov	r0, r4
 8002374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002378:	f000 be78 	b.w	800306c <_fflush_r>
 800237c:	bd10      	pop	{r4, pc}
 800237e:	bf00      	nop
 8002380:	20000330 	.word	0x20000330
 8002384:	20000398 	.word	0x20000398
 8002388:	20000400 	.word	0x20000400

0800238c <global_stdio_init.part.0>:
 800238c:	b510      	push	{r4, lr}
 800238e:	4b0b      	ldr	r3, [pc, #44]	@ (80023bc <global_stdio_init.part.0+0x30>)
 8002390:	4c0b      	ldr	r4, [pc, #44]	@ (80023c0 <global_stdio_init.part.0+0x34>)
 8002392:	4a0c      	ldr	r2, [pc, #48]	@ (80023c4 <global_stdio_init.part.0+0x38>)
 8002394:	601a      	str	r2, [r3, #0]
 8002396:	4620      	mov	r0, r4
 8002398:	2200      	movs	r2, #0
 800239a:	2104      	movs	r1, #4
 800239c:	f7ff ff94 	bl	80022c8 <std>
 80023a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80023a4:	2201      	movs	r2, #1
 80023a6:	2109      	movs	r1, #9
 80023a8:	f7ff ff8e 	bl	80022c8 <std>
 80023ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80023b0:	2202      	movs	r2, #2
 80023b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023b6:	2112      	movs	r1, #18
 80023b8:	f7ff bf86 	b.w	80022c8 <std>
 80023bc:	20000468 	.word	0x20000468
 80023c0:	20000330 	.word	0x20000330
 80023c4:	08002335 	.word	0x08002335

080023c8 <__sfp_lock_acquire>:
 80023c8:	4801      	ldr	r0, [pc, #4]	@ (80023d0 <__sfp_lock_acquire+0x8>)
 80023ca:	f000 ba00 	b.w	80027ce <__retarget_lock_acquire_recursive>
 80023ce:	bf00      	nop
 80023d0:	20000471 	.word	0x20000471

080023d4 <__sfp_lock_release>:
 80023d4:	4801      	ldr	r0, [pc, #4]	@ (80023dc <__sfp_lock_release+0x8>)
 80023d6:	f000 b9fb 	b.w	80027d0 <__retarget_lock_release_recursive>
 80023da:	bf00      	nop
 80023dc:	20000471 	.word	0x20000471

080023e0 <__sinit>:
 80023e0:	b510      	push	{r4, lr}
 80023e2:	4604      	mov	r4, r0
 80023e4:	f7ff fff0 	bl	80023c8 <__sfp_lock_acquire>
 80023e8:	6a23      	ldr	r3, [r4, #32]
 80023ea:	b11b      	cbz	r3, 80023f4 <__sinit+0x14>
 80023ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023f0:	f7ff bff0 	b.w	80023d4 <__sfp_lock_release>
 80023f4:	4b04      	ldr	r3, [pc, #16]	@ (8002408 <__sinit+0x28>)
 80023f6:	6223      	str	r3, [r4, #32]
 80023f8:	4b04      	ldr	r3, [pc, #16]	@ (800240c <__sinit+0x2c>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d1f5      	bne.n	80023ec <__sinit+0xc>
 8002400:	f7ff ffc4 	bl	800238c <global_stdio_init.part.0>
 8002404:	e7f2      	b.n	80023ec <__sinit+0xc>
 8002406:	bf00      	nop
 8002408:	0800234d 	.word	0x0800234d
 800240c:	20000468 	.word	0x20000468

08002410 <_fwalk_sglue>:
 8002410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002414:	4607      	mov	r7, r0
 8002416:	4688      	mov	r8, r1
 8002418:	4614      	mov	r4, r2
 800241a:	2600      	movs	r6, #0
 800241c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002420:	f1b9 0901 	subs.w	r9, r9, #1
 8002424:	d505      	bpl.n	8002432 <_fwalk_sglue+0x22>
 8002426:	6824      	ldr	r4, [r4, #0]
 8002428:	2c00      	cmp	r4, #0
 800242a:	d1f7      	bne.n	800241c <_fwalk_sglue+0xc>
 800242c:	4630      	mov	r0, r6
 800242e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002432:	89ab      	ldrh	r3, [r5, #12]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d907      	bls.n	8002448 <_fwalk_sglue+0x38>
 8002438:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800243c:	3301      	adds	r3, #1
 800243e:	d003      	beq.n	8002448 <_fwalk_sglue+0x38>
 8002440:	4629      	mov	r1, r5
 8002442:	4638      	mov	r0, r7
 8002444:	47c0      	blx	r8
 8002446:	4306      	orrs	r6, r0
 8002448:	3568      	adds	r5, #104	@ 0x68
 800244a:	e7e9      	b.n	8002420 <_fwalk_sglue+0x10>

0800244c <iprintf>:
 800244c:	b40f      	push	{r0, r1, r2, r3}
 800244e:	b507      	push	{r0, r1, r2, lr}
 8002450:	4906      	ldr	r1, [pc, #24]	@ (800246c <iprintf+0x20>)
 8002452:	ab04      	add	r3, sp, #16
 8002454:	6808      	ldr	r0, [r1, #0]
 8002456:	f853 2b04 	ldr.w	r2, [r3], #4
 800245a:	6881      	ldr	r1, [r0, #8]
 800245c:	9301      	str	r3, [sp, #4]
 800245e:	f000 fadb 	bl	8002a18 <_vfiprintf_r>
 8002462:	b003      	add	sp, #12
 8002464:	f85d eb04 	ldr.w	lr, [sp], #4
 8002468:	b004      	add	sp, #16
 800246a:	4770      	bx	lr
 800246c:	20000018 	.word	0x20000018

08002470 <_puts_r>:
 8002470:	6a03      	ldr	r3, [r0, #32]
 8002472:	b570      	push	{r4, r5, r6, lr}
 8002474:	6884      	ldr	r4, [r0, #8]
 8002476:	4605      	mov	r5, r0
 8002478:	460e      	mov	r6, r1
 800247a:	b90b      	cbnz	r3, 8002480 <_puts_r+0x10>
 800247c:	f7ff ffb0 	bl	80023e0 <__sinit>
 8002480:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002482:	07db      	lsls	r3, r3, #31
 8002484:	d405      	bmi.n	8002492 <_puts_r+0x22>
 8002486:	89a3      	ldrh	r3, [r4, #12]
 8002488:	0598      	lsls	r0, r3, #22
 800248a:	d402      	bmi.n	8002492 <_puts_r+0x22>
 800248c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800248e:	f000 f99e 	bl	80027ce <__retarget_lock_acquire_recursive>
 8002492:	89a3      	ldrh	r3, [r4, #12]
 8002494:	0719      	lsls	r1, r3, #28
 8002496:	d502      	bpl.n	800249e <_puts_r+0x2e>
 8002498:	6923      	ldr	r3, [r4, #16]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d135      	bne.n	800250a <_puts_r+0x9a>
 800249e:	4621      	mov	r1, r4
 80024a0:	4628      	mov	r0, r5
 80024a2:	f000 f8c5 	bl	8002630 <__swsetup_r>
 80024a6:	b380      	cbz	r0, 800250a <_puts_r+0x9a>
 80024a8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80024ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80024ae:	07da      	lsls	r2, r3, #31
 80024b0:	d405      	bmi.n	80024be <_puts_r+0x4e>
 80024b2:	89a3      	ldrh	r3, [r4, #12]
 80024b4:	059b      	lsls	r3, r3, #22
 80024b6:	d402      	bmi.n	80024be <_puts_r+0x4e>
 80024b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80024ba:	f000 f989 	bl	80027d0 <__retarget_lock_release_recursive>
 80024be:	4628      	mov	r0, r5
 80024c0:	bd70      	pop	{r4, r5, r6, pc}
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	da04      	bge.n	80024d0 <_puts_r+0x60>
 80024c6:	69a2      	ldr	r2, [r4, #24]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	dc17      	bgt.n	80024fc <_puts_r+0x8c>
 80024cc:	290a      	cmp	r1, #10
 80024ce:	d015      	beq.n	80024fc <_puts_r+0x8c>
 80024d0:	6823      	ldr	r3, [r4, #0]
 80024d2:	1c5a      	adds	r2, r3, #1
 80024d4:	6022      	str	r2, [r4, #0]
 80024d6:	7019      	strb	r1, [r3, #0]
 80024d8:	68a3      	ldr	r3, [r4, #8]
 80024da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80024de:	3b01      	subs	r3, #1
 80024e0:	60a3      	str	r3, [r4, #8]
 80024e2:	2900      	cmp	r1, #0
 80024e4:	d1ed      	bne.n	80024c2 <_puts_r+0x52>
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	da11      	bge.n	800250e <_puts_r+0x9e>
 80024ea:	4622      	mov	r2, r4
 80024ec:	210a      	movs	r1, #10
 80024ee:	4628      	mov	r0, r5
 80024f0:	f000 f85f 	bl	80025b2 <__swbuf_r>
 80024f4:	3001      	adds	r0, #1
 80024f6:	d0d7      	beq.n	80024a8 <_puts_r+0x38>
 80024f8:	250a      	movs	r5, #10
 80024fa:	e7d7      	b.n	80024ac <_puts_r+0x3c>
 80024fc:	4622      	mov	r2, r4
 80024fe:	4628      	mov	r0, r5
 8002500:	f000 f857 	bl	80025b2 <__swbuf_r>
 8002504:	3001      	adds	r0, #1
 8002506:	d1e7      	bne.n	80024d8 <_puts_r+0x68>
 8002508:	e7ce      	b.n	80024a8 <_puts_r+0x38>
 800250a:	3e01      	subs	r6, #1
 800250c:	e7e4      	b.n	80024d8 <_puts_r+0x68>
 800250e:	6823      	ldr	r3, [r4, #0]
 8002510:	1c5a      	adds	r2, r3, #1
 8002512:	6022      	str	r2, [r4, #0]
 8002514:	220a      	movs	r2, #10
 8002516:	701a      	strb	r2, [r3, #0]
 8002518:	e7ee      	b.n	80024f8 <_puts_r+0x88>
	...

0800251c <puts>:
 800251c:	4b02      	ldr	r3, [pc, #8]	@ (8002528 <puts+0xc>)
 800251e:	4601      	mov	r1, r0
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	f7ff bfa5 	b.w	8002470 <_puts_r>
 8002526:	bf00      	nop
 8002528:	20000018 	.word	0x20000018

0800252c <__sread>:
 800252c:	b510      	push	{r4, lr}
 800252e:	460c      	mov	r4, r1
 8002530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002534:	f000 f8fc 	bl	8002730 <_read_r>
 8002538:	2800      	cmp	r0, #0
 800253a:	bfab      	itete	ge
 800253c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800253e:	89a3      	ldrhlt	r3, [r4, #12]
 8002540:	181b      	addge	r3, r3, r0
 8002542:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002546:	bfac      	ite	ge
 8002548:	6563      	strge	r3, [r4, #84]	@ 0x54
 800254a:	81a3      	strhlt	r3, [r4, #12]
 800254c:	bd10      	pop	{r4, pc}

0800254e <__swrite>:
 800254e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002552:	461f      	mov	r7, r3
 8002554:	898b      	ldrh	r3, [r1, #12]
 8002556:	05db      	lsls	r3, r3, #23
 8002558:	4605      	mov	r5, r0
 800255a:	460c      	mov	r4, r1
 800255c:	4616      	mov	r6, r2
 800255e:	d505      	bpl.n	800256c <__swrite+0x1e>
 8002560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002564:	2302      	movs	r3, #2
 8002566:	2200      	movs	r2, #0
 8002568:	f000 f8d0 	bl	800270c <_lseek_r>
 800256c:	89a3      	ldrh	r3, [r4, #12]
 800256e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002572:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002576:	81a3      	strh	r3, [r4, #12]
 8002578:	4632      	mov	r2, r6
 800257a:	463b      	mov	r3, r7
 800257c:	4628      	mov	r0, r5
 800257e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002582:	f000 b8e7 	b.w	8002754 <_write_r>

08002586 <__sseek>:
 8002586:	b510      	push	{r4, lr}
 8002588:	460c      	mov	r4, r1
 800258a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800258e:	f000 f8bd 	bl	800270c <_lseek_r>
 8002592:	1c43      	adds	r3, r0, #1
 8002594:	89a3      	ldrh	r3, [r4, #12]
 8002596:	bf15      	itete	ne
 8002598:	6560      	strne	r0, [r4, #84]	@ 0x54
 800259a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800259e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80025a2:	81a3      	strheq	r3, [r4, #12]
 80025a4:	bf18      	it	ne
 80025a6:	81a3      	strhne	r3, [r4, #12]
 80025a8:	bd10      	pop	{r4, pc}

080025aa <__sclose>:
 80025aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80025ae:	f000 b89d 	b.w	80026ec <_close_r>

080025b2 <__swbuf_r>:
 80025b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025b4:	460e      	mov	r6, r1
 80025b6:	4614      	mov	r4, r2
 80025b8:	4605      	mov	r5, r0
 80025ba:	b118      	cbz	r0, 80025c4 <__swbuf_r+0x12>
 80025bc:	6a03      	ldr	r3, [r0, #32]
 80025be:	b90b      	cbnz	r3, 80025c4 <__swbuf_r+0x12>
 80025c0:	f7ff ff0e 	bl	80023e0 <__sinit>
 80025c4:	69a3      	ldr	r3, [r4, #24]
 80025c6:	60a3      	str	r3, [r4, #8]
 80025c8:	89a3      	ldrh	r3, [r4, #12]
 80025ca:	071a      	lsls	r2, r3, #28
 80025cc:	d501      	bpl.n	80025d2 <__swbuf_r+0x20>
 80025ce:	6923      	ldr	r3, [r4, #16]
 80025d0:	b943      	cbnz	r3, 80025e4 <__swbuf_r+0x32>
 80025d2:	4621      	mov	r1, r4
 80025d4:	4628      	mov	r0, r5
 80025d6:	f000 f82b 	bl	8002630 <__swsetup_r>
 80025da:	b118      	cbz	r0, 80025e4 <__swbuf_r+0x32>
 80025dc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80025e0:	4638      	mov	r0, r7
 80025e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025e4:	6823      	ldr	r3, [r4, #0]
 80025e6:	6922      	ldr	r2, [r4, #16]
 80025e8:	1a98      	subs	r0, r3, r2
 80025ea:	6963      	ldr	r3, [r4, #20]
 80025ec:	b2f6      	uxtb	r6, r6
 80025ee:	4283      	cmp	r3, r0
 80025f0:	4637      	mov	r7, r6
 80025f2:	dc05      	bgt.n	8002600 <__swbuf_r+0x4e>
 80025f4:	4621      	mov	r1, r4
 80025f6:	4628      	mov	r0, r5
 80025f8:	f000 fd38 	bl	800306c <_fflush_r>
 80025fc:	2800      	cmp	r0, #0
 80025fe:	d1ed      	bne.n	80025dc <__swbuf_r+0x2a>
 8002600:	68a3      	ldr	r3, [r4, #8]
 8002602:	3b01      	subs	r3, #1
 8002604:	60a3      	str	r3, [r4, #8]
 8002606:	6823      	ldr	r3, [r4, #0]
 8002608:	1c5a      	adds	r2, r3, #1
 800260a:	6022      	str	r2, [r4, #0]
 800260c:	701e      	strb	r6, [r3, #0]
 800260e:	6962      	ldr	r2, [r4, #20]
 8002610:	1c43      	adds	r3, r0, #1
 8002612:	429a      	cmp	r2, r3
 8002614:	d004      	beq.n	8002620 <__swbuf_r+0x6e>
 8002616:	89a3      	ldrh	r3, [r4, #12]
 8002618:	07db      	lsls	r3, r3, #31
 800261a:	d5e1      	bpl.n	80025e0 <__swbuf_r+0x2e>
 800261c:	2e0a      	cmp	r6, #10
 800261e:	d1df      	bne.n	80025e0 <__swbuf_r+0x2e>
 8002620:	4621      	mov	r1, r4
 8002622:	4628      	mov	r0, r5
 8002624:	f000 fd22 	bl	800306c <_fflush_r>
 8002628:	2800      	cmp	r0, #0
 800262a:	d0d9      	beq.n	80025e0 <__swbuf_r+0x2e>
 800262c:	e7d6      	b.n	80025dc <__swbuf_r+0x2a>
	...

08002630 <__swsetup_r>:
 8002630:	b538      	push	{r3, r4, r5, lr}
 8002632:	4b29      	ldr	r3, [pc, #164]	@ (80026d8 <__swsetup_r+0xa8>)
 8002634:	4605      	mov	r5, r0
 8002636:	6818      	ldr	r0, [r3, #0]
 8002638:	460c      	mov	r4, r1
 800263a:	b118      	cbz	r0, 8002644 <__swsetup_r+0x14>
 800263c:	6a03      	ldr	r3, [r0, #32]
 800263e:	b90b      	cbnz	r3, 8002644 <__swsetup_r+0x14>
 8002640:	f7ff fece 	bl	80023e0 <__sinit>
 8002644:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002648:	0719      	lsls	r1, r3, #28
 800264a:	d422      	bmi.n	8002692 <__swsetup_r+0x62>
 800264c:	06da      	lsls	r2, r3, #27
 800264e:	d407      	bmi.n	8002660 <__swsetup_r+0x30>
 8002650:	2209      	movs	r2, #9
 8002652:	602a      	str	r2, [r5, #0]
 8002654:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002658:	81a3      	strh	r3, [r4, #12]
 800265a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800265e:	e033      	b.n	80026c8 <__swsetup_r+0x98>
 8002660:	0758      	lsls	r0, r3, #29
 8002662:	d512      	bpl.n	800268a <__swsetup_r+0x5a>
 8002664:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002666:	b141      	cbz	r1, 800267a <__swsetup_r+0x4a>
 8002668:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800266c:	4299      	cmp	r1, r3
 800266e:	d002      	beq.n	8002676 <__swsetup_r+0x46>
 8002670:	4628      	mov	r0, r5
 8002672:	f000 f8af 	bl	80027d4 <_free_r>
 8002676:	2300      	movs	r3, #0
 8002678:	6363      	str	r3, [r4, #52]	@ 0x34
 800267a:	89a3      	ldrh	r3, [r4, #12]
 800267c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002680:	81a3      	strh	r3, [r4, #12]
 8002682:	2300      	movs	r3, #0
 8002684:	6063      	str	r3, [r4, #4]
 8002686:	6923      	ldr	r3, [r4, #16]
 8002688:	6023      	str	r3, [r4, #0]
 800268a:	89a3      	ldrh	r3, [r4, #12]
 800268c:	f043 0308 	orr.w	r3, r3, #8
 8002690:	81a3      	strh	r3, [r4, #12]
 8002692:	6923      	ldr	r3, [r4, #16]
 8002694:	b94b      	cbnz	r3, 80026aa <__swsetup_r+0x7a>
 8002696:	89a3      	ldrh	r3, [r4, #12]
 8002698:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800269c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026a0:	d003      	beq.n	80026aa <__swsetup_r+0x7a>
 80026a2:	4621      	mov	r1, r4
 80026a4:	4628      	mov	r0, r5
 80026a6:	f000 fd2f 	bl	8003108 <__smakebuf_r>
 80026aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80026ae:	f013 0201 	ands.w	r2, r3, #1
 80026b2:	d00a      	beq.n	80026ca <__swsetup_r+0x9a>
 80026b4:	2200      	movs	r2, #0
 80026b6:	60a2      	str	r2, [r4, #8]
 80026b8:	6962      	ldr	r2, [r4, #20]
 80026ba:	4252      	negs	r2, r2
 80026bc:	61a2      	str	r2, [r4, #24]
 80026be:	6922      	ldr	r2, [r4, #16]
 80026c0:	b942      	cbnz	r2, 80026d4 <__swsetup_r+0xa4>
 80026c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80026c6:	d1c5      	bne.n	8002654 <__swsetup_r+0x24>
 80026c8:	bd38      	pop	{r3, r4, r5, pc}
 80026ca:	0799      	lsls	r1, r3, #30
 80026cc:	bf58      	it	pl
 80026ce:	6962      	ldrpl	r2, [r4, #20]
 80026d0:	60a2      	str	r2, [r4, #8]
 80026d2:	e7f4      	b.n	80026be <__swsetup_r+0x8e>
 80026d4:	2000      	movs	r0, #0
 80026d6:	e7f7      	b.n	80026c8 <__swsetup_r+0x98>
 80026d8:	20000018 	.word	0x20000018

080026dc <memset>:
 80026dc:	4402      	add	r2, r0
 80026de:	4603      	mov	r3, r0
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d100      	bne.n	80026e6 <memset+0xa>
 80026e4:	4770      	bx	lr
 80026e6:	f803 1b01 	strb.w	r1, [r3], #1
 80026ea:	e7f9      	b.n	80026e0 <memset+0x4>

080026ec <_close_r>:
 80026ec:	b538      	push	{r3, r4, r5, lr}
 80026ee:	4d06      	ldr	r5, [pc, #24]	@ (8002708 <_close_r+0x1c>)
 80026f0:	2300      	movs	r3, #0
 80026f2:	4604      	mov	r4, r0
 80026f4:	4608      	mov	r0, r1
 80026f6:	602b      	str	r3, [r5, #0]
 80026f8:	f7fe f9e8 	bl	8000acc <_close>
 80026fc:	1c43      	adds	r3, r0, #1
 80026fe:	d102      	bne.n	8002706 <_close_r+0x1a>
 8002700:	682b      	ldr	r3, [r5, #0]
 8002702:	b103      	cbz	r3, 8002706 <_close_r+0x1a>
 8002704:	6023      	str	r3, [r4, #0]
 8002706:	bd38      	pop	{r3, r4, r5, pc}
 8002708:	2000046c 	.word	0x2000046c

0800270c <_lseek_r>:
 800270c:	b538      	push	{r3, r4, r5, lr}
 800270e:	4d07      	ldr	r5, [pc, #28]	@ (800272c <_lseek_r+0x20>)
 8002710:	4604      	mov	r4, r0
 8002712:	4608      	mov	r0, r1
 8002714:	4611      	mov	r1, r2
 8002716:	2200      	movs	r2, #0
 8002718:	602a      	str	r2, [r5, #0]
 800271a:	461a      	mov	r2, r3
 800271c:	f7fe f9e0 	bl	8000ae0 <_lseek>
 8002720:	1c43      	adds	r3, r0, #1
 8002722:	d102      	bne.n	800272a <_lseek_r+0x1e>
 8002724:	682b      	ldr	r3, [r5, #0]
 8002726:	b103      	cbz	r3, 800272a <_lseek_r+0x1e>
 8002728:	6023      	str	r3, [r4, #0]
 800272a:	bd38      	pop	{r3, r4, r5, pc}
 800272c:	2000046c 	.word	0x2000046c

08002730 <_read_r>:
 8002730:	b538      	push	{r3, r4, r5, lr}
 8002732:	4d07      	ldr	r5, [pc, #28]	@ (8002750 <_read_r+0x20>)
 8002734:	4604      	mov	r4, r0
 8002736:	4608      	mov	r0, r1
 8002738:	4611      	mov	r1, r2
 800273a:	2200      	movs	r2, #0
 800273c:	602a      	str	r2, [r5, #0]
 800273e:	461a      	mov	r2, r3
 8002740:	f7fe f9b4 	bl	8000aac <_read>
 8002744:	1c43      	adds	r3, r0, #1
 8002746:	d102      	bne.n	800274e <_read_r+0x1e>
 8002748:	682b      	ldr	r3, [r5, #0]
 800274a:	b103      	cbz	r3, 800274e <_read_r+0x1e>
 800274c:	6023      	str	r3, [r4, #0]
 800274e:	bd38      	pop	{r3, r4, r5, pc}
 8002750:	2000046c 	.word	0x2000046c

08002754 <_write_r>:
 8002754:	b538      	push	{r3, r4, r5, lr}
 8002756:	4d07      	ldr	r5, [pc, #28]	@ (8002774 <_write_r+0x20>)
 8002758:	4604      	mov	r4, r0
 800275a:	4608      	mov	r0, r1
 800275c:	4611      	mov	r1, r2
 800275e:	2200      	movs	r2, #0
 8002760:	602a      	str	r2, [r5, #0]
 8002762:	461a      	mov	r2, r3
 8002764:	f7fd ff60 	bl	8000628 <_write>
 8002768:	1c43      	adds	r3, r0, #1
 800276a:	d102      	bne.n	8002772 <_write_r+0x1e>
 800276c:	682b      	ldr	r3, [r5, #0]
 800276e:	b103      	cbz	r3, 8002772 <_write_r+0x1e>
 8002770:	6023      	str	r3, [r4, #0]
 8002772:	bd38      	pop	{r3, r4, r5, pc}
 8002774:	2000046c 	.word	0x2000046c

08002778 <__errno>:
 8002778:	4b01      	ldr	r3, [pc, #4]	@ (8002780 <__errno+0x8>)
 800277a:	6818      	ldr	r0, [r3, #0]
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	20000018 	.word	0x20000018

08002784 <__libc_init_array>:
 8002784:	b570      	push	{r4, r5, r6, lr}
 8002786:	4d0d      	ldr	r5, [pc, #52]	@ (80027bc <__libc_init_array+0x38>)
 8002788:	4c0d      	ldr	r4, [pc, #52]	@ (80027c0 <__libc_init_array+0x3c>)
 800278a:	1b64      	subs	r4, r4, r5
 800278c:	10a4      	asrs	r4, r4, #2
 800278e:	2600      	movs	r6, #0
 8002790:	42a6      	cmp	r6, r4
 8002792:	d109      	bne.n	80027a8 <__libc_init_array+0x24>
 8002794:	4d0b      	ldr	r5, [pc, #44]	@ (80027c4 <__libc_init_array+0x40>)
 8002796:	4c0c      	ldr	r4, [pc, #48]	@ (80027c8 <__libc_init_array+0x44>)
 8002798:	f000 fd24 	bl	80031e4 <_init>
 800279c:	1b64      	subs	r4, r4, r5
 800279e:	10a4      	asrs	r4, r4, #2
 80027a0:	2600      	movs	r6, #0
 80027a2:	42a6      	cmp	r6, r4
 80027a4:	d105      	bne.n	80027b2 <__libc_init_array+0x2e>
 80027a6:	bd70      	pop	{r4, r5, r6, pc}
 80027a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80027ac:	4798      	blx	r3
 80027ae:	3601      	adds	r6, #1
 80027b0:	e7ee      	b.n	8002790 <__libc_init_array+0xc>
 80027b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80027b6:	4798      	blx	r3
 80027b8:	3601      	adds	r6, #1
 80027ba:	e7f2      	b.n	80027a2 <__libc_init_array+0x1e>
 80027bc:	080032a8 	.word	0x080032a8
 80027c0:	080032a8 	.word	0x080032a8
 80027c4:	080032a8 	.word	0x080032a8
 80027c8:	080032ac 	.word	0x080032ac

080027cc <__retarget_lock_init_recursive>:
 80027cc:	4770      	bx	lr

080027ce <__retarget_lock_acquire_recursive>:
 80027ce:	4770      	bx	lr

080027d0 <__retarget_lock_release_recursive>:
 80027d0:	4770      	bx	lr
	...

080027d4 <_free_r>:
 80027d4:	b538      	push	{r3, r4, r5, lr}
 80027d6:	4605      	mov	r5, r0
 80027d8:	2900      	cmp	r1, #0
 80027da:	d041      	beq.n	8002860 <_free_r+0x8c>
 80027dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80027e0:	1f0c      	subs	r4, r1, #4
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	bfb8      	it	lt
 80027e6:	18e4      	addlt	r4, r4, r3
 80027e8:	f000 f8e0 	bl	80029ac <__malloc_lock>
 80027ec:	4a1d      	ldr	r2, [pc, #116]	@ (8002864 <_free_r+0x90>)
 80027ee:	6813      	ldr	r3, [r2, #0]
 80027f0:	b933      	cbnz	r3, 8002800 <_free_r+0x2c>
 80027f2:	6063      	str	r3, [r4, #4]
 80027f4:	6014      	str	r4, [r2, #0]
 80027f6:	4628      	mov	r0, r5
 80027f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80027fc:	f000 b8dc 	b.w	80029b8 <__malloc_unlock>
 8002800:	42a3      	cmp	r3, r4
 8002802:	d908      	bls.n	8002816 <_free_r+0x42>
 8002804:	6820      	ldr	r0, [r4, #0]
 8002806:	1821      	adds	r1, r4, r0
 8002808:	428b      	cmp	r3, r1
 800280a:	bf01      	itttt	eq
 800280c:	6819      	ldreq	r1, [r3, #0]
 800280e:	685b      	ldreq	r3, [r3, #4]
 8002810:	1809      	addeq	r1, r1, r0
 8002812:	6021      	streq	r1, [r4, #0]
 8002814:	e7ed      	b.n	80027f2 <_free_r+0x1e>
 8002816:	461a      	mov	r2, r3
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	b10b      	cbz	r3, 8002820 <_free_r+0x4c>
 800281c:	42a3      	cmp	r3, r4
 800281e:	d9fa      	bls.n	8002816 <_free_r+0x42>
 8002820:	6811      	ldr	r1, [r2, #0]
 8002822:	1850      	adds	r0, r2, r1
 8002824:	42a0      	cmp	r0, r4
 8002826:	d10b      	bne.n	8002840 <_free_r+0x6c>
 8002828:	6820      	ldr	r0, [r4, #0]
 800282a:	4401      	add	r1, r0
 800282c:	1850      	adds	r0, r2, r1
 800282e:	4283      	cmp	r3, r0
 8002830:	6011      	str	r1, [r2, #0]
 8002832:	d1e0      	bne.n	80027f6 <_free_r+0x22>
 8002834:	6818      	ldr	r0, [r3, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	6053      	str	r3, [r2, #4]
 800283a:	4408      	add	r0, r1
 800283c:	6010      	str	r0, [r2, #0]
 800283e:	e7da      	b.n	80027f6 <_free_r+0x22>
 8002840:	d902      	bls.n	8002848 <_free_r+0x74>
 8002842:	230c      	movs	r3, #12
 8002844:	602b      	str	r3, [r5, #0]
 8002846:	e7d6      	b.n	80027f6 <_free_r+0x22>
 8002848:	6820      	ldr	r0, [r4, #0]
 800284a:	1821      	adds	r1, r4, r0
 800284c:	428b      	cmp	r3, r1
 800284e:	bf04      	itt	eq
 8002850:	6819      	ldreq	r1, [r3, #0]
 8002852:	685b      	ldreq	r3, [r3, #4]
 8002854:	6063      	str	r3, [r4, #4]
 8002856:	bf04      	itt	eq
 8002858:	1809      	addeq	r1, r1, r0
 800285a:	6021      	streq	r1, [r4, #0]
 800285c:	6054      	str	r4, [r2, #4]
 800285e:	e7ca      	b.n	80027f6 <_free_r+0x22>
 8002860:	bd38      	pop	{r3, r4, r5, pc}
 8002862:	bf00      	nop
 8002864:	20000478 	.word	0x20000478

08002868 <sbrk_aligned>:
 8002868:	b570      	push	{r4, r5, r6, lr}
 800286a:	4e0f      	ldr	r6, [pc, #60]	@ (80028a8 <sbrk_aligned+0x40>)
 800286c:	460c      	mov	r4, r1
 800286e:	6831      	ldr	r1, [r6, #0]
 8002870:	4605      	mov	r5, r0
 8002872:	b911      	cbnz	r1, 800287a <sbrk_aligned+0x12>
 8002874:	f000 fca6 	bl	80031c4 <_sbrk_r>
 8002878:	6030      	str	r0, [r6, #0]
 800287a:	4621      	mov	r1, r4
 800287c:	4628      	mov	r0, r5
 800287e:	f000 fca1 	bl	80031c4 <_sbrk_r>
 8002882:	1c43      	adds	r3, r0, #1
 8002884:	d103      	bne.n	800288e <sbrk_aligned+0x26>
 8002886:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800288a:	4620      	mov	r0, r4
 800288c:	bd70      	pop	{r4, r5, r6, pc}
 800288e:	1cc4      	adds	r4, r0, #3
 8002890:	f024 0403 	bic.w	r4, r4, #3
 8002894:	42a0      	cmp	r0, r4
 8002896:	d0f8      	beq.n	800288a <sbrk_aligned+0x22>
 8002898:	1a21      	subs	r1, r4, r0
 800289a:	4628      	mov	r0, r5
 800289c:	f000 fc92 	bl	80031c4 <_sbrk_r>
 80028a0:	3001      	adds	r0, #1
 80028a2:	d1f2      	bne.n	800288a <sbrk_aligned+0x22>
 80028a4:	e7ef      	b.n	8002886 <sbrk_aligned+0x1e>
 80028a6:	bf00      	nop
 80028a8:	20000474 	.word	0x20000474

080028ac <_malloc_r>:
 80028ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028b0:	1ccd      	adds	r5, r1, #3
 80028b2:	f025 0503 	bic.w	r5, r5, #3
 80028b6:	3508      	adds	r5, #8
 80028b8:	2d0c      	cmp	r5, #12
 80028ba:	bf38      	it	cc
 80028bc:	250c      	movcc	r5, #12
 80028be:	2d00      	cmp	r5, #0
 80028c0:	4606      	mov	r6, r0
 80028c2:	db01      	blt.n	80028c8 <_malloc_r+0x1c>
 80028c4:	42a9      	cmp	r1, r5
 80028c6:	d904      	bls.n	80028d2 <_malloc_r+0x26>
 80028c8:	230c      	movs	r3, #12
 80028ca:	6033      	str	r3, [r6, #0]
 80028cc:	2000      	movs	r0, #0
 80028ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80028d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80029a8 <_malloc_r+0xfc>
 80028d6:	f000 f869 	bl	80029ac <__malloc_lock>
 80028da:	f8d8 3000 	ldr.w	r3, [r8]
 80028de:	461c      	mov	r4, r3
 80028e0:	bb44      	cbnz	r4, 8002934 <_malloc_r+0x88>
 80028e2:	4629      	mov	r1, r5
 80028e4:	4630      	mov	r0, r6
 80028e6:	f7ff ffbf 	bl	8002868 <sbrk_aligned>
 80028ea:	1c43      	adds	r3, r0, #1
 80028ec:	4604      	mov	r4, r0
 80028ee:	d158      	bne.n	80029a2 <_malloc_r+0xf6>
 80028f0:	f8d8 4000 	ldr.w	r4, [r8]
 80028f4:	4627      	mov	r7, r4
 80028f6:	2f00      	cmp	r7, #0
 80028f8:	d143      	bne.n	8002982 <_malloc_r+0xd6>
 80028fa:	2c00      	cmp	r4, #0
 80028fc:	d04b      	beq.n	8002996 <_malloc_r+0xea>
 80028fe:	6823      	ldr	r3, [r4, #0]
 8002900:	4639      	mov	r1, r7
 8002902:	4630      	mov	r0, r6
 8002904:	eb04 0903 	add.w	r9, r4, r3
 8002908:	f000 fc5c 	bl	80031c4 <_sbrk_r>
 800290c:	4581      	cmp	r9, r0
 800290e:	d142      	bne.n	8002996 <_malloc_r+0xea>
 8002910:	6821      	ldr	r1, [r4, #0]
 8002912:	1a6d      	subs	r5, r5, r1
 8002914:	4629      	mov	r1, r5
 8002916:	4630      	mov	r0, r6
 8002918:	f7ff ffa6 	bl	8002868 <sbrk_aligned>
 800291c:	3001      	adds	r0, #1
 800291e:	d03a      	beq.n	8002996 <_malloc_r+0xea>
 8002920:	6823      	ldr	r3, [r4, #0]
 8002922:	442b      	add	r3, r5
 8002924:	6023      	str	r3, [r4, #0]
 8002926:	f8d8 3000 	ldr.w	r3, [r8]
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	bb62      	cbnz	r2, 8002988 <_malloc_r+0xdc>
 800292e:	f8c8 7000 	str.w	r7, [r8]
 8002932:	e00f      	b.n	8002954 <_malloc_r+0xa8>
 8002934:	6822      	ldr	r2, [r4, #0]
 8002936:	1b52      	subs	r2, r2, r5
 8002938:	d420      	bmi.n	800297c <_malloc_r+0xd0>
 800293a:	2a0b      	cmp	r2, #11
 800293c:	d917      	bls.n	800296e <_malloc_r+0xc2>
 800293e:	1961      	adds	r1, r4, r5
 8002940:	42a3      	cmp	r3, r4
 8002942:	6025      	str	r5, [r4, #0]
 8002944:	bf18      	it	ne
 8002946:	6059      	strne	r1, [r3, #4]
 8002948:	6863      	ldr	r3, [r4, #4]
 800294a:	bf08      	it	eq
 800294c:	f8c8 1000 	streq.w	r1, [r8]
 8002950:	5162      	str	r2, [r4, r5]
 8002952:	604b      	str	r3, [r1, #4]
 8002954:	4630      	mov	r0, r6
 8002956:	f000 f82f 	bl	80029b8 <__malloc_unlock>
 800295a:	f104 000b 	add.w	r0, r4, #11
 800295e:	1d23      	adds	r3, r4, #4
 8002960:	f020 0007 	bic.w	r0, r0, #7
 8002964:	1ac2      	subs	r2, r0, r3
 8002966:	bf1c      	itt	ne
 8002968:	1a1b      	subne	r3, r3, r0
 800296a:	50a3      	strne	r3, [r4, r2]
 800296c:	e7af      	b.n	80028ce <_malloc_r+0x22>
 800296e:	6862      	ldr	r2, [r4, #4]
 8002970:	42a3      	cmp	r3, r4
 8002972:	bf0c      	ite	eq
 8002974:	f8c8 2000 	streq.w	r2, [r8]
 8002978:	605a      	strne	r2, [r3, #4]
 800297a:	e7eb      	b.n	8002954 <_malloc_r+0xa8>
 800297c:	4623      	mov	r3, r4
 800297e:	6864      	ldr	r4, [r4, #4]
 8002980:	e7ae      	b.n	80028e0 <_malloc_r+0x34>
 8002982:	463c      	mov	r4, r7
 8002984:	687f      	ldr	r7, [r7, #4]
 8002986:	e7b6      	b.n	80028f6 <_malloc_r+0x4a>
 8002988:	461a      	mov	r2, r3
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	42a3      	cmp	r3, r4
 800298e:	d1fb      	bne.n	8002988 <_malloc_r+0xdc>
 8002990:	2300      	movs	r3, #0
 8002992:	6053      	str	r3, [r2, #4]
 8002994:	e7de      	b.n	8002954 <_malloc_r+0xa8>
 8002996:	230c      	movs	r3, #12
 8002998:	6033      	str	r3, [r6, #0]
 800299a:	4630      	mov	r0, r6
 800299c:	f000 f80c 	bl	80029b8 <__malloc_unlock>
 80029a0:	e794      	b.n	80028cc <_malloc_r+0x20>
 80029a2:	6005      	str	r5, [r0, #0]
 80029a4:	e7d6      	b.n	8002954 <_malloc_r+0xa8>
 80029a6:	bf00      	nop
 80029a8:	20000478 	.word	0x20000478

080029ac <__malloc_lock>:
 80029ac:	4801      	ldr	r0, [pc, #4]	@ (80029b4 <__malloc_lock+0x8>)
 80029ae:	f7ff bf0e 	b.w	80027ce <__retarget_lock_acquire_recursive>
 80029b2:	bf00      	nop
 80029b4:	20000470 	.word	0x20000470

080029b8 <__malloc_unlock>:
 80029b8:	4801      	ldr	r0, [pc, #4]	@ (80029c0 <__malloc_unlock+0x8>)
 80029ba:	f7ff bf09 	b.w	80027d0 <__retarget_lock_release_recursive>
 80029be:	bf00      	nop
 80029c0:	20000470 	.word	0x20000470

080029c4 <__sfputc_r>:
 80029c4:	6893      	ldr	r3, [r2, #8]
 80029c6:	3b01      	subs	r3, #1
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	b410      	push	{r4}
 80029cc:	6093      	str	r3, [r2, #8]
 80029ce:	da08      	bge.n	80029e2 <__sfputc_r+0x1e>
 80029d0:	6994      	ldr	r4, [r2, #24]
 80029d2:	42a3      	cmp	r3, r4
 80029d4:	db01      	blt.n	80029da <__sfputc_r+0x16>
 80029d6:	290a      	cmp	r1, #10
 80029d8:	d103      	bne.n	80029e2 <__sfputc_r+0x1e>
 80029da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80029de:	f7ff bde8 	b.w	80025b2 <__swbuf_r>
 80029e2:	6813      	ldr	r3, [r2, #0]
 80029e4:	1c58      	adds	r0, r3, #1
 80029e6:	6010      	str	r0, [r2, #0]
 80029e8:	7019      	strb	r1, [r3, #0]
 80029ea:	4608      	mov	r0, r1
 80029ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80029f0:	4770      	bx	lr

080029f2 <__sfputs_r>:
 80029f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029f4:	4606      	mov	r6, r0
 80029f6:	460f      	mov	r7, r1
 80029f8:	4614      	mov	r4, r2
 80029fa:	18d5      	adds	r5, r2, r3
 80029fc:	42ac      	cmp	r4, r5
 80029fe:	d101      	bne.n	8002a04 <__sfputs_r+0x12>
 8002a00:	2000      	movs	r0, #0
 8002a02:	e007      	b.n	8002a14 <__sfputs_r+0x22>
 8002a04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a08:	463a      	mov	r2, r7
 8002a0a:	4630      	mov	r0, r6
 8002a0c:	f7ff ffda 	bl	80029c4 <__sfputc_r>
 8002a10:	1c43      	adds	r3, r0, #1
 8002a12:	d1f3      	bne.n	80029fc <__sfputs_r+0xa>
 8002a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002a18 <_vfiprintf_r>:
 8002a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a1c:	460d      	mov	r5, r1
 8002a1e:	b09d      	sub	sp, #116	@ 0x74
 8002a20:	4614      	mov	r4, r2
 8002a22:	4698      	mov	r8, r3
 8002a24:	4606      	mov	r6, r0
 8002a26:	b118      	cbz	r0, 8002a30 <_vfiprintf_r+0x18>
 8002a28:	6a03      	ldr	r3, [r0, #32]
 8002a2a:	b90b      	cbnz	r3, 8002a30 <_vfiprintf_r+0x18>
 8002a2c:	f7ff fcd8 	bl	80023e0 <__sinit>
 8002a30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002a32:	07d9      	lsls	r1, r3, #31
 8002a34:	d405      	bmi.n	8002a42 <_vfiprintf_r+0x2a>
 8002a36:	89ab      	ldrh	r3, [r5, #12]
 8002a38:	059a      	lsls	r2, r3, #22
 8002a3a:	d402      	bmi.n	8002a42 <_vfiprintf_r+0x2a>
 8002a3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002a3e:	f7ff fec6 	bl	80027ce <__retarget_lock_acquire_recursive>
 8002a42:	89ab      	ldrh	r3, [r5, #12]
 8002a44:	071b      	lsls	r3, r3, #28
 8002a46:	d501      	bpl.n	8002a4c <_vfiprintf_r+0x34>
 8002a48:	692b      	ldr	r3, [r5, #16]
 8002a4a:	b99b      	cbnz	r3, 8002a74 <_vfiprintf_r+0x5c>
 8002a4c:	4629      	mov	r1, r5
 8002a4e:	4630      	mov	r0, r6
 8002a50:	f7ff fdee 	bl	8002630 <__swsetup_r>
 8002a54:	b170      	cbz	r0, 8002a74 <_vfiprintf_r+0x5c>
 8002a56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002a58:	07dc      	lsls	r4, r3, #31
 8002a5a:	d504      	bpl.n	8002a66 <_vfiprintf_r+0x4e>
 8002a5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a60:	b01d      	add	sp, #116	@ 0x74
 8002a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a66:	89ab      	ldrh	r3, [r5, #12]
 8002a68:	0598      	lsls	r0, r3, #22
 8002a6a:	d4f7      	bmi.n	8002a5c <_vfiprintf_r+0x44>
 8002a6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002a6e:	f7ff feaf 	bl	80027d0 <__retarget_lock_release_recursive>
 8002a72:	e7f3      	b.n	8002a5c <_vfiprintf_r+0x44>
 8002a74:	2300      	movs	r3, #0
 8002a76:	9309      	str	r3, [sp, #36]	@ 0x24
 8002a78:	2320      	movs	r3, #32
 8002a7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002a7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002a82:	2330      	movs	r3, #48	@ 0x30
 8002a84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002c34 <_vfiprintf_r+0x21c>
 8002a88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002a8c:	f04f 0901 	mov.w	r9, #1
 8002a90:	4623      	mov	r3, r4
 8002a92:	469a      	mov	sl, r3
 8002a94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a98:	b10a      	cbz	r2, 8002a9e <_vfiprintf_r+0x86>
 8002a9a:	2a25      	cmp	r2, #37	@ 0x25
 8002a9c:	d1f9      	bne.n	8002a92 <_vfiprintf_r+0x7a>
 8002a9e:	ebba 0b04 	subs.w	fp, sl, r4
 8002aa2:	d00b      	beq.n	8002abc <_vfiprintf_r+0xa4>
 8002aa4:	465b      	mov	r3, fp
 8002aa6:	4622      	mov	r2, r4
 8002aa8:	4629      	mov	r1, r5
 8002aaa:	4630      	mov	r0, r6
 8002aac:	f7ff ffa1 	bl	80029f2 <__sfputs_r>
 8002ab0:	3001      	adds	r0, #1
 8002ab2:	f000 80a7 	beq.w	8002c04 <_vfiprintf_r+0x1ec>
 8002ab6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002ab8:	445a      	add	r2, fp
 8002aba:	9209      	str	r2, [sp, #36]	@ 0x24
 8002abc:	f89a 3000 	ldrb.w	r3, [sl]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	f000 809f 	beq.w	8002c04 <_vfiprintf_r+0x1ec>
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002acc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ad0:	f10a 0a01 	add.w	sl, sl, #1
 8002ad4:	9304      	str	r3, [sp, #16]
 8002ad6:	9307      	str	r3, [sp, #28]
 8002ad8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002adc:	931a      	str	r3, [sp, #104]	@ 0x68
 8002ade:	4654      	mov	r4, sl
 8002ae0:	2205      	movs	r2, #5
 8002ae2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ae6:	4853      	ldr	r0, [pc, #332]	@ (8002c34 <_vfiprintf_r+0x21c>)
 8002ae8:	f7fd fb72 	bl	80001d0 <memchr>
 8002aec:	9a04      	ldr	r2, [sp, #16]
 8002aee:	b9d8      	cbnz	r0, 8002b28 <_vfiprintf_r+0x110>
 8002af0:	06d1      	lsls	r1, r2, #27
 8002af2:	bf44      	itt	mi
 8002af4:	2320      	movmi	r3, #32
 8002af6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002afa:	0713      	lsls	r3, r2, #28
 8002afc:	bf44      	itt	mi
 8002afe:	232b      	movmi	r3, #43	@ 0x2b
 8002b00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002b04:	f89a 3000 	ldrb.w	r3, [sl]
 8002b08:	2b2a      	cmp	r3, #42	@ 0x2a
 8002b0a:	d015      	beq.n	8002b38 <_vfiprintf_r+0x120>
 8002b0c:	9a07      	ldr	r2, [sp, #28]
 8002b0e:	4654      	mov	r4, sl
 8002b10:	2000      	movs	r0, #0
 8002b12:	f04f 0c0a 	mov.w	ip, #10
 8002b16:	4621      	mov	r1, r4
 8002b18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b1c:	3b30      	subs	r3, #48	@ 0x30
 8002b1e:	2b09      	cmp	r3, #9
 8002b20:	d94b      	bls.n	8002bba <_vfiprintf_r+0x1a2>
 8002b22:	b1b0      	cbz	r0, 8002b52 <_vfiprintf_r+0x13a>
 8002b24:	9207      	str	r2, [sp, #28]
 8002b26:	e014      	b.n	8002b52 <_vfiprintf_r+0x13a>
 8002b28:	eba0 0308 	sub.w	r3, r0, r8
 8002b2c:	fa09 f303 	lsl.w	r3, r9, r3
 8002b30:	4313      	orrs	r3, r2
 8002b32:	9304      	str	r3, [sp, #16]
 8002b34:	46a2      	mov	sl, r4
 8002b36:	e7d2      	b.n	8002ade <_vfiprintf_r+0xc6>
 8002b38:	9b03      	ldr	r3, [sp, #12]
 8002b3a:	1d19      	adds	r1, r3, #4
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	9103      	str	r1, [sp, #12]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	bfbb      	ittet	lt
 8002b44:	425b      	neglt	r3, r3
 8002b46:	f042 0202 	orrlt.w	r2, r2, #2
 8002b4a:	9307      	strge	r3, [sp, #28]
 8002b4c:	9307      	strlt	r3, [sp, #28]
 8002b4e:	bfb8      	it	lt
 8002b50:	9204      	strlt	r2, [sp, #16]
 8002b52:	7823      	ldrb	r3, [r4, #0]
 8002b54:	2b2e      	cmp	r3, #46	@ 0x2e
 8002b56:	d10a      	bne.n	8002b6e <_vfiprintf_r+0x156>
 8002b58:	7863      	ldrb	r3, [r4, #1]
 8002b5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8002b5c:	d132      	bne.n	8002bc4 <_vfiprintf_r+0x1ac>
 8002b5e:	9b03      	ldr	r3, [sp, #12]
 8002b60:	1d1a      	adds	r2, r3, #4
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	9203      	str	r2, [sp, #12]
 8002b66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002b6a:	3402      	adds	r4, #2
 8002b6c:	9305      	str	r3, [sp, #20]
 8002b6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002c44 <_vfiprintf_r+0x22c>
 8002b72:	7821      	ldrb	r1, [r4, #0]
 8002b74:	2203      	movs	r2, #3
 8002b76:	4650      	mov	r0, sl
 8002b78:	f7fd fb2a 	bl	80001d0 <memchr>
 8002b7c:	b138      	cbz	r0, 8002b8e <_vfiprintf_r+0x176>
 8002b7e:	9b04      	ldr	r3, [sp, #16]
 8002b80:	eba0 000a 	sub.w	r0, r0, sl
 8002b84:	2240      	movs	r2, #64	@ 0x40
 8002b86:	4082      	lsls	r2, r0
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	3401      	adds	r4, #1
 8002b8c:	9304      	str	r3, [sp, #16]
 8002b8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b92:	4829      	ldr	r0, [pc, #164]	@ (8002c38 <_vfiprintf_r+0x220>)
 8002b94:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002b98:	2206      	movs	r2, #6
 8002b9a:	f7fd fb19 	bl	80001d0 <memchr>
 8002b9e:	2800      	cmp	r0, #0
 8002ba0:	d03f      	beq.n	8002c22 <_vfiprintf_r+0x20a>
 8002ba2:	4b26      	ldr	r3, [pc, #152]	@ (8002c3c <_vfiprintf_r+0x224>)
 8002ba4:	bb1b      	cbnz	r3, 8002bee <_vfiprintf_r+0x1d6>
 8002ba6:	9b03      	ldr	r3, [sp, #12]
 8002ba8:	3307      	adds	r3, #7
 8002baa:	f023 0307 	bic.w	r3, r3, #7
 8002bae:	3308      	adds	r3, #8
 8002bb0:	9303      	str	r3, [sp, #12]
 8002bb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002bb4:	443b      	add	r3, r7
 8002bb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8002bb8:	e76a      	b.n	8002a90 <_vfiprintf_r+0x78>
 8002bba:	fb0c 3202 	mla	r2, ip, r2, r3
 8002bbe:	460c      	mov	r4, r1
 8002bc0:	2001      	movs	r0, #1
 8002bc2:	e7a8      	b.n	8002b16 <_vfiprintf_r+0xfe>
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	3401      	adds	r4, #1
 8002bc8:	9305      	str	r3, [sp, #20]
 8002bca:	4619      	mov	r1, r3
 8002bcc:	f04f 0c0a 	mov.w	ip, #10
 8002bd0:	4620      	mov	r0, r4
 8002bd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002bd6:	3a30      	subs	r2, #48	@ 0x30
 8002bd8:	2a09      	cmp	r2, #9
 8002bda:	d903      	bls.n	8002be4 <_vfiprintf_r+0x1cc>
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d0c6      	beq.n	8002b6e <_vfiprintf_r+0x156>
 8002be0:	9105      	str	r1, [sp, #20]
 8002be2:	e7c4      	b.n	8002b6e <_vfiprintf_r+0x156>
 8002be4:	fb0c 2101 	mla	r1, ip, r1, r2
 8002be8:	4604      	mov	r4, r0
 8002bea:	2301      	movs	r3, #1
 8002bec:	e7f0      	b.n	8002bd0 <_vfiprintf_r+0x1b8>
 8002bee:	ab03      	add	r3, sp, #12
 8002bf0:	9300      	str	r3, [sp, #0]
 8002bf2:	462a      	mov	r2, r5
 8002bf4:	4b12      	ldr	r3, [pc, #72]	@ (8002c40 <_vfiprintf_r+0x228>)
 8002bf6:	a904      	add	r1, sp, #16
 8002bf8:	4630      	mov	r0, r6
 8002bfa:	f3af 8000 	nop.w
 8002bfe:	4607      	mov	r7, r0
 8002c00:	1c78      	adds	r0, r7, #1
 8002c02:	d1d6      	bne.n	8002bb2 <_vfiprintf_r+0x19a>
 8002c04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002c06:	07d9      	lsls	r1, r3, #31
 8002c08:	d405      	bmi.n	8002c16 <_vfiprintf_r+0x1fe>
 8002c0a:	89ab      	ldrh	r3, [r5, #12]
 8002c0c:	059a      	lsls	r2, r3, #22
 8002c0e:	d402      	bmi.n	8002c16 <_vfiprintf_r+0x1fe>
 8002c10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002c12:	f7ff fddd 	bl	80027d0 <__retarget_lock_release_recursive>
 8002c16:	89ab      	ldrh	r3, [r5, #12]
 8002c18:	065b      	lsls	r3, r3, #25
 8002c1a:	f53f af1f 	bmi.w	8002a5c <_vfiprintf_r+0x44>
 8002c1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002c20:	e71e      	b.n	8002a60 <_vfiprintf_r+0x48>
 8002c22:	ab03      	add	r3, sp, #12
 8002c24:	9300      	str	r3, [sp, #0]
 8002c26:	462a      	mov	r2, r5
 8002c28:	4b05      	ldr	r3, [pc, #20]	@ (8002c40 <_vfiprintf_r+0x228>)
 8002c2a:	a904      	add	r1, sp, #16
 8002c2c:	4630      	mov	r0, r6
 8002c2e:	f000 f879 	bl	8002d24 <_printf_i>
 8002c32:	e7e4      	b.n	8002bfe <_vfiprintf_r+0x1e6>
 8002c34:	0800326c 	.word	0x0800326c
 8002c38:	08003276 	.word	0x08003276
 8002c3c:	00000000 	.word	0x00000000
 8002c40:	080029f3 	.word	0x080029f3
 8002c44:	08003272 	.word	0x08003272

08002c48 <_printf_common>:
 8002c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c4c:	4616      	mov	r6, r2
 8002c4e:	4698      	mov	r8, r3
 8002c50:	688a      	ldr	r2, [r1, #8]
 8002c52:	690b      	ldr	r3, [r1, #16]
 8002c54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	bfb8      	it	lt
 8002c5c:	4613      	movlt	r3, r2
 8002c5e:	6033      	str	r3, [r6, #0]
 8002c60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002c64:	4607      	mov	r7, r0
 8002c66:	460c      	mov	r4, r1
 8002c68:	b10a      	cbz	r2, 8002c6e <_printf_common+0x26>
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	6033      	str	r3, [r6, #0]
 8002c6e:	6823      	ldr	r3, [r4, #0]
 8002c70:	0699      	lsls	r1, r3, #26
 8002c72:	bf42      	ittt	mi
 8002c74:	6833      	ldrmi	r3, [r6, #0]
 8002c76:	3302      	addmi	r3, #2
 8002c78:	6033      	strmi	r3, [r6, #0]
 8002c7a:	6825      	ldr	r5, [r4, #0]
 8002c7c:	f015 0506 	ands.w	r5, r5, #6
 8002c80:	d106      	bne.n	8002c90 <_printf_common+0x48>
 8002c82:	f104 0a19 	add.w	sl, r4, #25
 8002c86:	68e3      	ldr	r3, [r4, #12]
 8002c88:	6832      	ldr	r2, [r6, #0]
 8002c8a:	1a9b      	subs	r3, r3, r2
 8002c8c:	42ab      	cmp	r3, r5
 8002c8e:	dc26      	bgt.n	8002cde <_printf_common+0x96>
 8002c90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002c94:	6822      	ldr	r2, [r4, #0]
 8002c96:	3b00      	subs	r3, #0
 8002c98:	bf18      	it	ne
 8002c9a:	2301      	movne	r3, #1
 8002c9c:	0692      	lsls	r2, r2, #26
 8002c9e:	d42b      	bmi.n	8002cf8 <_printf_common+0xb0>
 8002ca0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002ca4:	4641      	mov	r1, r8
 8002ca6:	4638      	mov	r0, r7
 8002ca8:	47c8      	blx	r9
 8002caa:	3001      	adds	r0, #1
 8002cac:	d01e      	beq.n	8002cec <_printf_common+0xa4>
 8002cae:	6823      	ldr	r3, [r4, #0]
 8002cb0:	6922      	ldr	r2, [r4, #16]
 8002cb2:	f003 0306 	and.w	r3, r3, #6
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	bf02      	ittt	eq
 8002cba:	68e5      	ldreq	r5, [r4, #12]
 8002cbc:	6833      	ldreq	r3, [r6, #0]
 8002cbe:	1aed      	subeq	r5, r5, r3
 8002cc0:	68a3      	ldr	r3, [r4, #8]
 8002cc2:	bf0c      	ite	eq
 8002cc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002cc8:	2500      	movne	r5, #0
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	bfc4      	itt	gt
 8002cce:	1a9b      	subgt	r3, r3, r2
 8002cd0:	18ed      	addgt	r5, r5, r3
 8002cd2:	2600      	movs	r6, #0
 8002cd4:	341a      	adds	r4, #26
 8002cd6:	42b5      	cmp	r5, r6
 8002cd8:	d11a      	bne.n	8002d10 <_printf_common+0xc8>
 8002cda:	2000      	movs	r0, #0
 8002cdc:	e008      	b.n	8002cf0 <_printf_common+0xa8>
 8002cde:	2301      	movs	r3, #1
 8002ce0:	4652      	mov	r2, sl
 8002ce2:	4641      	mov	r1, r8
 8002ce4:	4638      	mov	r0, r7
 8002ce6:	47c8      	blx	r9
 8002ce8:	3001      	adds	r0, #1
 8002cea:	d103      	bne.n	8002cf4 <_printf_common+0xac>
 8002cec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cf4:	3501      	adds	r5, #1
 8002cf6:	e7c6      	b.n	8002c86 <_printf_common+0x3e>
 8002cf8:	18e1      	adds	r1, r4, r3
 8002cfa:	1c5a      	adds	r2, r3, #1
 8002cfc:	2030      	movs	r0, #48	@ 0x30
 8002cfe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002d02:	4422      	add	r2, r4
 8002d04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002d08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002d0c:	3302      	adds	r3, #2
 8002d0e:	e7c7      	b.n	8002ca0 <_printf_common+0x58>
 8002d10:	2301      	movs	r3, #1
 8002d12:	4622      	mov	r2, r4
 8002d14:	4641      	mov	r1, r8
 8002d16:	4638      	mov	r0, r7
 8002d18:	47c8      	blx	r9
 8002d1a:	3001      	adds	r0, #1
 8002d1c:	d0e6      	beq.n	8002cec <_printf_common+0xa4>
 8002d1e:	3601      	adds	r6, #1
 8002d20:	e7d9      	b.n	8002cd6 <_printf_common+0x8e>
	...

08002d24 <_printf_i>:
 8002d24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d28:	7e0f      	ldrb	r7, [r1, #24]
 8002d2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002d2c:	2f78      	cmp	r7, #120	@ 0x78
 8002d2e:	4691      	mov	r9, r2
 8002d30:	4680      	mov	r8, r0
 8002d32:	460c      	mov	r4, r1
 8002d34:	469a      	mov	sl, r3
 8002d36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002d3a:	d807      	bhi.n	8002d4c <_printf_i+0x28>
 8002d3c:	2f62      	cmp	r7, #98	@ 0x62
 8002d3e:	d80a      	bhi.n	8002d56 <_printf_i+0x32>
 8002d40:	2f00      	cmp	r7, #0
 8002d42:	f000 80d2 	beq.w	8002eea <_printf_i+0x1c6>
 8002d46:	2f58      	cmp	r7, #88	@ 0x58
 8002d48:	f000 80b9 	beq.w	8002ebe <_printf_i+0x19a>
 8002d4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002d50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002d54:	e03a      	b.n	8002dcc <_printf_i+0xa8>
 8002d56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002d5a:	2b15      	cmp	r3, #21
 8002d5c:	d8f6      	bhi.n	8002d4c <_printf_i+0x28>
 8002d5e:	a101      	add	r1, pc, #4	@ (adr r1, 8002d64 <_printf_i+0x40>)
 8002d60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d64:	08002dbd 	.word	0x08002dbd
 8002d68:	08002dd1 	.word	0x08002dd1
 8002d6c:	08002d4d 	.word	0x08002d4d
 8002d70:	08002d4d 	.word	0x08002d4d
 8002d74:	08002d4d 	.word	0x08002d4d
 8002d78:	08002d4d 	.word	0x08002d4d
 8002d7c:	08002dd1 	.word	0x08002dd1
 8002d80:	08002d4d 	.word	0x08002d4d
 8002d84:	08002d4d 	.word	0x08002d4d
 8002d88:	08002d4d 	.word	0x08002d4d
 8002d8c:	08002d4d 	.word	0x08002d4d
 8002d90:	08002ed1 	.word	0x08002ed1
 8002d94:	08002dfb 	.word	0x08002dfb
 8002d98:	08002e8b 	.word	0x08002e8b
 8002d9c:	08002d4d 	.word	0x08002d4d
 8002da0:	08002d4d 	.word	0x08002d4d
 8002da4:	08002ef3 	.word	0x08002ef3
 8002da8:	08002d4d 	.word	0x08002d4d
 8002dac:	08002dfb 	.word	0x08002dfb
 8002db0:	08002d4d 	.word	0x08002d4d
 8002db4:	08002d4d 	.word	0x08002d4d
 8002db8:	08002e93 	.word	0x08002e93
 8002dbc:	6833      	ldr	r3, [r6, #0]
 8002dbe:	1d1a      	adds	r2, r3, #4
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	6032      	str	r2, [r6, #0]
 8002dc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002dc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e09d      	b.n	8002f0c <_printf_i+0x1e8>
 8002dd0:	6833      	ldr	r3, [r6, #0]
 8002dd2:	6820      	ldr	r0, [r4, #0]
 8002dd4:	1d19      	adds	r1, r3, #4
 8002dd6:	6031      	str	r1, [r6, #0]
 8002dd8:	0606      	lsls	r6, r0, #24
 8002dda:	d501      	bpl.n	8002de0 <_printf_i+0xbc>
 8002ddc:	681d      	ldr	r5, [r3, #0]
 8002dde:	e003      	b.n	8002de8 <_printf_i+0xc4>
 8002de0:	0645      	lsls	r5, r0, #25
 8002de2:	d5fb      	bpl.n	8002ddc <_printf_i+0xb8>
 8002de4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002de8:	2d00      	cmp	r5, #0
 8002dea:	da03      	bge.n	8002df4 <_printf_i+0xd0>
 8002dec:	232d      	movs	r3, #45	@ 0x2d
 8002dee:	426d      	negs	r5, r5
 8002df0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002df4:	4859      	ldr	r0, [pc, #356]	@ (8002f5c <_printf_i+0x238>)
 8002df6:	230a      	movs	r3, #10
 8002df8:	e011      	b.n	8002e1e <_printf_i+0xfa>
 8002dfa:	6821      	ldr	r1, [r4, #0]
 8002dfc:	6833      	ldr	r3, [r6, #0]
 8002dfe:	0608      	lsls	r0, r1, #24
 8002e00:	f853 5b04 	ldr.w	r5, [r3], #4
 8002e04:	d402      	bmi.n	8002e0c <_printf_i+0xe8>
 8002e06:	0649      	lsls	r1, r1, #25
 8002e08:	bf48      	it	mi
 8002e0a:	b2ad      	uxthmi	r5, r5
 8002e0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8002e0e:	4853      	ldr	r0, [pc, #332]	@ (8002f5c <_printf_i+0x238>)
 8002e10:	6033      	str	r3, [r6, #0]
 8002e12:	bf14      	ite	ne
 8002e14:	230a      	movne	r3, #10
 8002e16:	2308      	moveq	r3, #8
 8002e18:	2100      	movs	r1, #0
 8002e1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002e1e:	6866      	ldr	r6, [r4, #4]
 8002e20:	60a6      	str	r6, [r4, #8]
 8002e22:	2e00      	cmp	r6, #0
 8002e24:	bfa2      	ittt	ge
 8002e26:	6821      	ldrge	r1, [r4, #0]
 8002e28:	f021 0104 	bicge.w	r1, r1, #4
 8002e2c:	6021      	strge	r1, [r4, #0]
 8002e2e:	b90d      	cbnz	r5, 8002e34 <_printf_i+0x110>
 8002e30:	2e00      	cmp	r6, #0
 8002e32:	d04b      	beq.n	8002ecc <_printf_i+0x1a8>
 8002e34:	4616      	mov	r6, r2
 8002e36:	fbb5 f1f3 	udiv	r1, r5, r3
 8002e3a:	fb03 5711 	mls	r7, r3, r1, r5
 8002e3e:	5dc7      	ldrb	r7, [r0, r7]
 8002e40:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002e44:	462f      	mov	r7, r5
 8002e46:	42bb      	cmp	r3, r7
 8002e48:	460d      	mov	r5, r1
 8002e4a:	d9f4      	bls.n	8002e36 <_printf_i+0x112>
 8002e4c:	2b08      	cmp	r3, #8
 8002e4e:	d10b      	bne.n	8002e68 <_printf_i+0x144>
 8002e50:	6823      	ldr	r3, [r4, #0]
 8002e52:	07df      	lsls	r7, r3, #31
 8002e54:	d508      	bpl.n	8002e68 <_printf_i+0x144>
 8002e56:	6923      	ldr	r3, [r4, #16]
 8002e58:	6861      	ldr	r1, [r4, #4]
 8002e5a:	4299      	cmp	r1, r3
 8002e5c:	bfde      	ittt	le
 8002e5e:	2330      	movle	r3, #48	@ 0x30
 8002e60:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002e64:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8002e68:	1b92      	subs	r2, r2, r6
 8002e6a:	6122      	str	r2, [r4, #16]
 8002e6c:	f8cd a000 	str.w	sl, [sp]
 8002e70:	464b      	mov	r3, r9
 8002e72:	aa03      	add	r2, sp, #12
 8002e74:	4621      	mov	r1, r4
 8002e76:	4640      	mov	r0, r8
 8002e78:	f7ff fee6 	bl	8002c48 <_printf_common>
 8002e7c:	3001      	adds	r0, #1
 8002e7e:	d14a      	bne.n	8002f16 <_printf_i+0x1f2>
 8002e80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002e84:	b004      	add	sp, #16
 8002e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e8a:	6823      	ldr	r3, [r4, #0]
 8002e8c:	f043 0320 	orr.w	r3, r3, #32
 8002e90:	6023      	str	r3, [r4, #0]
 8002e92:	4833      	ldr	r0, [pc, #204]	@ (8002f60 <_printf_i+0x23c>)
 8002e94:	2778      	movs	r7, #120	@ 0x78
 8002e96:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002e9a:	6823      	ldr	r3, [r4, #0]
 8002e9c:	6831      	ldr	r1, [r6, #0]
 8002e9e:	061f      	lsls	r7, r3, #24
 8002ea0:	f851 5b04 	ldr.w	r5, [r1], #4
 8002ea4:	d402      	bmi.n	8002eac <_printf_i+0x188>
 8002ea6:	065f      	lsls	r7, r3, #25
 8002ea8:	bf48      	it	mi
 8002eaa:	b2ad      	uxthmi	r5, r5
 8002eac:	6031      	str	r1, [r6, #0]
 8002eae:	07d9      	lsls	r1, r3, #31
 8002eb0:	bf44      	itt	mi
 8002eb2:	f043 0320 	orrmi.w	r3, r3, #32
 8002eb6:	6023      	strmi	r3, [r4, #0]
 8002eb8:	b11d      	cbz	r5, 8002ec2 <_printf_i+0x19e>
 8002eba:	2310      	movs	r3, #16
 8002ebc:	e7ac      	b.n	8002e18 <_printf_i+0xf4>
 8002ebe:	4827      	ldr	r0, [pc, #156]	@ (8002f5c <_printf_i+0x238>)
 8002ec0:	e7e9      	b.n	8002e96 <_printf_i+0x172>
 8002ec2:	6823      	ldr	r3, [r4, #0]
 8002ec4:	f023 0320 	bic.w	r3, r3, #32
 8002ec8:	6023      	str	r3, [r4, #0]
 8002eca:	e7f6      	b.n	8002eba <_printf_i+0x196>
 8002ecc:	4616      	mov	r6, r2
 8002ece:	e7bd      	b.n	8002e4c <_printf_i+0x128>
 8002ed0:	6833      	ldr	r3, [r6, #0]
 8002ed2:	6825      	ldr	r5, [r4, #0]
 8002ed4:	6961      	ldr	r1, [r4, #20]
 8002ed6:	1d18      	adds	r0, r3, #4
 8002ed8:	6030      	str	r0, [r6, #0]
 8002eda:	062e      	lsls	r6, r5, #24
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	d501      	bpl.n	8002ee4 <_printf_i+0x1c0>
 8002ee0:	6019      	str	r1, [r3, #0]
 8002ee2:	e002      	b.n	8002eea <_printf_i+0x1c6>
 8002ee4:	0668      	lsls	r0, r5, #25
 8002ee6:	d5fb      	bpl.n	8002ee0 <_printf_i+0x1bc>
 8002ee8:	8019      	strh	r1, [r3, #0]
 8002eea:	2300      	movs	r3, #0
 8002eec:	6123      	str	r3, [r4, #16]
 8002eee:	4616      	mov	r6, r2
 8002ef0:	e7bc      	b.n	8002e6c <_printf_i+0x148>
 8002ef2:	6833      	ldr	r3, [r6, #0]
 8002ef4:	1d1a      	adds	r2, r3, #4
 8002ef6:	6032      	str	r2, [r6, #0]
 8002ef8:	681e      	ldr	r6, [r3, #0]
 8002efa:	6862      	ldr	r2, [r4, #4]
 8002efc:	2100      	movs	r1, #0
 8002efe:	4630      	mov	r0, r6
 8002f00:	f7fd f966 	bl	80001d0 <memchr>
 8002f04:	b108      	cbz	r0, 8002f0a <_printf_i+0x1e6>
 8002f06:	1b80      	subs	r0, r0, r6
 8002f08:	6060      	str	r0, [r4, #4]
 8002f0a:	6863      	ldr	r3, [r4, #4]
 8002f0c:	6123      	str	r3, [r4, #16]
 8002f0e:	2300      	movs	r3, #0
 8002f10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f14:	e7aa      	b.n	8002e6c <_printf_i+0x148>
 8002f16:	6923      	ldr	r3, [r4, #16]
 8002f18:	4632      	mov	r2, r6
 8002f1a:	4649      	mov	r1, r9
 8002f1c:	4640      	mov	r0, r8
 8002f1e:	47d0      	blx	sl
 8002f20:	3001      	adds	r0, #1
 8002f22:	d0ad      	beq.n	8002e80 <_printf_i+0x15c>
 8002f24:	6823      	ldr	r3, [r4, #0]
 8002f26:	079b      	lsls	r3, r3, #30
 8002f28:	d413      	bmi.n	8002f52 <_printf_i+0x22e>
 8002f2a:	68e0      	ldr	r0, [r4, #12]
 8002f2c:	9b03      	ldr	r3, [sp, #12]
 8002f2e:	4298      	cmp	r0, r3
 8002f30:	bfb8      	it	lt
 8002f32:	4618      	movlt	r0, r3
 8002f34:	e7a6      	b.n	8002e84 <_printf_i+0x160>
 8002f36:	2301      	movs	r3, #1
 8002f38:	4632      	mov	r2, r6
 8002f3a:	4649      	mov	r1, r9
 8002f3c:	4640      	mov	r0, r8
 8002f3e:	47d0      	blx	sl
 8002f40:	3001      	adds	r0, #1
 8002f42:	d09d      	beq.n	8002e80 <_printf_i+0x15c>
 8002f44:	3501      	adds	r5, #1
 8002f46:	68e3      	ldr	r3, [r4, #12]
 8002f48:	9903      	ldr	r1, [sp, #12]
 8002f4a:	1a5b      	subs	r3, r3, r1
 8002f4c:	42ab      	cmp	r3, r5
 8002f4e:	dcf2      	bgt.n	8002f36 <_printf_i+0x212>
 8002f50:	e7eb      	b.n	8002f2a <_printf_i+0x206>
 8002f52:	2500      	movs	r5, #0
 8002f54:	f104 0619 	add.w	r6, r4, #25
 8002f58:	e7f5      	b.n	8002f46 <_printf_i+0x222>
 8002f5a:	bf00      	nop
 8002f5c:	0800327d 	.word	0x0800327d
 8002f60:	0800328e 	.word	0x0800328e

08002f64 <__sflush_r>:
 8002f64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f6c:	0716      	lsls	r6, r2, #28
 8002f6e:	4605      	mov	r5, r0
 8002f70:	460c      	mov	r4, r1
 8002f72:	d454      	bmi.n	800301e <__sflush_r+0xba>
 8002f74:	684b      	ldr	r3, [r1, #4]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	dc02      	bgt.n	8002f80 <__sflush_r+0x1c>
 8002f7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	dd48      	ble.n	8003012 <__sflush_r+0xae>
 8002f80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002f82:	2e00      	cmp	r6, #0
 8002f84:	d045      	beq.n	8003012 <__sflush_r+0xae>
 8002f86:	2300      	movs	r3, #0
 8002f88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002f8c:	682f      	ldr	r7, [r5, #0]
 8002f8e:	6a21      	ldr	r1, [r4, #32]
 8002f90:	602b      	str	r3, [r5, #0]
 8002f92:	d030      	beq.n	8002ff6 <__sflush_r+0x92>
 8002f94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002f96:	89a3      	ldrh	r3, [r4, #12]
 8002f98:	0759      	lsls	r1, r3, #29
 8002f9a:	d505      	bpl.n	8002fa8 <__sflush_r+0x44>
 8002f9c:	6863      	ldr	r3, [r4, #4]
 8002f9e:	1ad2      	subs	r2, r2, r3
 8002fa0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002fa2:	b10b      	cbz	r3, 8002fa8 <__sflush_r+0x44>
 8002fa4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002fa6:	1ad2      	subs	r2, r2, r3
 8002fa8:	2300      	movs	r3, #0
 8002faa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002fac:	6a21      	ldr	r1, [r4, #32]
 8002fae:	4628      	mov	r0, r5
 8002fb0:	47b0      	blx	r6
 8002fb2:	1c43      	adds	r3, r0, #1
 8002fb4:	89a3      	ldrh	r3, [r4, #12]
 8002fb6:	d106      	bne.n	8002fc6 <__sflush_r+0x62>
 8002fb8:	6829      	ldr	r1, [r5, #0]
 8002fba:	291d      	cmp	r1, #29
 8002fbc:	d82b      	bhi.n	8003016 <__sflush_r+0xb2>
 8002fbe:	4a2a      	ldr	r2, [pc, #168]	@ (8003068 <__sflush_r+0x104>)
 8002fc0:	410a      	asrs	r2, r1
 8002fc2:	07d6      	lsls	r6, r2, #31
 8002fc4:	d427      	bmi.n	8003016 <__sflush_r+0xb2>
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	6062      	str	r2, [r4, #4]
 8002fca:	04d9      	lsls	r1, r3, #19
 8002fcc:	6922      	ldr	r2, [r4, #16]
 8002fce:	6022      	str	r2, [r4, #0]
 8002fd0:	d504      	bpl.n	8002fdc <__sflush_r+0x78>
 8002fd2:	1c42      	adds	r2, r0, #1
 8002fd4:	d101      	bne.n	8002fda <__sflush_r+0x76>
 8002fd6:	682b      	ldr	r3, [r5, #0]
 8002fd8:	b903      	cbnz	r3, 8002fdc <__sflush_r+0x78>
 8002fda:	6560      	str	r0, [r4, #84]	@ 0x54
 8002fdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002fde:	602f      	str	r7, [r5, #0]
 8002fe0:	b1b9      	cbz	r1, 8003012 <__sflush_r+0xae>
 8002fe2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002fe6:	4299      	cmp	r1, r3
 8002fe8:	d002      	beq.n	8002ff0 <__sflush_r+0x8c>
 8002fea:	4628      	mov	r0, r5
 8002fec:	f7ff fbf2 	bl	80027d4 <_free_r>
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	6363      	str	r3, [r4, #52]	@ 0x34
 8002ff4:	e00d      	b.n	8003012 <__sflush_r+0xae>
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	4628      	mov	r0, r5
 8002ffa:	47b0      	blx	r6
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	1c50      	adds	r0, r2, #1
 8003000:	d1c9      	bne.n	8002f96 <__sflush_r+0x32>
 8003002:	682b      	ldr	r3, [r5, #0]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d0c6      	beq.n	8002f96 <__sflush_r+0x32>
 8003008:	2b1d      	cmp	r3, #29
 800300a:	d001      	beq.n	8003010 <__sflush_r+0xac>
 800300c:	2b16      	cmp	r3, #22
 800300e:	d11e      	bne.n	800304e <__sflush_r+0xea>
 8003010:	602f      	str	r7, [r5, #0]
 8003012:	2000      	movs	r0, #0
 8003014:	e022      	b.n	800305c <__sflush_r+0xf8>
 8003016:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800301a:	b21b      	sxth	r3, r3
 800301c:	e01b      	b.n	8003056 <__sflush_r+0xf2>
 800301e:	690f      	ldr	r7, [r1, #16]
 8003020:	2f00      	cmp	r7, #0
 8003022:	d0f6      	beq.n	8003012 <__sflush_r+0xae>
 8003024:	0793      	lsls	r3, r2, #30
 8003026:	680e      	ldr	r6, [r1, #0]
 8003028:	bf08      	it	eq
 800302a:	694b      	ldreq	r3, [r1, #20]
 800302c:	600f      	str	r7, [r1, #0]
 800302e:	bf18      	it	ne
 8003030:	2300      	movne	r3, #0
 8003032:	eba6 0807 	sub.w	r8, r6, r7
 8003036:	608b      	str	r3, [r1, #8]
 8003038:	f1b8 0f00 	cmp.w	r8, #0
 800303c:	dde9      	ble.n	8003012 <__sflush_r+0xae>
 800303e:	6a21      	ldr	r1, [r4, #32]
 8003040:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003042:	4643      	mov	r3, r8
 8003044:	463a      	mov	r2, r7
 8003046:	4628      	mov	r0, r5
 8003048:	47b0      	blx	r6
 800304a:	2800      	cmp	r0, #0
 800304c:	dc08      	bgt.n	8003060 <__sflush_r+0xfc>
 800304e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003052:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003056:	81a3      	strh	r3, [r4, #12]
 8003058:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800305c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003060:	4407      	add	r7, r0
 8003062:	eba8 0800 	sub.w	r8, r8, r0
 8003066:	e7e7      	b.n	8003038 <__sflush_r+0xd4>
 8003068:	dfbffffe 	.word	0xdfbffffe

0800306c <_fflush_r>:
 800306c:	b538      	push	{r3, r4, r5, lr}
 800306e:	690b      	ldr	r3, [r1, #16]
 8003070:	4605      	mov	r5, r0
 8003072:	460c      	mov	r4, r1
 8003074:	b913      	cbnz	r3, 800307c <_fflush_r+0x10>
 8003076:	2500      	movs	r5, #0
 8003078:	4628      	mov	r0, r5
 800307a:	bd38      	pop	{r3, r4, r5, pc}
 800307c:	b118      	cbz	r0, 8003086 <_fflush_r+0x1a>
 800307e:	6a03      	ldr	r3, [r0, #32]
 8003080:	b90b      	cbnz	r3, 8003086 <_fflush_r+0x1a>
 8003082:	f7ff f9ad 	bl	80023e0 <__sinit>
 8003086:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d0f3      	beq.n	8003076 <_fflush_r+0xa>
 800308e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003090:	07d0      	lsls	r0, r2, #31
 8003092:	d404      	bmi.n	800309e <_fflush_r+0x32>
 8003094:	0599      	lsls	r1, r3, #22
 8003096:	d402      	bmi.n	800309e <_fflush_r+0x32>
 8003098:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800309a:	f7ff fb98 	bl	80027ce <__retarget_lock_acquire_recursive>
 800309e:	4628      	mov	r0, r5
 80030a0:	4621      	mov	r1, r4
 80030a2:	f7ff ff5f 	bl	8002f64 <__sflush_r>
 80030a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80030a8:	07da      	lsls	r2, r3, #31
 80030aa:	4605      	mov	r5, r0
 80030ac:	d4e4      	bmi.n	8003078 <_fflush_r+0xc>
 80030ae:	89a3      	ldrh	r3, [r4, #12]
 80030b0:	059b      	lsls	r3, r3, #22
 80030b2:	d4e1      	bmi.n	8003078 <_fflush_r+0xc>
 80030b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80030b6:	f7ff fb8b 	bl	80027d0 <__retarget_lock_release_recursive>
 80030ba:	e7dd      	b.n	8003078 <_fflush_r+0xc>

080030bc <__swhatbuf_r>:
 80030bc:	b570      	push	{r4, r5, r6, lr}
 80030be:	460c      	mov	r4, r1
 80030c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030c4:	2900      	cmp	r1, #0
 80030c6:	b096      	sub	sp, #88	@ 0x58
 80030c8:	4615      	mov	r5, r2
 80030ca:	461e      	mov	r6, r3
 80030cc:	da0d      	bge.n	80030ea <__swhatbuf_r+0x2e>
 80030ce:	89a3      	ldrh	r3, [r4, #12]
 80030d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80030d4:	f04f 0100 	mov.w	r1, #0
 80030d8:	bf14      	ite	ne
 80030da:	2340      	movne	r3, #64	@ 0x40
 80030dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80030e0:	2000      	movs	r0, #0
 80030e2:	6031      	str	r1, [r6, #0]
 80030e4:	602b      	str	r3, [r5, #0]
 80030e6:	b016      	add	sp, #88	@ 0x58
 80030e8:	bd70      	pop	{r4, r5, r6, pc}
 80030ea:	466a      	mov	r2, sp
 80030ec:	f000 f848 	bl	8003180 <_fstat_r>
 80030f0:	2800      	cmp	r0, #0
 80030f2:	dbec      	blt.n	80030ce <__swhatbuf_r+0x12>
 80030f4:	9901      	ldr	r1, [sp, #4]
 80030f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80030fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80030fe:	4259      	negs	r1, r3
 8003100:	4159      	adcs	r1, r3
 8003102:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003106:	e7eb      	b.n	80030e0 <__swhatbuf_r+0x24>

08003108 <__smakebuf_r>:
 8003108:	898b      	ldrh	r3, [r1, #12]
 800310a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800310c:	079d      	lsls	r5, r3, #30
 800310e:	4606      	mov	r6, r0
 8003110:	460c      	mov	r4, r1
 8003112:	d507      	bpl.n	8003124 <__smakebuf_r+0x1c>
 8003114:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003118:	6023      	str	r3, [r4, #0]
 800311a:	6123      	str	r3, [r4, #16]
 800311c:	2301      	movs	r3, #1
 800311e:	6163      	str	r3, [r4, #20]
 8003120:	b003      	add	sp, #12
 8003122:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003124:	ab01      	add	r3, sp, #4
 8003126:	466a      	mov	r2, sp
 8003128:	f7ff ffc8 	bl	80030bc <__swhatbuf_r>
 800312c:	9f00      	ldr	r7, [sp, #0]
 800312e:	4605      	mov	r5, r0
 8003130:	4639      	mov	r1, r7
 8003132:	4630      	mov	r0, r6
 8003134:	f7ff fbba 	bl	80028ac <_malloc_r>
 8003138:	b948      	cbnz	r0, 800314e <__smakebuf_r+0x46>
 800313a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800313e:	059a      	lsls	r2, r3, #22
 8003140:	d4ee      	bmi.n	8003120 <__smakebuf_r+0x18>
 8003142:	f023 0303 	bic.w	r3, r3, #3
 8003146:	f043 0302 	orr.w	r3, r3, #2
 800314a:	81a3      	strh	r3, [r4, #12]
 800314c:	e7e2      	b.n	8003114 <__smakebuf_r+0xc>
 800314e:	89a3      	ldrh	r3, [r4, #12]
 8003150:	6020      	str	r0, [r4, #0]
 8003152:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003156:	81a3      	strh	r3, [r4, #12]
 8003158:	9b01      	ldr	r3, [sp, #4]
 800315a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800315e:	b15b      	cbz	r3, 8003178 <__smakebuf_r+0x70>
 8003160:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003164:	4630      	mov	r0, r6
 8003166:	f000 f81d 	bl	80031a4 <_isatty_r>
 800316a:	b128      	cbz	r0, 8003178 <__smakebuf_r+0x70>
 800316c:	89a3      	ldrh	r3, [r4, #12]
 800316e:	f023 0303 	bic.w	r3, r3, #3
 8003172:	f043 0301 	orr.w	r3, r3, #1
 8003176:	81a3      	strh	r3, [r4, #12]
 8003178:	89a3      	ldrh	r3, [r4, #12]
 800317a:	431d      	orrs	r5, r3
 800317c:	81a5      	strh	r5, [r4, #12]
 800317e:	e7cf      	b.n	8003120 <__smakebuf_r+0x18>

08003180 <_fstat_r>:
 8003180:	b538      	push	{r3, r4, r5, lr}
 8003182:	4d07      	ldr	r5, [pc, #28]	@ (80031a0 <_fstat_r+0x20>)
 8003184:	2300      	movs	r3, #0
 8003186:	4604      	mov	r4, r0
 8003188:	4608      	mov	r0, r1
 800318a:	4611      	mov	r1, r2
 800318c:	602b      	str	r3, [r5, #0]
 800318e:	f7fd fca0 	bl	8000ad2 <_fstat>
 8003192:	1c43      	adds	r3, r0, #1
 8003194:	d102      	bne.n	800319c <_fstat_r+0x1c>
 8003196:	682b      	ldr	r3, [r5, #0]
 8003198:	b103      	cbz	r3, 800319c <_fstat_r+0x1c>
 800319a:	6023      	str	r3, [r4, #0]
 800319c:	bd38      	pop	{r3, r4, r5, pc}
 800319e:	bf00      	nop
 80031a0:	2000046c 	.word	0x2000046c

080031a4 <_isatty_r>:
 80031a4:	b538      	push	{r3, r4, r5, lr}
 80031a6:	4d06      	ldr	r5, [pc, #24]	@ (80031c0 <_isatty_r+0x1c>)
 80031a8:	2300      	movs	r3, #0
 80031aa:	4604      	mov	r4, r0
 80031ac:	4608      	mov	r0, r1
 80031ae:	602b      	str	r3, [r5, #0]
 80031b0:	f7fd fc94 	bl	8000adc <_isatty>
 80031b4:	1c43      	adds	r3, r0, #1
 80031b6:	d102      	bne.n	80031be <_isatty_r+0x1a>
 80031b8:	682b      	ldr	r3, [r5, #0]
 80031ba:	b103      	cbz	r3, 80031be <_isatty_r+0x1a>
 80031bc:	6023      	str	r3, [r4, #0]
 80031be:	bd38      	pop	{r3, r4, r5, pc}
 80031c0:	2000046c 	.word	0x2000046c

080031c4 <_sbrk_r>:
 80031c4:	b538      	push	{r3, r4, r5, lr}
 80031c6:	4d06      	ldr	r5, [pc, #24]	@ (80031e0 <_sbrk_r+0x1c>)
 80031c8:	2300      	movs	r3, #0
 80031ca:	4604      	mov	r4, r0
 80031cc:	4608      	mov	r0, r1
 80031ce:	602b      	str	r3, [r5, #0]
 80031d0:	f7fd fc88 	bl	8000ae4 <_sbrk>
 80031d4:	1c43      	adds	r3, r0, #1
 80031d6:	d102      	bne.n	80031de <_sbrk_r+0x1a>
 80031d8:	682b      	ldr	r3, [r5, #0]
 80031da:	b103      	cbz	r3, 80031de <_sbrk_r+0x1a>
 80031dc:	6023      	str	r3, [r4, #0]
 80031de:	bd38      	pop	{r3, r4, r5, pc}
 80031e0:	2000046c 	.word	0x2000046c

080031e4 <_init>:
 80031e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031e6:	bf00      	nop
 80031e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031ea:	bc08      	pop	{r3}
 80031ec:	469e      	mov	lr, r3
 80031ee:	4770      	bx	lr

080031f0 <_fini>:
 80031f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031f2:	bf00      	nop
 80031f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031f6:	bc08      	pop	{r3}
 80031f8:	469e      	mov	lr, r3
 80031fa:	4770      	bx	lr
