[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/icache:ysyx_22041812_Cache/tag_mem_0:ysyx_22041812_tag_cache",
    "index":0.36666666666666664
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache_1",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/icache:ysyx_22041812_Cache/tag_mem_1:ysyx_22041812_tag_cache",
    "index":0.4
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache_2",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/icache:ysyx_22041812_Cache/tag_mem_2:ysyx_22041812_tag_cache",
    "index":0.43333333333333335
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache_3",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/icache:ysyx_22041812_Cache/tag_mem_3:ysyx_22041812_tag_cache",
    "index":0.4666666666666667
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/icache:ysyx_22041812_Cache/data_mem_0:ysyx_22041812_data_cache",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache_1",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/icache:ysyx_22041812_Cache/data_mem_1:ysyx_22041812_data_cache",
    "index":0.5333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache_2",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/icache:ysyx_22041812_Cache/data_mem_2:ysyx_22041812_data_cache",
    "index":0.5666666666666667
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache_3",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/icache:ysyx_22041812_Cache/data_mem_3:ysyx_22041812_data_cache",
    "index":0.6
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache_4",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/dcache:ysyx_22041812_Cache_1/tag_mem_0:ysyx_22041812_tag_cache",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache_5",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/dcache:ysyx_22041812_Cache_1/tag_mem_1:ysyx_22041812_tag_cache",
    "index":0.7
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache_6",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/dcache:ysyx_22041812_Cache_1/tag_mem_2:ysyx_22041812_tag_cache",
    "index":0.7333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|tag_cache_7",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/dcache:ysyx_22041812_Cache_1/tag_mem_3:ysyx_22041812_tag_cache",
    "index":0.7666666666666667
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache_4",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/dcache:ysyx_22041812_Cache_1/data_mem_0:ysyx_22041812_data_cache",
    "index":0.8
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache_5",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/dcache:ysyx_22041812_Cache_1/data_mem_1:ysyx_22041812_data_cache",
    "index":0.8333333333333334
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache_6",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/dcache:ysyx_22041812_Cache_1/data_mem_2:ysyx_22041812_data_cache",
    "index":0.8666666666666667
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~myCPU|data_cache_7",
    "duplicate":"~myCPU|ysyx_22041812_myCPU/dcache:ysyx_22041812_Cache_1/data_mem_3:ysyx_22041812_data_cache",
    "index":0.9
  },
  {
    "class":"myCPU.ModulePrefixAnnotation",
    "prefix":"ysyx_22041812_"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"cacheArbiter.ArbiterState",
    "definition":{
      "sICacheRead":1,
      "sIdle":0,
      "sDAddrWrite":6,
      "sIAddrRead":4,
      "sDAddrRead":5,
      "sDCacheWrite":3,
      "sDCacheAck":7,
      "sDCacheRead":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"myCPU.ysyx_22041812_CacheArbiter.state",
    "enumTypeName":"cacheArbiter.ArbiterState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"myCPU.ysyx_22041812_Cache_1.next_state",
    "enumTypeName":"cache_single_port.CacheState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"myCPU.ysyx_22041812_Cache_1.cache_state",
    "enumTypeName":"cache_single_port.CacheState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"myCPU.ysyx_22041812_Cache.next_state",
    "enumTypeName":"cache_single_port.CacheState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"cache_single_port.CacheState",
    "definition":{
      "sRefill":9,
      "sWriteAck":12,
      "sIdle":0,
      "sFlush":14,
      "sFlushMatch":15,
      "sWriteAddr":11,
      "sMatch":7,
      "sReadAddr":10,
      "sUnCacheWriteAck":5,
      "sReMatch":6,
      "sFlushAck":18,
      "sFlushWrite":16,
      "sUnCacheReadData":3,
      "sUnCacheWriteAddr":2,
      "sUnCacheReadAddr":1,
      "sUnCacheWriteData":4,
      "sFlushAddr":17,
      "sWriteback":8,
      "sWait_a_cycle":13
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"myCPU.ysyx_22041812_Cache.cache_state",
    "enumTypeName":"cache_single_port.CacheState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"myCPU.ysyx_22041812_Divider.next_state",
    "enumTypeName":"mdu.DivState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"mdu.DivState",
    "definition":{
      "sIdle":0,
      "sCalc":1,
      "sOver":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"myCPU.ysyx_22041812_Divider.div_state",
    "enumTypeName":"mdu.DivState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"myCPU.ysyx_22041812_Multiplier.next_state",
    "enumTypeName":"mdu.MulState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"mdu.MulState",
    "definition":{
      "sIdle":0,
      "sCalc":1,
      "sOver":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"myCPU.ysyx_22041812_Multiplier.mul_state",
    "enumTypeName":"mdu.MulState"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~myCPU|ysyx_22041812_myCPU>io_master_wlast",
    "sources":[
      "~myCPU|ysyx_22041812_myCPU>io_master_wready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~myCPU|ysyx_22041812_myCPU>io_stall",
    "sources":[
      "~myCPU|ysyx_22041812_myCPU>io_master_rvalid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~myCPU|ysyx_22041812_myCPU>io_master_wdata",
    "sources":[
      "~myCPU|ysyx_22041812_myCPU>io_master_rvalid",
      "~myCPU|ysyx_22041812_myCPU>io_master_rdata"
    ]
  }
]