
*** Running vivado
    with args -log zedboard_base_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zedboard_base_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zedboard_base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guan/Xilinx/Project/ip_repo/axi_test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guan/Xilinx/Project/test/prj/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guan/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1675.078 ; gain = 458.242 ; free physical = 2905 ; free virtual = 12682
Command: link_design -top zedboard_base_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/zedboard_base_axi_smc_1.dcp' for cell 'zedboard_base_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_ddr_hls_test_0_0/zedboard_base_ddr_hls_test_0_0.dcp' for cell 'zedboard_base_i/ddr_hls_test_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_rst_ps8_0_99M_0/zedboard_base_rst_ps8_0_99M_0.dcp' for cell 'zedboard_base_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_zynq_ultra_ps_e_0_0/zedboard_base_zynq_ultra_ps_e_0_0.dcp' for cell 'zedboard_base_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_1/zedboard_base_xbar_1.dcp' for cell 'zedboard_base_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_auto_ds_0/zedboard_base_auto_ds_0.dcp' for cell 'zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_0/zedboard_base_auto_pc_0.dcp' for cell 'zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_auto_ds_1/zedboard_base_auto_ds_1.dcp' for cell 'zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_1/zedboard_base_auto_pc_1.dcp' for cell 'zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_zynq_ultra_ps_e_0_0/zedboard_base_zynq_ultra_ps_e_0_0.xdc] for cell 'zedboard_base_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_zynq_ultra_ps_e_0_0/zedboard_base_zynq_ultra_ps_e_0_0.xdc] for cell 'zedboard_base_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_rst_ps8_0_99M_0/zedboard_base_rst_ps8_0_99M_0_board.xdc] for cell 'zedboard_base_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_rst_ps8_0_99M_0/zedboard_base_rst_ps8_0_99M_0_board.xdc] for cell 'zedboard_base_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_rst_ps8_0_99M_0/zedboard_base_rst_ps8_0_99M_0.xdc] for cell 'zedboard_base_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_rst_ps8_0_99M_0/zedboard_base_rst_ps8_0_99M_0.xdc] for cell 'zedboard_base_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_1/bd_b7bb_psr_aclk_0_board.xdc] for cell 'zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_1/bd_b7bb_psr_aclk_0_board.xdc] for cell 'zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_1/bd_b7bb_psr_aclk_0.xdc] for cell 'zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_1/bd_b7bb_psr_aclk_0.xdc] for cell 'zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_auto_ds_1/zedboard_base_auto_ds_1_clocks.xdc] for cell 'zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_auto_ds_1/zedboard_base_auto_ds_1_clocks.xdc] for cell 'zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_auto_ds_0/zedboard_base_auto_ds_0_clocks.xdc] for cell 'zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_auto_ds_0/zedboard_base_auto_ds_0_clocks.xdc] for cell 'zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2409.527 ; gain = 77.016 ; free physical = 1932 ; free virtual = 11706
Finished Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/guan/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 65 instances

21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 2545.594 ; gain = 870.516 ; free physical = 1939 ; free virtual = 11717
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2545.594 ; gain = 0.000 ; free physical = 1931 ; free virtual = 11710

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: cbdfbe20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2545.594 ; gain = 0.000 ; free physical = 1909 ; free virtual = 11688

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 22 inverter(s) to 1631 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 652837e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2545.594 ; gain = 0.000 ; free physical = 1920 ; free virtual = 11698
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 11b376dd9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2545.594 ; gain = 0.000 ; free physical = 1920 ; free virtual = 11698
INFO: [Opt 31-389] Phase Constant propagation created 19 cells and removed 445 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ea4b47be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2545.594 ; gain = 0.000 ; free physical = 1920 ; free virtual = 11698
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1003 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ea4b47be

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2545.594 ; gain = 0.000 ; free physical = 1922 ; free virtual = 11700
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 180d6ffa5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2545.594 ; gain = 0.000 ; free physical = 1915 ; free virtual = 11700
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 180d6ffa5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2545.594 ; gain = 0.000 ; free physical = 1915 ; free virtual = 11699
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2545.594 ; gain = 0.000 ; free physical = 1915 ; free virtual = 11700
Ending Logic Optimization Task | Checksum: 180d6ffa5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2545.594 ; gain = 0.000 ; free physical = 1915 ; free virtual = 11700

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.843 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 180d6ffa5

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4097.934 ; gain = 0.000 ; free physical = 976 ; free virtual = 10743
Ending Power Optimization Task | Checksum: 180d6ffa5

Time (s): cpu = 00:01:30 ; elapsed = 00:02:01 . Memory (MB): peak = 4097.934 ; gain = 1552.340 ; free physical = 985 ; free virtual = 10752

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 180d6ffa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4097.934 ; gain = 0.000 ; free physical = 985 ; free virtual = 10752
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:43 ; elapsed = 00:02:14 . Memory (MB): peak = 4097.934 ; gain = 1552.340 ; free physical = 985 ; free virtual = 10752
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.runs/impl_1/zedboard_base_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4097.934 ; gain = 0.000 ; free physical = 969 ; free virtual = 10756
INFO: [runtcl-4] Executing : report_drc -file zedboard_base_wrapper_drc_opted.rpt -pb zedboard_base_wrapper_drc_opted.pb -rpx zedboard_base_wrapper_drc_opted.rpx
Command: report_drc -file zedboard_base_wrapper_drc_opted.rpt -pb zedboard_base_wrapper_drc_opted.pb -rpx zedboard_base_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.runs/impl_1/zedboard_base_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4182.914 ; gain = 84.980 ; free physical = 951 ; free virtual = 10741
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4182.914 ; gain = 0.000 ; free physical = 957 ; free virtual = 10738
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bd1ee605

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4182.914 ; gain = 0.000 ; free physical = 957 ; free virtual = 10738
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4182.914 ; gain = 0.000 ; free physical = 957 ; free virtual = 10738

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a3631e96

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4182.914 ; gain = 0.000 ; free physical = 938 ; free virtual = 10718

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c4dfacb2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4182.914 ; gain = 0.000 ; free physical = 913 ; free virtual = 10692

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c4dfacb2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4182.914 ; gain = 0.000 ; free physical = 913 ; free virtual = 10692
Phase 1 Placer Initialization | Checksum: c4dfacb2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4182.914 ; gain = 0.000 ; free physical = 913 ; free virtual = 10692

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12ee2a1a0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 4212.926 ; gain = 30.012 ; free physical = 897 ; free virtual = 10676

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4220.930 ; gain = 0.000 ; free physical = 869 ; free virtual = 10644

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 8ebdc2f4

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 869 ; free virtual = 10644
Phase 2 Global Placement | Checksum: 115f15f64

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 870 ; free virtual = 10645

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 115f15f64

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 870 ; free virtual = 10645

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14a0e69c1

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 866 ; free virtual = 10641

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15ebd1443

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 865 ; free virtual = 10640

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18e49f03e

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 865 ; free virtual = 10640

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1131b9a49

Time (s): cpu = 00:01:23 ; elapsed = 00:00:56 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 856 ; free virtual = 10631

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 1fe9ba535

Time (s): cpu = 00:01:57 ; elapsed = 00:01:14 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 858 ; free virtual = 10628

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1224b8c0b

Time (s): cpu = 00:01:59 ; elapsed = 00:01:16 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 858 ; free virtual = 10629

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 16ef1b137

Time (s): cpu = 00:02:00 ; elapsed = 00:01:17 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 836 ; free virtual = 10607

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 7456012e

Time (s): cpu = 00:02:06 ; elapsed = 00:01:18 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 849 ; free virtual = 10626

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: a5f3e1a3

Time (s): cpu = 00:02:07 ; elapsed = 00:01:19 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 850 ; free virtual = 10627

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: a5f3e1a3

Time (s): cpu = 00:02:07 ; elapsed = 00:01:19 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 850 ; free virtual = 10627
Phase 3 Detail Placement | Checksum: a5f3e1a3

Time (s): cpu = 00:02:07 ; elapsed = 00:01:19 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 850 ; free virtual = 10627

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 202897a0c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net zedboard_base_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 1463 loads.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 1 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12ea7df72

Time (s): cpu = 00:02:17 ; elapsed = 00:01:24 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 856 ; free virtual = 10633
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.522. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17e236a84

Time (s): cpu = 00:02:18 ; elapsed = 00:01:24 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 857 ; free virtual = 10634
Phase 4.1 Post Commit Optimization | Checksum: 17e236a84

Time (s): cpu = 00:02:18 ; elapsed = 00:01:24 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 857 ; free virtual = 10634

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17e236a84

Time (s): cpu = 00:02:18 ; elapsed = 00:01:24 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 868 ; free virtual = 10645

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 256d6fa91

Time (s): cpu = 00:02:27 ; elapsed = 00:01:34 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 834 ; free virtual = 10615

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e6437432

Time (s): cpu = 00:02:27 ; elapsed = 00:01:34 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 834 ; free virtual = 10615
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e6437432

Time (s): cpu = 00:02:27 ; elapsed = 00:01:34 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 834 ; free virtual = 10615
Ending Placer Task | Checksum: 1671f3e71

Time (s): cpu = 00:02:27 ; elapsed = 00:01:34 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 887 ; free virtual = 10668
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:42 ; elapsed = 00:01:47 . Memory (MB): peak = 4220.930 ; gain = 38.016 ; free physical = 889 ; free virtual = 10670
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4220.930 ; gain = 0.000 ; free physical = 863 ; free virtual = 10663
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.runs/impl_1/zedboard_base_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4220.930 ; gain = 0.000 ; free physical = 882 ; free virtual = 10666
INFO: [runtcl-4] Executing : report_io -file zedboard_base_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4220.930 ; gain = 0.000 ; free physical = 855 ; free virtual = 10639
INFO: [runtcl-4] Executing : report_utilization -file zedboard_base_wrapper_utilization_placed.rpt -pb zedboard_base_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4220.930 ; gain = 0.000 ; free physical = 880 ; free virtual = 10664
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zedboard_base_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4220.930 ; gain = 0.000 ; free physical = 881 ; free virtual = 10666
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 65562aec ConstDB: 0 ShapeSum: 29158378 RouteDB: d8b3900d

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1767c2f39

Time (s): cpu = 00:01:38 ; elapsed = 00:01:12 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 719 ; free virtual = 10429
Post Restoration Checksum: NetGraph: 4c568fa0 NumContArr: 8ce49f6f Constraints: 8ba21c6c Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 164dd4b7b

Time (s): cpu = 00:01:40 ; elapsed = 00:01:14 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 722 ; free virtual = 10429

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 164dd4b7b

Time (s): cpu = 00:01:41 ; elapsed = 00:01:15 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 692 ; free virtual = 10399

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 164dd4b7b

Time (s): cpu = 00:01:41 ; elapsed = 00:01:15 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 692 ; free virtual = 10399

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 192139086

Time (s): cpu = 00:01:44 ; elapsed = 00:01:18 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 590 ; free virtual = 10297

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 21ce598ae

Time (s): cpu = 00:01:57 ; elapsed = 00:01:24 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 550 ; free virtual = 10264
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.684  | TNS=0.000  | WHS=-0.043 | THS=-9.602 |

Phase 2 Router Initialization | Checksum: 23d72a107

Time (s): cpu = 00:02:03 ; elapsed = 00:01:26 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 553 ; free virtual = 10267

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1427269ca

Time (s): cpu = 00:02:26 ; elapsed = 00:01:35 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 577 ; free virtual = 10291

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1690
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.583  | TNS=0.000  | WHS=-0.020 | THS=-0.051 |

Phase 4.1 Global Iteration 0 | Checksum: b825ea1e

Time (s): cpu = 00:03:01 ; elapsed = 00:01:48 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 577 ; free virtual = 10302

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 10f55c245

Time (s): cpu = 00:03:02 ; elapsed = 00:01:49 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 577 ; free virtual = 10302
Phase 4 Rip-up And Reroute | Checksum: 10f55c245

Time (s): cpu = 00:03:02 ; elapsed = 00:01:49 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 577 ; free virtual = 10302

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cfa49b94

Time (s): cpu = 00:03:06 ; elapsed = 00:01:50 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 579 ; free virtual = 10304
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.583  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1cfa49b94

Time (s): cpu = 00:03:06 ; elapsed = 00:01:50 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 581 ; free virtual = 10305

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cfa49b94

Time (s): cpu = 00:03:06 ; elapsed = 00:01:50 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 581 ; free virtual = 10305
Phase 5 Delay and Skew Optimization | Checksum: 1cfa49b94

Time (s): cpu = 00:03:06 ; elapsed = 00:01:50 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 581 ; free virtual = 10305

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18bb6f64a

Time (s): cpu = 00:03:09 ; elapsed = 00:01:52 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 583 ; free virtual = 10307
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.583  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 202be76e3

Time (s): cpu = 00:03:10 ; elapsed = 00:01:52 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 583 ; free virtual = 10307
Phase 6 Post Hold Fix | Checksum: 202be76e3

Time (s): cpu = 00:03:10 ; elapsed = 00:01:52 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 582 ; free virtual = 10307

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.640566 %
  Global Horizontal Routing Utilization  = 0.387683 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1650ad481

Time (s): cpu = 00:03:11 ; elapsed = 00:01:52 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 578 ; free virtual = 10303

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1650ad481

Time (s): cpu = 00:03:11 ; elapsed = 00:01:52 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 578 ; free virtual = 10302

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1650ad481

Time (s): cpu = 00:03:12 ; elapsed = 00:01:53 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 578 ; free virtual = 10303

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.583  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1650ad481

Time (s): cpu = 00:03:12 ; elapsed = 00:01:53 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 582 ; free virtual = 10306
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:12 ; elapsed = 00:01:53 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 625 ; free virtual = 10349

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:28 ; elapsed = 00:02:07 . Memory (MB): peak = 4287.914 ; gain = 66.984 ; free physical = 625 ; free virtual = 10349
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 597 ; free virtual = 10344
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.runs/impl_1/zedboard_base_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4287.914 ; gain = 0.000 ; free physical = 614 ; free virtual = 10346
INFO: [runtcl-4] Executing : report_drc -file zedboard_base_wrapper_drc_routed.rpt -pb zedboard_base_wrapper_drc_routed.pb -rpx zedboard_base_wrapper_drc_routed.rpx
Command: report_drc -file zedboard_base_wrapper_drc_routed.rpt -pb zedboard_base_wrapper_drc_routed.pb -rpx zedboard_base_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.runs/impl_1/zedboard_base_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 4602.926 ; gain = 315.012 ; free physical = 906 ; free virtual = 10299
INFO: [runtcl-4] Executing : report_methodology -file zedboard_base_wrapper_methodology_drc_routed.rpt -pb zedboard_base_wrapper_methodology_drc_routed.pb -rpx zedboard_base_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zedboard_base_wrapper_methodology_drc_routed.rpt -pb zedboard_base_wrapper_methodology_drc_routed.pb -rpx zedboard_base_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.runs/impl_1/zedboard_base_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 4602.926 ; gain = 0.000 ; free physical = 844 ; free virtual = 10244
INFO: [runtcl-4] Executing : report_power -file zedboard_base_wrapper_power_routed.rpt -pb zedboard_base_wrapper_power_summary_routed.pb -rpx zedboard_base_wrapper_power_routed.rpx
Command: report_power -file zedboard_base_wrapper_power_routed.rpt -pb zedboard_base_wrapper_power_summary_routed.pb -rpx zedboard_base_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 4602.926 ; gain = 0.000 ; free physical = 812 ; free virtual = 10225
INFO: [runtcl-4] Executing : report_route_status -file zedboard_base_wrapper_route_status.rpt -pb zedboard_base_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zedboard_base_wrapper_timing_summary_routed.rpt -pb zedboard_base_wrapper_timing_summary_routed.pb -rpx zedboard_base_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zedboard_base_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zedboard_base_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 4602.926 ; gain = 0.000 ; free physical = 824 ; free virtual = 10223
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zedboard_base_wrapper_bus_skew_routed.rpt -pb zedboard_base_wrapper_bus_skew_routed.pb -rpx zedboard_base_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force zedboard_base_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zedboard_base_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zedboard_base_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 30 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zedboard_base_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 4646.914 ; gain = 43.988 ; free physical = 920 ; free virtual = 10253
INFO: [Common 17-206] Exiting Vivado at Fri Sep  7 16:31:04 2018...
