Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed May 14 19:34:09 2025
| Host         : MSI-RPT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Instruction_Decoder_control_sets_placed.rpt
| Design       : Instruction_Decoder
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            2 |
|      4 |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------+------------------+------------------+----------------+
|           Clock Signal          | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------+---------------+------------------+------------------+----------------+
|  Reg_En_reg[2]_i_2_n_0          |               |                  |                1 |              3 |
|  Reg_Sel_1_reg[2]_i_2_n_0       |               |                  |                2 |              3 |
|  Data_Out_reg[3]_i_1_n_0        |               |                  |                1 |              4 |
|  Jmp_Adrs_reg[3]_i_1_n_0        |               |                  |                1 |              4 |
| ~Instruction_Data_IBUF_BUFG[11] |               |                  |                1 |              4 |
+---------------------------------+---------------+------------------+------------------+----------------+


