
Lab5_f1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f9c  080001d0  080001d0  000011d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  0800416c  0800416c  0000516c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004200  08004200  00006060  2**0
                  CONTENTS
  4 .ARM          00000000  08004200  08004200  00006060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004200  08004200  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004200  08004200  00005200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004204  08004204  00005204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004208  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  20000060  08004268  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000364  08004268  00006364  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000efff  00000000  00000000  00006089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002abe  00000000  00000000  00015088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e28  00000000  00000000  00017b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aea  00000000  00000000  00018970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000128e0  00000000  00000000  0001945a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000130f6  00000000  00000000  0002bd3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006e78b  00000000  00000000  0003ee30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ad5bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003df8  00000000  00000000  000ad600  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000b13f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004154 	.word	0x08004154

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	08004154 	.word	0x08004154

08000210 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000216:	1d3b      	adds	r3, r7, #4
 8000218:	2200      	movs	r2, #0
 800021a:	601a      	str	r2, [r3, #0]
 800021c:	605a      	str	r2, [r3, #4]
 800021e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000220:	4b18      	ldr	r3, [pc, #96]	@ (8000284 <MX_ADC1_Init+0x74>)
 8000222:	4a19      	ldr	r2, [pc, #100]	@ (8000288 <MX_ADC1_Init+0x78>)
 8000224:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000226:	4b17      	ldr	r3, [pc, #92]	@ (8000284 <MX_ADC1_Init+0x74>)
 8000228:	2200      	movs	r2, #0
 800022a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800022c:	4b15      	ldr	r3, [pc, #84]	@ (8000284 <MX_ADC1_Init+0x74>)
 800022e:	2201      	movs	r2, #1
 8000230:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000232:	4b14      	ldr	r3, [pc, #80]	@ (8000284 <MX_ADC1_Init+0x74>)
 8000234:	2200      	movs	r2, #0
 8000236:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000238:	4b12      	ldr	r3, [pc, #72]	@ (8000284 <MX_ADC1_Init+0x74>)
 800023a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800023e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000240:	4b10      	ldr	r3, [pc, #64]	@ (8000284 <MX_ADC1_Init+0x74>)
 8000242:	2200      	movs	r2, #0
 8000244:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000246:	4b0f      	ldr	r3, [pc, #60]	@ (8000284 <MX_ADC1_Init+0x74>)
 8000248:	2201      	movs	r2, #1
 800024a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800024c:	480d      	ldr	r0, [pc, #52]	@ (8000284 <MX_ADC1_Init+0x74>)
 800024e:	f000 fd3f 	bl	8000cd0 <HAL_ADC_Init>
 8000252:	4603      	mov	r3, r0
 8000254:	2b00      	cmp	r3, #0
 8000256:	d001      	beq.n	800025c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000258:	f000 fa55 	bl	8000706 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800025c:	2300      	movs	r3, #0
 800025e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000260:	2301      	movs	r3, #1
 8000262:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000264:	2300      	movs	r3, #0
 8000266:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000268:	1d3b      	adds	r3, r7, #4
 800026a:	4619      	mov	r1, r3
 800026c:	4805      	ldr	r0, [pc, #20]	@ (8000284 <MX_ADC1_Init+0x74>)
 800026e:	f000 fe87 	bl	8000f80 <HAL_ADC_ConfigChannel>
 8000272:	4603      	mov	r3, r0
 8000274:	2b00      	cmp	r3, #0
 8000276:	d001      	beq.n	800027c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000278:	f000 fa45 	bl	8000706 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800027c:	bf00      	nop
 800027e:	3710      	adds	r7, #16
 8000280:	46bd      	mov	sp, r7
 8000282:	bd80      	pop	{r7, pc}
 8000284:	2000007c 	.word	0x2000007c
 8000288:	40012400 	.word	0x40012400

0800028c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b088      	sub	sp, #32
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000294:	f107 0310 	add.w	r3, r7, #16
 8000298:	2200      	movs	r2, #0
 800029a:	601a      	str	r2, [r3, #0]
 800029c:	605a      	str	r2, [r3, #4]
 800029e:	609a      	str	r2, [r3, #8]
 80002a0:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	4a14      	ldr	r2, [pc, #80]	@ (80002f8 <HAL_ADC_MspInit+0x6c>)
 80002a8:	4293      	cmp	r3, r2
 80002aa:	d121      	bne.n	80002f0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80002ac:	4b13      	ldr	r3, [pc, #76]	@ (80002fc <HAL_ADC_MspInit+0x70>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	4a12      	ldr	r2, [pc, #72]	@ (80002fc <HAL_ADC_MspInit+0x70>)
 80002b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002b6:	6193      	str	r3, [r2, #24]
 80002b8:	4b10      	ldr	r3, [pc, #64]	@ (80002fc <HAL_ADC_MspInit+0x70>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80002c0:	60fb      	str	r3, [r7, #12]
 80002c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002c4:	4b0d      	ldr	r3, [pc, #52]	@ (80002fc <HAL_ADC_MspInit+0x70>)
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	4a0c      	ldr	r2, [pc, #48]	@ (80002fc <HAL_ADC_MspInit+0x70>)
 80002ca:	f043 0304 	orr.w	r3, r3, #4
 80002ce:	6193      	str	r3, [r2, #24]
 80002d0:	4b0a      	ldr	r3, [pc, #40]	@ (80002fc <HAL_ADC_MspInit+0x70>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	f003 0304 	and.w	r3, r3, #4
 80002d8:	60bb      	str	r3, [r7, #8]
 80002da:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80002dc:	2301      	movs	r3, #1
 80002de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002e0:	2303      	movs	r3, #3
 80002e2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002e4:	f107 0310 	add.w	r3, r7, #16
 80002e8:	4619      	mov	r1, r3
 80002ea:	4805      	ldr	r0, [pc, #20]	@ (8000300 <HAL_ADC_MspInit+0x74>)
 80002ec:	f001 f99c 	bl	8001628 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002f0:	bf00      	nop
 80002f2:	3720      	adds	r7, #32
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}
 80002f8:	40012400 	.word	0x40012400
 80002fc:	40021000 	.word	0x40021000
 8000300:	40010800 	.word	0x40010800

08000304 <Init_Parser>:
};

enum command_parser_state commandParserState =  IDLE;
enum uart_communication_state uartCommunicationState = WAITING;

void Init_Parser(UART_HandleTypeDef* huart1, ADC_HandleTypeDef* hadc1){
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
 800030c:	6039      	str	r1, [r7, #0]
	huart = huart1;
 800030e:	4a05      	ldr	r2, [pc, #20]	@ (8000324 <Init_Parser+0x20>)
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	6013      	str	r3, [r2, #0]
	hadc =	hadc1;
 8000314:	4a04      	ldr	r2, [pc, #16]	@ (8000328 <Init_Parser+0x24>)
 8000316:	683b      	ldr	r3, [r7, #0]
 8000318:	6013      	str	r3, [r2, #0]
}
 800031a:	bf00      	nop
 800031c:	370c      	adds	r7, #12
 800031e:	46bd      	mov	sp, r7
 8000320:	bc80      	pop	{r7}
 8000322:	4770      	bx	lr
 8000324:	20000118 	.word	0x20000118
 8000328:	2000011c 	.word	0x2000011c

0800032c <command_parser_fsm>:

void command_parser_fsm(void){
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
	unsigned char bufferCheck = buffer[index_buffer - 1];
 8000332:	4b50      	ldr	r3, [pc, #320]	@ (8000474 <command_parser_fsm+0x148>)
 8000334:	781b      	ldrb	r3, [r3, #0]
 8000336:	3b01      	subs	r3, #1
 8000338:	4a4f      	ldr	r2, [pc, #316]	@ (8000478 <command_parser_fsm+0x14c>)
 800033a:	5cd3      	ldrb	r3, [r2, r3]
 800033c:	71fb      	strb	r3, [r7, #7]

	switch(commandParserState){
 800033e:	4b4f      	ldr	r3, [pc, #316]	@ (800047c <command_parser_fsm+0x150>)
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	2b08      	cmp	r3, #8
 8000344:	f200 8092 	bhi.w	800046c <command_parser_fsm+0x140>
 8000348:	a201      	add	r2, pc, #4	@ (adr r2, 8000350 <command_parser_fsm+0x24>)
 800034a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800034e:	bf00      	nop
 8000350:	08000375 	.word	0x08000375
 8000354:	08000383 	.word	0x08000383
 8000358:	080003a7 	.word	0x080003a7
 800035c:	080003bd 	.word	0x080003bd
 8000360:	080003d3 	.word	0x080003d3
 8000364:	080003e9 	.word	0x080003e9
 8000368:	080003ff 	.word	0x080003ff
 800036c:	08000415 	.word	0x08000415
 8000370:	08000449 	.word	0x08000449
	case IDLE:{
		if(bufferCheck == '!'){
 8000374:	79fb      	ldrb	r3, [r7, #7]
 8000376:	2b21      	cmp	r3, #33	@ 0x21
 8000378:	d177      	bne.n	800046a <command_parser_fsm+0x13e>
			commandParserState = START_PROCESS;
 800037a:	4b40      	ldr	r3, [pc, #256]	@ (800047c <command_parser_fsm+0x150>)
 800037c:	2201      	movs	r2, #1
 800037e:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000380:	e073      	b.n	800046a <command_parser_fsm+0x13e>
	}
	case START_PROCESS:{
		if(bufferCheck == 'O'){
 8000382:	79fb      	ldrb	r3, [r7, #7]
 8000384:	2b4f      	cmp	r3, #79	@ 0x4f
 8000386:	d103      	bne.n	8000390 <command_parser_fsm+0x64>
			commandParserState = RECEIVE_O;
 8000388:	4b3c      	ldr	r3, [pc, #240]	@ (800047c <command_parser_fsm+0x150>)
 800038a:	2205      	movs	r2, #5
 800038c:	701a      	strb	r2, [r3, #0]
			commandParserState = RECEIVE_R;
		}
		else{
			commandParserState = IDLE;
		}
		break;
 800038e:	e06d      	b.n	800046c <command_parser_fsm+0x140>
		else if(bufferCheck == 'R'){
 8000390:	79fb      	ldrb	r3, [r7, #7]
 8000392:	2b52      	cmp	r3, #82	@ 0x52
 8000394:	d103      	bne.n	800039e <command_parser_fsm+0x72>
			commandParserState = RECEIVE_R;
 8000396:	4b39      	ldr	r3, [pc, #228]	@ (800047c <command_parser_fsm+0x150>)
 8000398:	2202      	movs	r2, #2
 800039a:	701a      	strb	r2, [r3, #0]
		break;
 800039c:	e066      	b.n	800046c <command_parser_fsm+0x140>
			commandParserState = IDLE;
 800039e:	4b37      	ldr	r3, [pc, #220]	@ (800047c <command_parser_fsm+0x150>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	701a      	strb	r2, [r3, #0]
		break;
 80003a4:	e062      	b.n	800046c <command_parser_fsm+0x140>
	}
	case RECEIVE_R:{
		if(bufferCheck == 'S'){
 80003a6:	79fb      	ldrb	r3, [r7, #7]
 80003a8:	2b53      	cmp	r3, #83	@ 0x53
 80003aa:	d103      	bne.n	80003b4 <command_parser_fsm+0x88>
			commandParserState = RECEIVE_S;
 80003ac:	4b33      	ldr	r3, [pc, #204]	@ (800047c <command_parser_fsm+0x150>)
 80003ae:	2203      	movs	r2, #3
 80003b0:	701a      	strb	r2, [r3, #0]
		}
		else{
			commandParserState = IDLE;
		}
		break;
 80003b2:	e05b      	b.n	800046c <command_parser_fsm+0x140>
			commandParserState = IDLE;
 80003b4:	4b31      	ldr	r3, [pc, #196]	@ (800047c <command_parser_fsm+0x150>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	701a      	strb	r2, [r3, #0]
		break;
 80003ba:	e057      	b.n	800046c <command_parser_fsm+0x140>
	}
	case RECEIVE_S:{
		if(bufferCheck == 'T'){
 80003bc:	79fb      	ldrb	r3, [r7, #7]
 80003be:	2b54      	cmp	r3, #84	@ 0x54
 80003c0:	d103      	bne.n	80003ca <command_parser_fsm+0x9e>
			commandParserState = RECEIVE_T;
 80003c2:	4b2e      	ldr	r3, [pc, #184]	@ (800047c <command_parser_fsm+0x150>)
 80003c4:	2204      	movs	r2, #4
 80003c6:	701a      	strb	r2, [r3, #0]
		}
		else{
			commandParserState = IDLE;
		}
		break;
 80003c8:	e050      	b.n	800046c <command_parser_fsm+0x140>
			commandParserState = IDLE;
 80003ca:	4b2c      	ldr	r3, [pc, #176]	@ (800047c <command_parser_fsm+0x150>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	701a      	strb	r2, [r3, #0]
		break;
 80003d0:	e04c      	b.n	800046c <command_parser_fsm+0x140>
	}
	case RECEIVE_T:{
		if(bufferCheck == '#'){
 80003d2:	79fb      	ldrb	r3, [r7, #7]
 80003d4:	2b23      	cmp	r3, #35	@ 0x23
 80003d6:	d103      	bne.n	80003e0 <command_parser_fsm+0xb4>
			commandParserState = START_SEND_DATA_SIGNAL;
 80003d8:	4b28      	ldr	r3, [pc, #160]	@ (800047c <command_parser_fsm+0x150>)
 80003da:	2207      	movs	r2, #7
 80003dc:	701a      	strb	r2, [r3, #0]
		}
		else{
			commandParserState = IDLE;
		}
		break;
 80003de:	e045      	b.n	800046c <command_parser_fsm+0x140>
			commandParserState = IDLE;
 80003e0:	4b26      	ldr	r3, [pc, #152]	@ (800047c <command_parser_fsm+0x150>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	701a      	strb	r2, [r3, #0]
		break;
 80003e6:	e041      	b.n	800046c <command_parser_fsm+0x140>
	}
	case RECEIVE_O:{

		if(bufferCheck == 'K'){
 80003e8:	79fb      	ldrb	r3, [r7, #7]
 80003ea:	2b4b      	cmp	r3, #75	@ 0x4b
 80003ec:	d103      	bne.n	80003f6 <command_parser_fsm+0xca>
			commandParserState = RECEIVE_K;
 80003ee:	4b23      	ldr	r3, [pc, #140]	@ (800047c <command_parser_fsm+0x150>)
 80003f0:	2206      	movs	r2, #6
 80003f2:	701a      	strb	r2, [r3, #0]
		}
		else{
			commandParserState = IDLE;
		}
		break;
 80003f4:	e03a      	b.n	800046c <command_parser_fsm+0x140>
			commandParserState = IDLE;
 80003f6:	4b21      	ldr	r3, [pc, #132]	@ (800047c <command_parser_fsm+0x150>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	701a      	strb	r2, [r3, #0]
		break;
 80003fc:	e036      	b.n	800046c <command_parser_fsm+0x140>
	}
	case RECEIVE_K:{
		if(bufferCheck == '#'){
 80003fe:	79fb      	ldrb	r3, [r7, #7]
 8000400:	2b23      	cmp	r3, #35	@ 0x23
 8000402:	d103      	bne.n	800040c <command_parser_fsm+0xe0>
			commandParserState = STOP_SEND_DATA_SIGNAL;
 8000404:	4b1d      	ldr	r3, [pc, #116]	@ (800047c <command_parser_fsm+0x150>)
 8000406:	2208      	movs	r2, #8
 8000408:	701a      	strb	r2, [r3, #0]
		}
		else{
			commandParserState = IDLE;
		}
		break;
 800040a:	e02f      	b.n	800046c <command_parser_fsm+0x140>
			commandParserState = IDLE;
 800040c:	4b1b      	ldr	r3, [pc, #108]	@ (800047c <command_parser_fsm+0x150>)
 800040e:	2200      	movs	r2, #0
 8000410:	701a      	strb	r2, [r3, #0]
		break;
 8000412:	e02b      	b.n	800046c <command_parser_fsm+0x140>
	}
	case START_SEND_DATA_SIGNAL:{
		ADC_value = HAL_ADC_GetValue(hadc);
 8000414:	4b1a      	ldr	r3, [pc, #104]	@ (8000480 <command_parser_fsm+0x154>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4618      	mov	r0, r3
 800041a:	f000 fda5 	bl	8000f68 <HAL_ADC_GetValue>
 800041e:	4603      	mov	r3, r0
 8000420:	461a      	mov	r2, r3
 8000422:	4b18      	ldr	r3, [pc, #96]	@ (8000484 <command_parser_fsm+0x158>)
 8000424:	601a      	str	r2, [r3, #0]
		sprintf((void*)string, "!ADC=%d#\r\n", ADC_value);
 8000426:	4b17      	ldr	r3, [pc, #92]	@ (8000484 <command_parser_fsm+0x158>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	461a      	mov	r2, r3
 800042c:	4916      	ldr	r1, [pc, #88]	@ (8000488 <command_parser_fsm+0x15c>)
 800042e:	4817      	ldr	r0, [pc, #92]	@ (800048c <command_parser_fsm+0x160>)
 8000430:	f003 f9e0 	bl	80037f4 <siprintf>
		start_send_data = SET;
 8000434:	4b16      	ldr	r3, [pc, #88]	@ (8000490 <command_parser_fsm+0x164>)
 8000436:	2201      	movs	r2, #1
 8000438:	701a      	strb	r2, [r3, #0]
		stop_send_data = RESET;
 800043a:	4b16      	ldr	r3, [pc, #88]	@ (8000494 <command_parser_fsm+0x168>)
 800043c:	2200      	movs	r2, #0
 800043e:	701a      	strb	r2, [r3, #0]
		commandParserState = IDLE;
 8000440:	4b0e      	ldr	r3, [pc, #56]	@ (800047c <command_parser_fsm+0x150>)
 8000442:	2200      	movs	r2, #0
 8000444:	701a      	strb	r2, [r3, #0]
		break;
 8000446:	e011      	b.n	800046c <command_parser_fsm+0x140>
	}
	case STOP_SEND_DATA_SIGNAL:{
		HAL_UART_Transmit(huart, (void*)"STOP\r\n", sizeof("STOP\r\n"), 100);
 8000448:	4b13      	ldr	r3, [pc, #76]	@ (8000498 <command_parser_fsm+0x16c>)
 800044a:	6818      	ldr	r0, [r3, #0]
 800044c:	2364      	movs	r3, #100	@ 0x64
 800044e:	2207      	movs	r2, #7
 8000450:	4912      	ldr	r1, [pc, #72]	@ (800049c <command_parser_fsm+0x170>)
 8000452:	f002 fb5f 	bl	8002b14 <HAL_UART_Transmit>

		start_send_data = RESET;
 8000456:	4b0e      	ldr	r3, [pc, #56]	@ (8000490 <command_parser_fsm+0x164>)
 8000458:	2200      	movs	r2, #0
 800045a:	701a      	strb	r2, [r3, #0]
		stop_send_data = SET;
 800045c:	4b0d      	ldr	r3, [pc, #52]	@ (8000494 <command_parser_fsm+0x168>)
 800045e:	2201      	movs	r2, #1
 8000460:	701a      	strb	r2, [r3, #0]
		commandParserState = IDLE;
 8000462:	4b06      	ldr	r3, [pc, #24]	@ (800047c <command_parser_fsm+0x150>)
 8000464:	2200      	movs	r2, #0
 8000466:	701a      	strb	r2, [r3, #0]
		break;
 8000468:	e000      	b.n	800046c <command_parser_fsm+0x140>
		break;
 800046a:	bf00      	nop
	}
	}

}
 800046c:	bf00      	nop
 800046e:	3708      	adds	r7, #8
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}
 8000474:	20000180 	.word	0x20000180
 8000478:	20000160 	.word	0x20000160
 800047c:	20000120 	.word	0x20000120
 8000480:	2000011c 	.word	0x2000011c
 8000484:	20000114 	.word	0x20000114
 8000488:	0800416c 	.word	0x0800416c
 800048c:	200000b0 	.word	0x200000b0
 8000490:	200000ac 	.word	0x200000ac
 8000494:	200000ad 	.word	0x200000ad
 8000498:	20000118 	.word	0x20000118
 800049c:	08004178 	.word	0x08004178

080004a0 <uart_communication_fsm>:


void uart_communication_fsm(void){
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
	switch(uartCommunicationState){
 80004a4:	4b41      	ldr	r3, [pc, #260]	@ (80005ac <uart_communication_fsm+0x10c>)
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	2b04      	cmp	r3, #4
 80004aa:	d875      	bhi.n	8000598 <uart_communication_fsm+0xf8>
 80004ac:	a201      	add	r2, pc, #4	@ (adr r2, 80004b4 <uart_communication_fsm+0x14>)
 80004ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004b2:	bf00      	nop
 80004b4:	080004c9 	.word	0x080004c9
 80004b8:	080004e5 	.word	0x080004e5
 80004bc:	08000503 	.word	0x08000503
 80004c0:	0800054d 	.word	0x0800054d
 80004c4:	0800058b 	.word	0x0800058b
	case COMMUNICATE_ERROR:{
		HAL_UART_Transmit(huart, (void*)"COMMUNICATE ERROR\r\n", sizeof("COMMUNICATE ERROR\r\n"), 100);
 80004c8:	4b39      	ldr	r3, [pc, #228]	@ (80005b0 <uart_communication_fsm+0x110>)
 80004ca:	6818      	ldr	r0, [r3, #0]
 80004cc:	2364      	movs	r3, #100	@ 0x64
 80004ce:	2214      	movs	r2, #20
 80004d0:	4938      	ldr	r1, [pc, #224]	@ (80005b4 <uart_communication_fsm+0x114>)
 80004d2:	f002 fb1f 	bl	8002b14 <HAL_UART_Transmit>
		uartCommunicationState = WAITING;
 80004d6:	4b35      	ldr	r3, [pc, #212]	@ (80005ac <uart_communication_fsm+0x10c>)
 80004d8:	2201      	movs	r2, #1
 80004da:	701a      	strb	r2, [r3, #0]
		stop_send_data = RESET;
 80004dc:	4b36      	ldr	r3, [pc, #216]	@ (80005b8 <uart_communication_fsm+0x118>)
 80004de:	2200      	movs	r2, #0
 80004e0:	701a      	strb	r2, [r3, #0]
		break;
 80004e2:	e060      	b.n	80005a6 <uart_communication_fsm+0x106>
	}
	case WAITING:{
		if(start_send_data){
 80004e4:	4b35      	ldr	r3, [pc, #212]	@ (80005bc <uart_communication_fsm+0x11c>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d002      	beq.n	80004f2 <uart_communication_fsm+0x52>
			uartCommunicationState = START_SEND_DATA;
 80004ec:	4b2f      	ldr	r3, [pc, #188]	@ (80005ac <uart_communication_fsm+0x10c>)
 80004ee:	2203      	movs	r2, #3
 80004f0:	701a      	strb	r2, [r3, #0]
		}
		if(stop_send_data){
 80004f2:	4b31      	ldr	r3, [pc, #196]	@ (80005b8 <uart_communication_fsm+0x118>)
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d050      	beq.n	800059c <uart_communication_fsm+0xfc>
			uartCommunicationState = COMMUNICATE_ERROR;
 80004fa:	4b2c      	ldr	r3, [pc, #176]	@ (80005ac <uart_communication_fsm+0x10c>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000500:	e04c      	b.n	800059c <uart_communication_fsm+0xfc>
	}
	case TIME_OUT_STATE:{
		if(flag_timer[1]){
 8000502:	4b2f      	ldr	r3, [pc, #188]	@ (80005c0 <uart_communication_fsm+0x120>)
 8000504:	885b      	ldrh	r3, [r3, #2]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d009      	beq.n	800051e <uart_communication_fsm+0x7e>
			timeout_counter--;
 800050a:	4b2e      	ldr	r3, [pc, #184]	@ (80005c4 <uart_communication_fsm+0x124>)
 800050c:	881b      	ldrh	r3, [r3, #0]
 800050e:	3b01      	subs	r3, #1
 8000510:	b29a      	uxth	r2, r3
 8000512:	4b2c      	ldr	r3, [pc, #176]	@ (80005c4 <uart_communication_fsm+0x124>)
 8000514:	801a      	strh	r2, [r3, #0]
			setTimer(1, 10);
 8000516:	210a      	movs	r1, #10
 8000518:	2001      	movs	r0, #1
 800051a:	f000 f905 	bl	8000728 <setTimer>
		}

		// change state
		if(timeout_counter == 0){
 800051e:	4b29      	ldr	r3, [pc, #164]	@ (80005c4 <uart_communication_fsm+0x124>)
 8000520:	881b      	ldrh	r3, [r3, #0]
 8000522:	2b00      	cmp	r3, #0
 8000524:	d106      	bne.n	8000534 <uart_communication_fsm+0x94>
			timeout_counter = TIMEOUT;
 8000526:	4b27      	ldr	r3, [pc, #156]	@ (80005c4 <uart_communication_fsm+0x124>)
 8000528:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800052c:	801a      	strh	r2, [r3, #0]
			uartCommunicationState = START_SEND_DATA;
 800052e:	4b1f      	ldr	r3, [pc, #124]	@ (80005ac <uart_communication_fsm+0x10c>)
 8000530:	2203      	movs	r2, #3
 8000532:	701a      	strb	r2, [r3, #0]
		}
		if(stop_send_data){
 8000534:	4b20      	ldr	r3, [pc, #128]	@ (80005b8 <uart_communication_fsm+0x118>)
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	2b00      	cmp	r3, #0
 800053a:	d031      	beq.n	80005a0 <uart_communication_fsm+0x100>
			timeout_counter = TIMEOUT;
 800053c:	4b21      	ldr	r3, [pc, #132]	@ (80005c4 <uart_communication_fsm+0x124>)
 800053e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000542:	801a      	strh	r2, [r3, #0]
			uartCommunicationState = STOP_SEND_DATA;
 8000544:	4b19      	ldr	r3, [pc, #100]	@ (80005ac <uart_communication_fsm+0x10c>)
 8000546:	2204      	movs	r2, #4
 8000548:	701a      	strb	r2, [r3, #0]
		}
		break;
 800054a:	e029      	b.n	80005a0 <uart_communication_fsm+0x100>
	}
	case START_SEND_DATA:{
		//  send data
		if(flag_timer[2]){
 800054c:	4b1c      	ldr	r3, [pc, #112]	@ (80005c0 <uart_communication_fsm+0x120>)
 800054e:	889b      	ldrh	r3, [r3, #4]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d00b      	beq.n	800056c <uart_communication_fsm+0xcc>
			HAL_UART_Transmit(huart, (void*)string, sizeof(string), 100);
 8000554:	4b16      	ldr	r3, [pc, #88]	@ (80005b0 <uart_communication_fsm+0x110>)
 8000556:	6818      	ldr	r0, [r3, #0]
 8000558:	2364      	movs	r3, #100	@ 0x64
 800055a:	2264      	movs	r2, #100	@ 0x64
 800055c:	491a      	ldr	r1, [pc, #104]	@ (80005c8 <uart_communication_fsm+0x128>)
 800055e:	f002 fad9 	bl	8002b14 <HAL_UART_Transmit>
			setTimer(2, 500);;
 8000562:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000566:	2002      	movs	r0, #2
 8000568:	f000 f8de 	bl	8000728 <setTimer>
		}


		if(stop_send_data){
 800056c:	4b12      	ldr	r3, [pc, #72]	@ (80005b8 <uart_communication_fsm+0x118>)
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	2b00      	cmp	r3, #0
 8000572:	d002      	beq.n	800057a <uart_communication_fsm+0xda>
			uartCommunicationState = STOP_SEND_DATA;
 8000574:	4b0d      	ldr	r3, [pc, #52]	@ (80005ac <uart_communication_fsm+0x10c>)
 8000576:	2204      	movs	r2, #4
 8000578:	701a      	strb	r2, [r3, #0]
		}

		if(buffer_flag){
 800057a:	4b14      	ldr	r3, [pc, #80]	@ (80005cc <uart_communication_fsm+0x12c>)
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	2b00      	cmp	r3, #0
 8000580:	d010      	beq.n	80005a4 <uart_communication_fsm+0x104>
			uartCommunicationState = TIME_OUT_STATE;
 8000582:	4b0a      	ldr	r3, [pc, #40]	@ (80005ac <uart_communication_fsm+0x10c>)
 8000584:	2202      	movs	r2, #2
 8000586:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000588:	e00c      	b.n	80005a4 <uart_communication_fsm+0x104>
	}
	case STOP_SEND_DATA:{
		stop_send_data = RESET;
 800058a:	4b0b      	ldr	r3, [pc, #44]	@ (80005b8 <uart_communication_fsm+0x118>)
 800058c:	2200      	movs	r2, #0
 800058e:	701a      	strb	r2, [r3, #0]
		uartCommunicationState = WAITING;
 8000590:	4b06      	ldr	r3, [pc, #24]	@ (80005ac <uart_communication_fsm+0x10c>)
 8000592:	2201      	movs	r2, #1
 8000594:	701a      	strb	r2, [r3, #0]
		break;
 8000596:	e006      	b.n	80005a6 <uart_communication_fsm+0x106>
	}
	default:{
		break;
 8000598:	bf00      	nop
 800059a:	e004      	b.n	80005a6 <uart_communication_fsm+0x106>
		break;
 800059c:	bf00      	nop
 800059e:	e002      	b.n	80005a6 <uart_communication_fsm+0x106>
		break;
 80005a0:	bf00      	nop
 80005a2:	e000      	b.n	80005a6 <uart_communication_fsm+0x106>
		break;
 80005a4:	bf00      	nop
	}
	}
}
 80005a6:	bf00      	nop
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	20000002 	.word	0x20000002
 80005b0:	20000118 	.word	0x20000118
 80005b4:	08004180 	.word	0x08004180
 80005b8:	200000ad 	.word	0x200000ad
 80005bc:	200000ac 	.word	0x200000ac
 80005c0:	20000124 	.word	0x20000124
 80005c4:	20000000 	.word	0x20000000
 80005c8:	200000b0 	.word	0x200000b0
 80005cc:	2000017f 	.word	0x2000017f

080005d0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d6:	4b08      	ldr	r3, [pc, #32]	@ (80005f8 <MX_GPIO_Init+0x28>)
 80005d8:	699b      	ldr	r3, [r3, #24]
 80005da:	4a07      	ldr	r2, [pc, #28]	@ (80005f8 <MX_GPIO_Init+0x28>)
 80005dc:	f043 0304 	orr.w	r3, r3, #4
 80005e0:	6193      	str	r3, [r2, #24]
 80005e2:	4b05      	ldr	r3, [pc, #20]	@ (80005f8 <MX_GPIO_Init+0x28>)
 80005e4:	699b      	ldr	r3, [r3, #24]
 80005e6:	f003 0304 	and.w	r3, r3, #4
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	687b      	ldr	r3, [r7, #4]

}
 80005ee:	bf00      	nop
 80005f0:	370c      	adds	r7, #12
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bc80      	pop	{r7}
 80005f6:	4770      	bx	lr
 80005f8:	40021000 	.word	0x40021000

080005fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000600:	f000 fb0d 	bl	8000c1e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000604:	f000 f830 	bl	8000668 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000608:	f7ff ffe2 	bl	80005d0 <MX_GPIO_Init>
  MX_TIM2_Init();
 800060c:	f000 f9f6 	bl	80009fc <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000610:	f000 fa64 	bl	8000adc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000614:	f7ff fdfc 	bl	8000210 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  //UART_SendString(&huart2, msg);
  HAL_ADC_Start(&hadc1);
 8000618:	4810      	ldr	r0, [pc, #64]	@ (800065c <main+0x60>)
 800061a:	f000 fc31 	bl	8000e80 <HAL_ADC_Start>
  timer_init();
 800061e:	f000 f879 	bl	8000714 <timer_init>
  setTimer(1, 1000);
 8000622:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000626:	2001      	movs	r0, #1
 8000628:	f000 f87e 	bl	8000728 <setTimer>
  setTimer(2, 500);
 800062c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000630:	2002      	movs	r0, #2
 8000632:	f000 f879 	bl	8000728 <setTimer>
  Init_Parser(&huart2, &hadc1);
 8000636:	4909      	ldr	r1, [pc, #36]	@ (800065c <main+0x60>)
 8000638:	4809      	ldr	r0, [pc, #36]	@ (8000660 <main+0x64>)
 800063a:	f7ff fe63 	bl	8000304 <Init_Parser>
  UART_StartReceive(&huart2);
 800063e:	4808      	ldr	r0, [pc, #32]	@ (8000660 <main+0x64>)
 8000640:	f000 f8ec 	bl	800081c <UART_StartReceive>
  {
    /* USER CODE END WHILE */
	  //HAL_UART_Transmit(&huart2, string, 10, 500);
	  //HAL_Delay(1000);
    /* USER CODE BEGIN 3 */
	  if(buffer_flag){
 8000644:	4b07      	ldr	r3, [pc, #28]	@ (8000664 <main+0x68>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	2b00      	cmp	r3, #0
 800064a:	d004      	beq.n	8000656 <main+0x5a>
	  		  command_parser_fsm();
 800064c:	f7ff fe6e 	bl	800032c <command_parser_fsm>
	  		  buffer_flag = 0;
 8000650:	4b04      	ldr	r3, [pc, #16]	@ (8000664 <main+0x68>)
 8000652:	2200      	movs	r2, #0
 8000654:	701a      	strb	r2, [r3, #0]
	  	  }
	  	  uart_communication_fsm();
 8000656:	f7ff ff23 	bl	80004a0 <uart_communication_fsm>
  {
 800065a:	e7f3      	b.n	8000644 <main+0x48>
 800065c:	2000007c 	.word	0x2000007c
 8000660:	200001d0 	.word	0x200001d0
 8000664:	2000017f 	.word	0x2000017f

08000668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b092      	sub	sp, #72	@ 0x48
 800066c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066e:	f107 0320 	add.w	r3, r7, #32
 8000672:	2228      	movs	r2, #40	@ 0x28
 8000674:	2100      	movs	r1, #0
 8000676:	4618      	mov	r0, r3
 8000678:	f003 f8dc 	bl	8003834 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800067c:	f107 030c 	add.w	r3, r7, #12
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	605a      	str	r2, [r3, #4]
 8000686:	609a      	str	r2, [r3, #8]
 8000688:	60da      	str	r2, [r3, #12]
 800068a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800068c:	463b      	mov	r3, r7
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
 8000692:	605a      	str	r2, [r3, #4]
 8000694:	609a      	str	r2, [r3, #8]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000696:	2302      	movs	r3, #2
 8000698:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800069a:	2301      	movs	r3, #1
 800069c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800069e:	2310      	movs	r3, #16
 80006a0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a2:	2300      	movs	r3, #0
 80006a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a6:	f107 0320 	add.w	r3, r7, #32
 80006aa:	4618      	mov	r0, r3
 80006ac:	f001 f940 	bl	8001930 <HAL_RCC_OscConfig>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <SystemClock_Config+0x52>
  {
    Error_Handler();
 80006b6:	f000 f826 	bl	8000706 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ba:	230f      	movs	r3, #15
 80006bc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006be:	2300      	movs	r3, #0
 80006c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c2:	2300      	movs	r3, #0
 80006c4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c6:	2300      	movs	r3, #0
 80006c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ca:	2300      	movs	r3, #0
 80006cc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006ce:	f107 030c 	add.w	r3, r7, #12
 80006d2:	2100      	movs	r1, #0
 80006d4:	4618      	mov	r0, r3
 80006d6:	f001 fbad 	bl	8001e34 <HAL_RCC_ClockConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80006e0:	f000 f811 	bl	8000706 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80006e4:	2302      	movs	r3, #2
 80006e6:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80006e8:	2300      	movs	r3, #0
 80006ea:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006ec:	463b      	mov	r3, r7
 80006ee:	4618      	mov	r0, r3
 80006f0:	f001 fcfa 	bl	80020e8 <HAL_RCCEx_PeriphCLKConfig>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006fa:	f000 f804 	bl	8000706 <Error_Handler>
  }
}
 80006fe:	bf00      	nop
 8000700:	3748      	adds	r7, #72	@ 0x48
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000706:	b480      	push	{r7}
 8000708:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800070a:	b672      	cpsid	i
}
 800070c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800070e:	bf00      	nop
 8000710:	e7fd      	b.n	800070e <Error_Handler+0x8>
	...

08000714 <timer_init>:
uint16_t timer_counter[10];
uint16_t timer_MUL[10];



void timer_init(){
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8000718:	4802      	ldr	r0, [pc, #8]	@ (8000724 <timer_init+0x10>)
 800071a:	f001 fddb 	bl	80022d4 <HAL_TIM_Base_Start_IT>
}
 800071e:	bf00      	nop
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	20000188 	.word	0x20000188

08000728 <setTimer>:
/////////////////////////////////////////////////////////////
void setTimer(uint8_t index, uint16_t duration){
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	460a      	mov	r2, r1
 8000732:	71fb      	strb	r3, [r7, #7]
 8000734:	4613      	mov	r3, r2
 8000736:	80bb      	strh	r3, [r7, #4]
	timer_MUL[index] = duration/TIMER_CYCLE;
 8000738:	79fb      	ldrb	r3, [r7, #7]
 800073a:	88ba      	ldrh	r2, [r7, #4]
 800073c:	490c      	ldr	r1, [pc, #48]	@ (8000770 <setTimer+0x48>)
 800073e:	fba1 1202 	umull	r1, r2, r1, r2
 8000742:	08d2      	lsrs	r2, r2, #3
 8000744:	b291      	uxth	r1, r2
 8000746:	4a0b      	ldr	r2, [pc, #44]	@ (8000774 <setTimer+0x4c>)
 8000748:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	flag_timer[index] = 0;
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	4a0a      	ldr	r2, [pc, #40]	@ (8000778 <setTimer+0x50>)
 8000750:	2100      	movs	r1, #0
 8000752:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	timer_counter[index] = timer_MUL[index];
 8000756:	79fa      	ldrb	r2, [r7, #7]
 8000758:	79fb      	ldrb	r3, [r7, #7]
 800075a:	4906      	ldr	r1, [pc, #24]	@ (8000774 <setTimer+0x4c>)
 800075c:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8000760:	4a06      	ldr	r2, [pc, #24]	@ (800077c <setTimer+0x54>)
 8000762:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8000766:	bf00      	nop
 8000768:	370c      	adds	r7, #12
 800076a:	46bd      	mov	sp, r7
 800076c:	bc80      	pop	{r7}
 800076e:	4770      	bx	lr
 8000770:	cccccccd 	.word	0xcccccccd
 8000774:	2000014c 	.word	0x2000014c
 8000778:	20000124 	.word	0x20000124
 800077c:	20000138 	.word	0x20000138

08000780 <timer_run>:

void timer_run(uint8_t index){
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	71fb      	strb	r3, [r7, #7]
	if(timer_counter[index] > 0){
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	4a12      	ldr	r2, [pc, #72]	@ (80007d8 <timer_run+0x58>)
 800078e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d01b      	beq.n	80007ce <timer_run+0x4e>
		timer_counter[index]--;
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	4a0f      	ldr	r2, [pc, #60]	@ (80007d8 <timer_run+0x58>)
 800079a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800079e:	3a01      	subs	r2, #1
 80007a0:	b291      	uxth	r1, r2
 80007a2:	4a0d      	ldr	r2, [pc, #52]	@ (80007d8 <timer_run+0x58>)
 80007a4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		if(timer_counter[index] <= 0){
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	4a0b      	ldr	r2, [pc, #44]	@ (80007d8 <timer_run+0x58>)
 80007ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d10c      	bne.n	80007ce <timer_run+0x4e>
			flag_timer[index] = 1;
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	4a09      	ldr	r2, [pc, #36]	@ (80007dc <timer_run+0x5c>)
 80007b8:	2101      	movs	r1, #1
 80007ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			timer_counter[index] = timer_MUL[index];
 80007be:	79fa      	ldrb	r2, [r7, #7]
 80007c0:	79fb      	ldrb	r3, [r7, #7]
 80007c2:	4907      	ldr	r1, [pc, #28]	@ (80007e0 <timer_run+0x60>)
 80007c4:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80007c8:	4a03      	ldr	r2, [pc, #12]	@ (80007d8 <timer_run+0x58>)
 80007ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}
	}

}
 80007ce:	bf00      	nop
 80007d0:	370c      	adds	r7, #12
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bc80      	pop	{r7}
 80007d6:	4770      	bx	lr
 80007d8:	20000138 	.word	0x20000138
 80007dc:	20000124 	.word	0x20000124
 80007e0:	2000014c 	.word	0x2000014c

080007e4 <HAL_TIM_PeriodElapsedCallback>:

///////////////////////////////////////////////////////////
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80007f4:	d10d      	bne.n	8000812 <HAL_TIM_PeriodElapsedCallback+0x2e>
		for(int i = 0; i < 10; i++){
 80007f6:	2300      	movs	r3, #0
 80007f8:	60fb      	str	r3, [r7, #12]
 80007fa:	e007      	b.n	800080c <HAL_TIM_PeriodElapsedCallback+0x28>
			timer_run(i);
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	b2db      	uxtb	r3, r3
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff ffbd 	bl	8000780 <timer_run>
		for(int i = 0; i < 10; i++){
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	3301      	adds	r3, #1
 800080a:	60fb      	str	r3, [r7, #12]
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	2b09      	cmp	r3, #9
 8000810:	ddf4      	ble.n	80007fc <HAL_TIM_PeriodElapsedCallback+0x18>
		//getKeyInput();
		//SCH_Update_Task();

	}

}
 8000812:	bf00      	nop
 8000814:	3710      	adds	r7, #16
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
	...

0800081c <UART_StartReceive>:
void UART_SendByte(UART_HandleTypeDef* huart, unsigned char data){
	HAL_UART_Transmit(huart, &data, 1, 100);
}


void UART_StartReceive(UART_HandleTypeDef *huart){
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(huart, &buffer_receive, 1);
 8000824:	2201      	movs	r2, #1
 8000826:	4904      	ldr	r1, [pc, #16]	@ (8000838 <UART_StartReceive+0x1c>)
 8000828:	6878      	ldr	r0, [r7, #4]
 800082a:	f002 f9fe 	bl	8002c2a <HAL_UART_Receive_IT>
}
 800082e:	bf00      	nop
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	2000017e 	.word	0x2000017e

0800083c <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2){
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4a10      	ldr	r2, [pc, #64]	@ (800088c <HAL_UART_RxCpltCallback+0x50>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d119      	bne.n	8000882 <HAL_UART_RxCpltCallback+0x46>
		buffer[index_buffer++] = buffer_receive;
 800084e:	4b10      	ldr	r3, [pc, #64]	@ (8000890 <HAL_UART_RxCpltCallback+0x54>)
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	1c5a      	adds	r2, r3, #1
 8000854:	b2d1      	uxtb	r1, r2
 8000856:	4a0e      	ldr	r2, [pc, #56]	@ (8000890 <HAL_UART_RxCpltCallback+0x54>)
 8000858:	7011      	strb	r1, [r2, #0]
 800085a:	461a      	mov	r2, r3
 800085c:	4b0d      	ldr	r3, [pc, #52]	@ (8000894 <HAL_UART_RxCpltCallback+0x58>)
 800085e:	7819      	ldrb	r1, [r3, #0]
 8000860:	4b0d      	ldr	r3, [pc, #52]	@ (8000898 <HAL_UART_RxCpltCallback+0x5c>)
 8000862:	5499      	strb	r1, [r3, r2]
		buffer_flag = 1;
 8000864:	4b0d      	ldr	r3, [pc, #52]	@ (800089c <HAL_UART_RxCpltCallback+0x60>)
 8000866:	2201      	movs	r2, #1
 8000868:	701a      	strb	r2, [r3, #0]
		if(index_buffer == 30) index_buffer = 0;
 800086a:	4b09      	ldr	r3, [pc, #36]	@ (8000890 <HAL_UART_RxCpltCallback+0x54>)
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	2b1e      	cmp	r3, #30
 8000870:	d102      	bne.n	8000878 <HAL_UART_RxCpltCallback+0x3c>
 8000872:	4b07      	ldr	r3, [pc, #28]	@ (8000890 <HAL_UART_RxCpltCallback+0x54>)
 8000874:	2200      	movs	r2, #0
 8000876:	701a      	strb	r2, [r3, #0]
		// communication loop
		HAL_UART_Receive_IT(huart, &buffer_receive, 1);
 8000878:	2201      	movs	r2, #1
 800087a:	4906      	ldr	r1, [pc, #24]	@ (8000894 <HAL_UART_RxCpltCallback+0x58>)
 800087c:	6878      	ldr	r0, [r7, #4]
 800087e:	f002 f9d4 	bl	8002c2a <HAL_UART_Receive_IT>

	}
}
 8000882:	bf00      	nop
 8000884:	3708      	adds	r7, #8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40004400 	.word	0x40004400
 8000890:	20000180 	.word	0x20000180
 8000894:	2000017e 	.word	0x2000017e
 8000898:	20000160 	.word	0x20000160
 800089c:	2000017f 	.word	0x2000017f

080008a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b085      	sub	sp, #20
 80008a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80008a6:	4b15      	ldr	r3, [pc, #84]	@ (80008fc <HAL_MspInit+0x5c>)
 80008a8:	699b      	ldr	r3, [r3, #24]
 80008aa:	4a14      	ldr	r2, [pc, #80]	@ (80008fc <HAL_MspInit+0x5c>)
 80008ac:	f043 0301 	orr.w	r3, r3, #1
 80008b0:	6193      	str	r3, [r2, #24]
 80008b2:	4b12      	ldr	r3, [pc, #72]	@ (80008fc <HAL_MspInit+0x5c>)
 80008b4:	699b      	ldr	r3, [r3, #24]
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	60bb      	str	r3, [r7, #8]
 80008bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008be:	4b0f      	ldr	r3, [pc, #60]	@ (80008fc <HAL_MspInit+0x5c>)
 80008c0:	69db      	ldr	r3, [r3, #28]
 80008c2:	4a0e      	ldr	r2, [pc, #56]	@ (80008fc <HAL_MspInit+0x5c>)
 80008c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008c8:	61d3      	str	r3, [r2, #28]
 80008ca:	4b0c      	ldr	r3, [pc, #48]	@ (80008fc <HAL_MspInit+0x5c>)
 80008cc:	69db      	ldr	r3, [r3, #28]
 80008ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80008d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <HAL_MspInit+0x60>)
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	60fb      	str	r3, [r7, #12]
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80008ea:	60fb      	str	r3, [r7, #12]
 80008ec:	4a04      	ldr	r2, [pc, #16]	@ (8000900 <HAL_MspInit+0x60>)
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008f2:	bf00      	nop
 80008f4:	3714      	adds	r7, #20
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bc80      	pop	{r7}
 80008fa:	4770      	bx	lr
 80008fc:	40021000 	.word	0x40021000
 8000900:	40010000 	.word	0x40010000

08000904 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000908:	bf00      	nop
 800090a:	e7fd      	b.n	8000908 <NMI_Handler+0x4>

0800090c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000910:	bf00      	nop
 8000912:	e7fd      	b.n	8000910 <HardFault_Handler+0x4>

08000914 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <MemManage_Handler+0x4>

0800091c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <BusFault_Handler+0x4>

08000924 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000928:	bf00      	nop
 800092a:	e7fd      	b.n	8000928 <UsageFault_Handler+0x4>

0800092c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000930:	bf00      	nop
 8000932:	46bd      	mov	sp, r7
 8000934:	bc80      	pop	{r7}
 8000936:	4770      	bx	lr

08000938 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800093c:	bf00      	nop
 800093e:	46bd      	mov	sp, r7
 8000940:	bc80      	pop	{r7}
 8000942:	4770      	bx	lr

08000944 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	bc80      	pop	{r7}
 800094e:	4770      	bx	lr

08000950 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000954:	f000 f9a0 	bl	8000c98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000958:	bf00      	nop
 800095a:	bd80      	pop	{r7, pc}

0800095c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000960:	4802      	ldr	r0, [pc, #8]	@ (800096c <TIM2_IRQHandler+0x10>)
 8000962:	f001 fd11 	bl	8002388 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000966:	bf00      	nop
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	20000188 	.word	0x20000188

08000970 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000974:	4802      	ldr	r0, [pc, #8]	@ (8000980 <USART2_IRQHandler+0x10>)
 8000976:	f002 f97d 	bl	8002c74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	200001d0 	.word	0x200001d0

08000984 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b086      	sub	sp, #24
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800098c:	4a14      	ldr	r2, [pc, #80]	@ (80009e0 <_sbrk+0x5c>)
 800098e:	4b15      	ldr	r3, [pc, #84]	@ (80009e4 <_sbrk+0x60>)
 8000990:	1ad3      	subs	r3, r2, r3
 8000992:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000998:	4b13      	ldr	r3, [pc, #76]	@ (80009e8 <_sbrk+0x64>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2b00      	cmp	r3, #0
 800099e:	d102      	bne.n	80009a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009a0:	4b11      	ldr	r3, [pc, #68]	@ (80009e8 <_sbrk+0x64>)
 80009a2:	4a12      	ldr	r2, [pc, #72]	@ (80009ec <_sbrk+0x68>)
 80009a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009a6:	4b10      	ldr	r3, [pc, #64]	@ (80009e8 <_sbrk+0x64>)
 80009a8:	681a      	ldr	r2, [r3, #0]
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	4413      	add	r3, r2
 80009ae:	693a      	ldr	r2, [r7, #16]
 80009b0:	429a      	cmp	r2, r3
 80009b2:	d207      	bcs.n	80009c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009b4:	f002 ff46 	bl	8003844 <__errno>
 80009b8:	4603      	mov	r3, r0
 80009ba:	220c      	movs	r2, #12
 80009bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009be:	f04f 33ff 	mov.w	r3, #4294967295
 80009c2:	e009      	b.n	80009d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009c4:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <_sbrk+0x64>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009ca:	4b07      	ldr	r3, [pc, #28]	@ (80009e8 <_sbrk+0x64>)
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	4413      	add	r3, r2
 80009d2:	4a05      	ldr	r2, [pc, #20]	@ (80009e8 <_sbrk+0x64>)
 80009d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009d6:	68fb      	ldr	r3, [r7, #12]
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3718      	adds	r7, #24
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	20001000 	.word	0x20001000
 80009e4:	00000400 	.word	0x00000400
 80009e8:	20000184 	.word	0x20000184
 80009ec:	20000368 	.word	0x20000368

080009f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009f4:	bf00      	nop
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bc80      	pop	{r7}
 80009fa:	4770      	bx	lr

080009fc <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b086      	sub	sp, #24
 8000a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a02:	f107 0308 	add.w	r3, r7, #8
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
 8000a0a:	605a      	str	r2, [r3, #4]
 8000a0c:	609a      	str	r2, [r3, #8]
 8000a0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a10:	463b      	mov	r3, r7
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a18:	4b1d      	ldr	r3, [pc, #116]	@ (8000a90 <MX_TIM2_Init+0x94>)
 8000a1a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a1e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000a20:	4b1b      	ldr	r3, [pc, #108]	@ (8000a90 <MX_TIM2_Init+0x94>)
 8000a22:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000a26:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a28:	4b19      	ldr	r3, [pc, #100]	@ (8000a90 <MX_TIM2_Init+0x94>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000a2e:	4b18      	ldr	r3, [pc, #96]	@ (8000a90 <MX_TIM2_Init+0x94>)
 8000a30:	2209      	movs	r2, #9
 8000a32:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a34:	4b16      	ldr	r3, [pc, #88]	@ (8000a90 <MX_TIM2_Init+0x94>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a3a:	4b15      	ldr	r3, [pc, #84]	@ (8000a90 <MX_TIM2_Init+0x94>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a40:	4813      	ldr	r0, [pc, #76]	@ (8000a90 <MX_TIM2_Init+0x94>)
 8000a42:	f001 fbf7 	bl	8002234 <HAL_TIM_Base_Init>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000a4c:	f7ff fe5b 	bl	8000706 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a56:	f107 0308 	add.w	r3, r7, #8
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	480c      	ldr	r0, [pc, #48]	@ (8000a90 <MX_TIM2_Init+0x94>)
 8000a5e:	f001 fd83 	bl	8002568 <HAL_TIM_ConfigClockSource>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000a68:	f7ff fe4d 	bl	8000706 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a70:	2300      	movs	r3, #0
 8000a72:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a74:	463b      	mov	r3, r7
 8000a76:	4619      	mov	r1, r3
 8000a78:	4805      	ldr	r0, [pc, #20]	@ (8000a90 <MX_TIM2_Init+0x94>)
 8000a7a:	f001 ff83 	bl	8002984 <HAL_TIMEx_MasterConfigSynchronization>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000a84:	f7ff fe3f 	bl	8000706 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a88:	bf00      	nop
 8000a8a:	3718      	adds	r7, #24
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	20000188 	.word	0x20000188

08000a94 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000aa4:	d113      	bne.n	8000ace <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad8 <HAL_TIM_Base_MspInit+0x44>)
 8000aa8:	69db      	ldr	r3, [r3, #28]
 8000aaa:	4a0b      	ldr	r2, [pc, #44]	@ (8000ad8 <HAL_TIM_Base_MspInit+0x44>)
 8000aac:	f043 0301 	orr.w	r3, r3, #1
 8000ab0:	61d3      	str	r3, [r2, #28]
 8000ab2:	4b09      	ldr	r3, [pc, #36]	@ (8000ad8 <HAL_TIM_Base_MspInit+0x44>)
 8000ab4:	69db      	ldr	r3, [r3, #28]
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	201c      	movs	r0, #28
 8000ac4:	f000 fcc7 	bl	8001456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ac8:	201c      	movs	r0, #28
 8000aca:	f000 fce0 	bl	800148e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000ace:	bf00      	nop
 8000ad0:	3710      	adds	r7, #16
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40021000 	.word	0x40021000

08000adc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ae0:	4b11      	ldr	r3, [pc, #68]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000ae2:	4a12      	ldr	r2, [pc, #72]	@ (8000b2c <MX_USART2_UART_Init+0x50>)
 8000ae4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000ae6:	4b10      	ldr	r3, [pc, #64]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000ae8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000aec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000aee:	4b0e      	ldr	r3, [pc, #56]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000af4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000afa:	4b0b      	ldr	r3, [pc, #44]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b00:	4b09      	ldr	r3, [pc, #36]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000b02:	220c      	movs	r2, #12
 8000b04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b06:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b0c:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b12:	4805      	ldr	r0, [pc, #20]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000b14:	f001 ffae 	bl	8002a74 <HAL_UART_Init>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b1e:	f7ff fdf2 	bl	8000706 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	200001d0 	.word	0x200001d0
 8000b2c:	40004400 	.word	0x40004400

08000b30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b088      	sub	sp, #32
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b38:	f107 0310 	add.w	r3, r7, #16
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a1f      	ldr	r2, [pc, #124]	@ (8000bc8 <HAL_UART_MspInit+0x98>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d137      	bne.n	8000bc0 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b50:	4b1e      	ldr	r3, [pc, #120]	@ (8000bcc <HAL_UART_MspInit+0x9c>)
 8000b52:	69db      	ldr	r3, [r3, #28]
 8000b54:	4a1d      	ldr	r2, [pc, #116]	@ (8000bcc <HAL_UART_MspInit+0x9c>)
 8000b56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b5a:	61d3      	str	r3, [r2, #28]
 8000b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bcc <HAL_UART_MspInit+0x9c>)
 8000b5e:	69db      	ldr	r3, [r3, #28]
 8000b60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b68:	4b18      	ldr	r3, [pc, #96]	@ (8000bcc <HAL_UART_MspInit+0x9c>)
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	4a17      	ldr	r2, [pc, #92]	@ (8000bcc <HAL_UART_MspInit+0x9c>)
 8000b6e:	f043 0304 	orr.w	r3, r3, #4
 8000b72:	6193      	str	r3, [r2, #24]
 8000b74:	4b15      	ldr	r3, [pc, #84]	@ (8000bcc <HAL_UART_MspInit+0x9c>)
 8000b76:	699b      	ldr	r3, [r3, #24]
 8000b78:	f003 0304 	and.w	r3, r3, #4
 8000b7c:	60bb      	str	r3, [r7, #8]
 8000b7e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b80:	2304      	movs	r3, #4
 8000b82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b84:	2302      	movs	r3, #2
 8000b86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b88:	2303      	movs	r3, #3
 8000b8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8c:	f107 0310 	add.w	r3, r7, #16
 8000b90:	4619      	mov	r1, r3
 8000b92:	480f      	ldr	r0, [pc, #60]	@ (8000bd0 <HAL_UART_MspInit+0xa0>)
 8000b94:	f000 fd48 	bl	8001628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000b98:	2308      	movs	r3, #8
 8000b9a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba4:	f107 0310 	add.w	r3, r7, #16
 8000ba8:	4619      	mov	r1, r3
 8000baa:	4809      	ldr	r0, [pc, #36]	@ (8000bd0 <HAL_UART_MspInit+0xa0>)
 8000bac:	f000 fd3c 	bl	8001628 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	2026      	movs	r0, #38	@ 0x26
 8000bb6:	f000 fc4e 	bl	8001456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000bba:	2026      	movs	r0, #38	@ 0x26
 8000bbc:	f000 fc67 	bl	800148e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000bc0:	bf00      	nop
 8000bc2:	3720      	adds	r7, #32
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	40004400 	.word	0x40004400
 8000bcc:	40021000 	.word	0x40021000
 8000bd0:	40010800 	.word	0x40010800

08000bd4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bd4:	f7ff ff0c 	bl	80009f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bd8:	480b      	ldr	r0, [pc, #44]	@ (8000c08 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000bda:	490c      	ldr	r1, [pc, #48]	@ (8000c0c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000bdc:	4a0c      	ldr	r2, [pc, #48]	@ (8000c10 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000bde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000be0:	e002      	b.n	8000be8 <LoopCopyDataInit>

08000be2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000be2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000be4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000be6:	3304      	adds	r3, #4

08000be8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000be8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bec:	d3f9      	bcc.n	8000be2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bee:	4a09      	ldr	r2, [pc, #36]	@ (8000c14 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000bf0:	4c09      	ldr	r4, [pc, #36]	@ (8000c18 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bf4:	e001      	b.n	8000bfa <LoopFillZerobss>

08000bf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bf8:	3204      	adds	r2, #4

08000bfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bfc:	d3fb      	bcc.n	8000bf6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bfe:	f002 fe27 	bl	8003850 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c02:	f7ff fcfb 	bl	80005fc <main>
  bx lr
 8000c06:	4770      	bx	lr
  ldr r0, =_sdata
 8000c08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c0c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000c10:	08004208 	.word	0x08004208
  ldr r2, =_sbss
 8000c14:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000c18:	20000364 	.word	0x20000364

08000c1c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c1c:	e7fe      	b.n	8000c1c <ADC1_IRQHandler>

08000c1e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c1e:	b580      	push	{r7, lr}
 8000c20:	af00      	add	r7, sp, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c22:	2003      	movs	r0, #3
 8000c24:	f000 fc0c 	bl	8001440 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c28:	200f      	movs	r0, #15
 8000c2a:	f000 f805 	bl	8000c38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c2e:	f7ff fe37 	bl	80008a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c32:	2300      	movs	r3, #0
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c40:	4b12      	ldr	r3, [pc, #72]	@ (8000c8c <HAL_InitTick+0x54>)
 8000c42:	681a      	ldr	r2, [r3, #0]
 8000c44:	4b12      	ldr	r3, [pc, #72]	@ (8000c90 <HAL_InitTick+0x58>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	4619      	mov	r1, r3
 8000c4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c56:	4618      	mov	r0, r3
 8000c58:	f000 fc27 	bl	80014aa <HAL_SYSTICK_Config>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
 8000c64:	e00e      	b.n	8000c84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	2b0f      	cmp	r3, #15
 8000c6a:	d80a      	bhi.n	8000c82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	6879      	ldr	r1, [r7, #4]
 8000c70:	f04f 30ff 	mov.w	r0, #4294967295
 8000c74:	f000 fbef 	bl	8001456 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c78:	4a06      	ldr	r2, [pc, #24]	@ (8000c94 <HAL_InitTick+0x5c>)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	e000      	b.n	8000c84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3708      	adds	r7, #8
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	20000004 	.word	0x20000004
 8000c90:	2000000c 	.word	0x2000000c
 8000c94:	20000008 	.word	0x20000008

08000c98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c9c:	4b05      	ldr	r3, [pc, #20]	@ (8000cb4 <HAL_IncTick+0x1c>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	4b05      	ldr	r3, [pc, #20]	@ (8000cb8 <HAL_IncTick+0x20>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4413      	add	r3, r2
 8000ca8:	4a03      	ldr	r2, [pc, #12]	@ (8000cb8 <HAL_IncTick+0x20>)
 8000caa:	6013      	str	r3, [r2, #0]
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bc80      	pop	{r7}
 8000cb2:	4770      	bx	lr
 8000cb4:	2000000c 	.word	0x2000000c
 8000cb8:	20000218 	.word	0x20000218

08000cbc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000cc0:	4b02      	ldr	r3, [pc, #8]	@ (8000ccc <HAL_GetTick+0x10>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bc80      	pop	{r7}
 8000cca:	4770      	bx	lr
 8000ccc:	20000218 	.word	0x20000218

08000cd0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b086      	sub	sp, #24
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d101      	bne.n	8000cf2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e0be      	b.n	8000e70 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	689b      	ldr	r3, [r3, #8]
 8000cf6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d109      	bne.n	8000d14 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	2200      	movs	r2, #0
 8000d04:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2200      	movs	r2, #0
 8000d0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d0e:	6878      	ldr	r0, [r7, #4]
 8000d10:	f7ff fabc 	bl	800028c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000d14:	6878      	ldr	r0, [r7, #4]
 8000d16:	f000 fa85 	bl	8001224 <ADC_ConversionStop_Disable>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d22:	f003 0310 	and.w	r3, r3, #16
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	f040 8099 	bne.w	8000e5e <HAL_ADC_Init+0x18e>
 8000d2c:	7dfb      	ldrb	r3, [r7, #23]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8095 	bne.w	8000e5e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d38:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000d3c:	f023 0302 	bic.w	r3, r3, #2
 8000d40:	f043 0202 	orr.w	r2, r3, #2
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d50:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	7b1b      	ldrb	r3, [r3, #12]
 8000d56:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000d58:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000d5a:	68ba      	ldr	r2, [r7, #8]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	689b      	ldr	r3, [r3, #8]
 8000d64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000d68:	d003      	beq.n	8000d72 <HAL_ADC_Init+0xa2>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d102      	bne.n	8000d78 <HAL_ADC_Init+0xa8>
 8000d72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d76:	e000      	b.n	8000d7a <HAL_ADC_Init+0xaa>
 8000d78:	2300      	movs	r3, #0
 8000d7a:	693a      	ldr	r2, [r7, #16]
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	7d1b      	ldrb	r3, [r3, #20]
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d119      	bne.n	8000dbc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	7b1b      	ldrb	r3, [r3, #12]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d109      	bne.n	8000da4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	699b      	ldr	r3, [r3, #24]
 8000d94:	3b01      	subs	r3, #1
 8000d96:	035a      	lsls	r2, r3, #13
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000da0:	613b      	str	r3, [r7, #16]
 8000da2:	e00b      	b.n	8000dbc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000da8:	f043 0220 	orr.w	r2, r3, #32
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000db4:	f043 0201 	orr.w	r2, r3, #1
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	430a      	orrs	r2, r1
 8000dce:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	689a      	ldr	r2, [r3, #8]
 8000dd6:	4b28      	ldr	r3, [pc, #160]	@ (8000e78 <HAL_ADC_Init+0x1a8>)
 8000dd8:	4013      	ands	r3, r2
 8000dda:	687a      	ldr	r2, [r7, #4]
 8000ddc:	6812      	ldr	r2, [r2, #0]
 8000dde:	68b9      	ldr	r1, [r7, #8]
 8000de0:	430b      	orrs	r3, r1
 8000de2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	689b      	ldr	r3, [r3, #8]
 8000de8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000dec:	d003      	beq.n	8000df6 <HAL_ADC_Init+0x126>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	689b      	ldr	r3, [r3, #8]
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d104      	bne.n	8000e00 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	691b      	ldr	r3, [r3, #16]
 8000dfa:	3b01      	subs	r3, #1
 8000dfc:	051b      	lsls	r3, r3, #20
 8000dfe:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e06:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	68fa      	ldr	r2, [r7, #12]
 8000e10:	430a      	orrs	r2, r1
 8000e12:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	689a      	ldr	r2, [r3, #8]
 8000e1a:	4b18      	ldr	r3, [pc, #96]	@ (8000e7c <HAL_ADC_Init+0x1ac>)
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	68ba      	ldr	r2, [r7, #8]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d10b      	bne.n	8000e3c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2200      	movs	r2, #0
 8000e28:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e2e:	f023 0303 	bic.w	r3, r3, #3
 8000e32:	f043 0201 	orr.w	r2, r3, #1
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e3a:	e018      	b.n	8000e6e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e40:	f023 0312 	bic.w	r3, r3, #18
 8000e44:	f043 0210 	orr.w	r2, r3, #16
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e50:	f043 0201 	orr.w	r2, r3, #1
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e5c:	e007      	b.n	8000e6e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e62:	f043 0210 	orr.w	r2, r3, #16
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000e6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3718      	adds	r7, #24
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	ffe1f7fd 	.word	0xffe1f7fd
 8000e7c:	ff1f0efe 	.word	0xff1f0efe

08000e80 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d101      	bne.n	8000e9a <HAL_ADC_Start+0x1a>
 8000e96:	2302      	movs	r3, #2
 8000e98:	e062      	b.n	8000f60 <HAL_ADC_Start+0xe0>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f000 f964 	bl	8001170 <ADC_Enable>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000eac:	7bfb      	ldrb	r3, [r7, #15]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d151      	bne.n	8000f56 <HAL_ADC_Start+0xd6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000eb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000eba:	f023 0301 	bic.w	r3, r3, #1
 8000ebe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	629a      	str	r2, [r3, #40]	@ 0x28
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000eca:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d007      	beq.n	8000ef0 <HAL_ADC_Start+0x70>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ee4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000ee8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	629a      	str	r2, [r3, #40]	@ 0x28
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ef4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d006      	beq.n	8000f0a <HAL_ADC_Start+0x8a>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f00:	f023 0206 	bic.w	r2, r3, #6
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f08:	e002      	b.n	8000f10 <HAL_ADC_Start+0x90>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2200      	movs	r2, #0
 8000f14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f06f 0202 	mvn.w	r2, #2
 8000f20:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	689b      	ldr	r3, [r3, #8]
 8000f28:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000f2c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000f30:	d108      	bne.n	8000f44 <HAL_ADC_Start+0xc4>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	689a      	ldr	r2, [r3, #8]
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8000f40:	609a      	str	r2, [r3, #8]
 8000f42:	e00c      	b.n	8000f5e <HAL_ADC_Start+0xde>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	689a      	ldr	r2, [r3, #8]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8000f52:	609a      	str	r2, [r3, #8]
 8000f54:	e003      	b.n	8000f5e <HAL_ADC_Start+0xde>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3710      	adds	r7, #16
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bc80      	pop	{r7}
 8000f7e:	4770      	bx	lr

08000f80 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d101      	bne.n	8000fa0 <HAL_ADC_ConfigChannel+0x20>
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	e0dc      	b.n	800115a <HAL_ADC_ConfigChannel+0x1da>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	2b06      	cmp	r3, #6
 8000fae:	d81c      	bhi.n	8000fea <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685a      	ldr	r2, [r3, #4]
 8000fba:	4613      	mov	r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	4413      	add	r3, r2
 8000fc0:	3b05      	subs	r3, #5
 8000fc2:	221f      	movs	r2, #31
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	43db      	mvns	r3, r3
 8000fca:	4019      	ands	r1, r3
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	6818      	ldr	r0, [r3, #0]
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685a      	ldr	r2, [r3, #4]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	4413      	add	r3, r2
 8000fda:	3b05      	subs	r3, #5
 8000fdc:	fa00 f203 	lsl.w	r2, r0, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	430a      	orrs	r2, r1
 8000fe6:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fe8:	e03c      	b.n	8001064 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	2b0c      	cmp	r3, #12
 8000ff0:	d81c      	bhi.n	800102c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685a      	ldr	r2, [r3, #4]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	4413      	add	r3, r2
 8001002:	3b23      	subs	r3, #35	@ 0x23
 8001004:	221f      	movs	r2, #31
 8001006:	fa02 f303 	lsl.w	r3, r2, r3
 800100a:	43db      	mvns	r3, r3
 800100c:	4019      	ands	r1, r3
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	6818      	ldr	r0, [r3, #0]
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685a      	ldr	r2, [r3, #4]
 8001016:	4613      	mov	r3, r2
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	4413      	add	r3, r2
 800101c:	3b23      	subs	r3, #35	@ 0x23
 800101e:	fa00 f203 	lsl.w	r2, r0, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	430a      	orrs	r2, r1
 8001028:	631a      	str	r2, [r3, #48]	@ 0x30
 800102a:	e01b      	b.n	8001064 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	685a      	ldr	r2, [r3, #4]
 8001036:	4613      	mov	r3, r2
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	4413      	add	r3, r2
 800103c:	3b41      	subs	r3, #65	@ 0x41
 800103e:	221f      	movs	r2, #31
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	43db      	mvns	r3, r3
 8001046:	4019      	ands	r1, r3
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	6818      	ldr	r0, [r3, #0]
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685a      	ldr	r2, [r3, #4]
 8001050:	4613      	mov	r3, r2
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	4413      	add	r3, r2
 8001056:	3b41      	subs	r3, #65	@ 0x41
 8001058:	fa00 f203 	lsl.w	r2, r0, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	430a      	orrs	r2, r1
 8001062:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2b09      	cmp	r3, #9
 800106a:	d91c      	bls.n	80010a6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	68d9      	ldr	r1, [r3, #12]
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	4613      	mov	r3, r2
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	4413      	add	r3, r2
 800107c:	3b1e      	subs	r3, #30
 800107e:	2207      	movs	r2, #7
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	43db      	mvns	r3, r3
 8001086:	4019      	ands	r1, r3
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	6898      	ldr	r0, [r3, #8]
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	4613      	mov	r3, r2
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	4413      	add	r3, r2
 8001096:	3b1e      	subs	r3, #30
 8001098:	fa00 f203 	lsl.w	r2, r0, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	430a      	orrs	r2, r1
 80010a2:	60da      	str	r2, [r3, #12]
 80010a4:	e019      	b.n	80010da <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	6919      	ldr	r1, [r3, #16]
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	4613      	mov	r3, r2
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	4413      	add	r3, r2
 80010b6:	2207      	movs	r2, #7
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	43db      	mvns	r3, r3
 80010be:	4019      	ands	r1, r3
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	6898      	ldr	r0, [r3, #8]
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	4613      	mov	r3, r2
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	4413      	add	r3, r2
 80010ce:	fa00 f203 	lsl.w	r2, r0, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	430a      	orrs	r2, r1
 80010d8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	2b10      	cmp	r3, #16
 80010e0:	d003      	beq.n	80010ea <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80010e6:	2b11      	cmp	r3, #17
 80010e8:	d132      	bne.n	8001150 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a1d      	ldr	r2, [pc, #116]	@ (8001164 <HAL_ADC_ConfigChannel+0x1e4>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d125      	bne.n	8001140 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d126      	bne.n	8001150 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	689a      	ldr	r2, [r3, #8]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001110:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2b10      	cmp	r3, #16
 8001118:	d11a      	bne.n	8001150 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800111a:	4b13      	ldr	r3, [pc, #76]	@ (8001168 <HAL_ADC_ConfigChannel+0x1e8>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a13      	ldr	r2, [pc, #76]	@ (800116c <HAL_ADC_ConfigChannel+0x1ec>)
 8001120:	fba2 2303 	umull	r2, r3, r2, r3
 8001124:	0c9a      	lsrs	r2, r3, #18
 8001126:	4613      	mov	r3, r2
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	4413      	add	r3, r2
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001130:	e002      	b.n	8001138 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	3b01      	subs	r3, #1
 8001136:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d1f9      	bne.n	8001132 <HAL_ADC_ConfigChannel+0x1b2>
 800113e:	e007      	b.n	8001150 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001144:	f043 0220 	orr.w	r2, r3, #32
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800114c:	2301      	movs	r3, #1
 800114e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2200      	movs	r2, #0
 8001154:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001158:	7bfb      	ldrb	r3, [r7, #15]
}
 800115a:	4618      	mov	r0, r3
 800115c:	3714      	adds	r7, #20
 800115e:	46bd      	mov	sp, r7
 8001160:	bc80      	pop	{r7}
 8001162:	4770      	bx	lr
 8001164:	40012400 	.word	0x40012400
 8001168:	20000004 	.word	0x20000004
 800116c:	431bde83 	.word	0x431bde83

08001170 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001178:	2300      	movs	r3, #0
 800117a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800117c:	2300      	movs	r3, #0
 800117e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	f003 0301 	and.w	r3, r3, #1
 800118a:	2b01      	cmp	r3, #1
 800118c:	d040      	beq.n	8001210 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	689a      	ldr	r2, [r3, #8]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f042 0201 	orr.w	r2, r2, #1
 800119c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800119e:	4b1f      	ldr	r3, [pc, #124]	@ (800121c <ADC_Enable+0xac>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a1f      	ldr	r2, [pc, #124]	@ (8001220 <ADC_Enable+0xb0>)
 80011a4:	fba2 2303 	umull	r2, r3, r2, r3
 80011a8:	0c9b      	lsrs	r3, r3, #18
 80011aa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80011ac:	e002      	b.n	80011b4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	3b01      	subs	r3, #1
 80011b2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d1f9      	bne.n	80011ae <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80011ba:	f7ff fd7f 	bl	8000cbc <HAL_GetTick>
 80011be:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80011c0:	e01f      	b.n	8001202 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80011c2:	f7ff fd7b 	bl	8000cbc <HAL_GetTick>
 80011c6:	4602      	mov	r2, r0
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d918      	bls.n	8001202 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d011      	beq.n	8001202 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011e2:	f043 0210 	orr.w	r2, r3, #16
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011ee:	f043 0201 	orr.w	r2, r3, #1
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2200      	movs	r2, #0
 80011fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	e007      	b.n	8001212 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	f003 0301 	and.w	r3, r3, #1
 800120c:	2b01      	cmp	r3, #1
 800120e:	d1d8      	bne.n	80011c2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001210:	2300      	movs	r3, #0
}
 8001212:	4618      	mov	r0, r3
 8001214:	3710      	adds	r7, #16
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20000004 	.word	0x20000004
 8001220:	431bde83 	.word	0x431bde83

08001224 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800122c:	2300      	movs	r3, #0
 800122e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	2b01      	cmp	r3, #1
 800123c:	d12e      	bne.n	800129c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	689a      	ldr	r2, [r3, #8]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f022 0201 	bic.w	r2, r2, #1
 800124c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800124e:	f7ff fd35 	bl	8000cbc <HAL_GetTick>
 8001252:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001254:	e01b      	b.n	800128e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001256:	f7ff fd31 	bl	8000cbc <HAL_GetTick>
 800125a:	4602      	mov	r2, r0
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	2b02      	cmp	r3, #2
 8001262:	d914      	bls.n	800128e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	2b01      	cmp	r3, #1
 8001270:	d10d      	bne.n	800128e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001276:	f043 0210 	orr.w	r2, r3, #16
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001282:	f043 0201 	orr.w	r2, r3, #1
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e007      	b.n	800129e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	f003 0301 	and.w	r3, r3, #1
 8001298:	2b01      	cmp	r3, #1
 800129a:	d0dc      	beq.n	8001256 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800129c:	2300      	movs	r3, #0
}
 800129e:	4618      	mov	r0, r3
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
	...

080012a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f003 0307 	and.w	r3, r3, #7
 80012b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012b8:	4b0c      	ldr	r3, [pc, #48]	@ (80012ec <__NVIC_SetPriorityGrouping+0x44>)
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012be:	68ba      	ldr	r2, [r7, #8]
 80012c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012c4:	4013      	ands	r3, r2
 80012c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012da:	4a04      	ldr	r2, [pc, #16]	@ (80012ec <__NVIC_SetPriorityGrouping+0x44>)
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	60d3      	str	r3, [r2, #12]
}
 80012e0:	bf00      	nop
 80012e2:	3714      	adds	r7, #20
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bc80      	pop	{r7}
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	e000ed00 	.word	0xe000ed00

080012f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012f4:	4b04      	ldr	r3, [pc, #16]	@ (8001308 <__NVIC_GetPriorityGrouping+0x18>)
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	0a1b      	lsrs	r3, r3, #8
 80012fa:	f003 0307 	and.w	r3, r3, #7
}
 80012fe:	4618      	mov	r0, r3
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	e000ed00 	.word	0xe000ed00

0800130c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131a:	2b00      	cmp	r3, #0
 800131c:	db0b      	blt.n	8001336 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	f003 021f 	and.w	r2, r3, #31
 8001324:	4906      	ldr	r1, [pc, #24]	@ (8001340 <__NVIC_EnableIRQ+0x34>)
 8001326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132a:	095b      	lsrs	r3, r3, #5
 800132c:	2001      	movs	r0, #1
 800132e:	fa00 f202 	lsl.w	r2, r0, r2
 8001332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001336:	bf00      	nop
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	bc80      	pop	{r7}
 800133e:	4770      	bx	lr
 8001340:	e000e100 	.word	0xe000e100

08001344 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	6039      	str	r1, [r7, #0]
 800134e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001354:	2b00      	cmp	r3, #0
 8001356:	db0a      	blt.n	800136e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	b2da      	uxtb	r2, r3
 800135c:	490c      	ldr	r1, [pc, #48]	@ (8001390 <__NVIC_SetPriority+0x4c>)
 800135e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001362:	0112      	lsls	r2, r2, #4
 8001364:	b2d2      	uxtb	r2, r2
 8001366:	440b      	add	r3, r1
 8001368:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800136c:	e00a      	b.n	8001384 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4908      	ldr	r1, [pc, #32]	@ (8001394 <__NVIC_SetPriority+0x50>)
 8001374:	79fb      	ldrb	r3, [r7, #7]
 8001376:	f003 030f 	and.w	r3, r3, #15
 800137a:	3b04      	subs	r3, #4
 800137c:	0112      	lsls	r2, r2, #4
 800137e:	b2d2      	uxtb	r2, r2
 8001380:	440b      	add	r3, r1
 8001382:	761a      	strb	r2, [r3, #24]
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	e000e100 	.word	0xe000e100
 8001394:	e000ed00 	.word	0xe000ed00

08001398 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001398:	b480      	push	{r7}
 800139a:	b089      	sub	sp, #36	@ 0x24
 800139c:	af00      	add	r7, sp, #0
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	f003 0307 	and.w	r3, r3, #7
 80013aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	f1c3 0307 	rsb	r3, r3, #7
 80013b2:	2b04      	cmp	r3, #4
 80013b4:	bf28      	it	cs
 80013b6:	2304      	movcs	r3, #4
 80013b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	3304      	adds	r3, #4
 80013be:	2b06      	cmp	r3, #6
 80013c0:	d902      	bls.n	80013c8 <NVIC_EncodePriority+0x30>
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	3b03      	subs	r3, #3
 80013c6:	e000      	b.n	80013ca <NVIC_EncodePriority+0x32>
 80013c8:	2300      	movs	r3, #0
 80013ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013cc:	f04f 32ff 	mov.w	r2, #4294967295
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	fa02 f303 	lsl.w	r3, r2, r3
 80013d6:	43da      	mvns	r2, r3
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	401a      	ands	r2, r3
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013e0:	f04f 31ff 	mov.w	r1, #4294967295
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	fa01 f303 	lsl.w	r3, r1, r3
 80013ea:	43d9      	mvns	r1, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f0:	4313      	orrs	r3, r2
         );
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3724      	adds	r7, #36	@ 0x24
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr

080013fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	3b01      	subs	r3, #1
 8001408:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800140c:	d301      	bcc.n	8001412 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800140e:	2301      	movs	r3, #1
 8001410:	e00f      	b.n	8001432 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001412:	4a0a      	ldr	r2, [pc, #40]	@ (800143c <SysTick_Config+0x40>)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	3b01      	subs	r3, #1
 8001418:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800141a:	210f      	movs	r1, #15
 800141c:	f04f 30ff 	mov.w	r0, #4294967295
 8001420:	f7ff ff90 	bl	8001344 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001424:	4b05      	ldr	r3, [pc, #20]	@ (800143c <SysTick_Config+0x40>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800142a:	4b04      	ldr	r3, [pc, #16]	@ (800143c <SysTick_Config+0x40>)
 800142c:	2207      	movs	r2, #7
 800142e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001430:	2300      	movs	r3, #0
}
 8001432:	4618      	mov	r0, r3
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	e000e010 	.word	0xe000e010

08001440 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f7ff ff2d 	bl	80012a8 <__NVIC_SetPriorityGrouping>
}
 800144e:	bf00      	nop
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001456:	b580      	push	{r7, lr}
 8001458:	b086      	sub	sp, #24
 800145a:	af00      	add	r7, sp, #0
 800145c:	4603      	mov	r3, r0
 800145e:	60b9      	str	r1, [r7, #8]
 8001460:	607a      	str	r2, [r7, #4]
 8001462:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001464:	2300      	movs	r3, #0
 8001466:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001468:	f7ff ff42 	bl	80012f0 <__NVIC_GetPriorityGrouping>
 800146c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800146e:	687a      	ldr	r2, [r7, #4]
 8001470:	68b9      	ldr	r1, [r7, #8]
 8001472:	6978      	ldr	r0, [r7, #20]
 8001474:	f7ff ff90 	bl	8001398 <NVIC_EncodePriority>
 8001478:	4602      	mov	r2, r0
 800147a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800147e:	4611      	mov	r1, r2
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff ff5f 	bl	8001344 <__NVIC_SetPriority>
}
 8001486:	bf00      	nop
 8001488:	3718      	adds	r7, #24
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	b082      	sub	sp, #8
 8001492:	af00      	add	r7, sp, #0
 8001494:	4603      	mov	r3, r0
 8001496:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff ff35 	bl	800130c <__NVIC_EnableIRQ>
}
 80014a2:	bf00      	nop
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b082      	sub	sp, #8
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff ffa2 	bl	80013fc <SysTick_Config>
 80014b8:	4603      	mov	r3, r0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b085      	sub	sp, #20
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014ca:	2300      	movs	r3, #0
 80014cc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d008      	beq.n	80014ec <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2204      	movs	r2, #4
 80014de:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2200      	movs	r2, #0
 80014e4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e020      	b.n	800152e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f022 020e 	bic.w	r2, r2, #14
 80014fa:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f022 0201 	bic.w	r2, r2, #1
 800150a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001514:	2101      	movs	r1, #1
 8001516:	fa01 f202 	lsl.w	r2, r1, r2
 800151a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2201      	movs	r2, #1
 8001520:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2200      	movs	r2, #0
 8001528:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800152c:	7bfb      	ldrb	r3, [r7, #15]
}
 800152e:	4618      	mov	r0, r3
 8001530:	3714      	adds	r7, #20
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr

08001538 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001540:	2300      	movs	r3, #0
 8001542:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800154a:	b2db      	uxtb	r3, r3
 800154c:	2b02      	cmp	r3, #2
 800154e:	d005      	beq.n	800155c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2204      	movs	r2, #4
 8001554:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	73fb      	strb	r3, [r7, #15]
 800155a:	e051      	b.n	8001600 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f022 020e 	bic.w	r2, r2, #14
 800156a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f022 0201 	bic.w	r2, r2, #1
 800157a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a22      	ldr	r2, [pc, #136]	@ (800160c <HAL_DMA_Abort_IT+0xd4>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d029      	beq.n	80015da <HAL_DMA_Abort_IT+0xa2>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a21      	ldr	r2, [pc, #132]	@ (8001610 <HAL_DMA_Abort_IT+0xd8>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d022      	beq.n	80015d6 <HAL_DMA_Abort_IT+0x9e>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a1f      	ldr	r2, [pc, #124]	@ (8001614 <HAL_DMA_Abort_IT+0xdc>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d01a      	beq.n	80015d0 <HAL_DMA_Abort_IT+0x98>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a1e      	ldr	r2, [pc, #120]	@ (8001618 <HAL_DMA_Abort_IT+0xe0>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d012      	beq.n	80015ca <HAL_DMA_Abort_IT+0x92>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a1c      	ldr	r2, [pc, #112]	@ (800161c <HAL_DMA_Abort_IT+0xe4>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d00a      	beq.n	80015c4 <HAL_DMA_Abort_IT+0x8c>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001620 <HAL_DMA_Abort_IT+0xe8>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d102      	bne.n	80015be <HAL_DMA_Abort_IT+0x86>
 80015b8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80015bc:	e00e      	b.n	80015dc <HAL_DMA_Abort_IT+0xa4>
 80015be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80015c2:	e00b      	b.n	80015dc <HAL_DMA_Abort_IT+0xa4>
 80015c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015c8:	e008      	b.n	80015dc <HAL_DMA_Abort_IT+0xa4>
 80015ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015ce:	e005      	b.n	80015dc <HAL_DMA_Abort_IT+0xa4>
 80015d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015d4:	e002      	b.n	80015dc <HAL_DMA_Abort_IT+0xa4>
 80015d6:	2310      	movs	r3, #16
 80015d8:	e000      	b.n	80015dc <HAL_DMA_Abort_IT+0xa4>
 80015da:	2301      	movs	r3, #1
 80015dc:	4a11      	ldr	r2, [pc, #68]	@ (8001624 <HAL_DMA_Abort_IT+0xec>)
 80015de:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2201      	movs	r2, #1
 80015e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2200      	movs	r2, #0
 80015ec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d003      	beq.n	8001600 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	4798      	blx	r3
    } 
  }
  return status;
 8001600:	7bfb      	ldrb	r3, [r7, #15]
}
 8001602:	4618      	mov	r0, r3
 8001604:	3710      	adds	r7, #16
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	40020008 	.word	0x40020008
 8001610:	4002001c 	.word	0x4002001c
 8001614:	40020030 	.word	0x40020030
 8001618:	40020044 	.word	0x40020044
 800161c:	40020058 	.word	0x40020058
 8001620:	4002006c 	.word	0x4002006c
 8001624:	40020000 	.word	0x40020000

08001628 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001628:	b480      	push	{r7}
 800162a:	b08b      	sub	sp, #44	@ 0x2c
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001632:	2300      	movs	r3, #0
 8001634:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001636:	2300      	movs	r3, #0
 8001638:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800163a:	e169      	b.n	8001910 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800163c:	2201      	movs	r2, #1
 800163e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	69fa      	ldr	r2, [r7, #28]
 800164c:	4013      	ands	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	429a      	cmp	r2, r3
 8001656:	f040 8158 	bne.w	800190a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	4a9a      	ldr	r2, [pc, #616]	@ (80018c8 <HAL_GPIO_Init+0x2a0>)
 8001660:	4293      	cmp	r3, r2
 8001662:	d05e      	beq.n	8001722 <HAL_GPIO_Init+0xfa>
 8001664:	4a98      	ldr	r2, [pc, #608]	@ (80018c8 <HAL_GPIO_Init+0x2a0>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d875      	bhi.n	8001756 <HAL_GPIO_Init+0x12e>
 800166a:	4a98      	ldr	r2, [pc, #608]	@ (80018cc <HAL_GPIO_Init+0x2a4>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d058      	beq.n	8001722 <HAL_GPIO_Init+0xfa>
 8001670:	4a96      	ldr	r2, [pc, #600]	@ (80018cc <HAL_GPIO_Init+0x2a4>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d86f      	bhi.n	8001756 <HAL_GPIO_Init+0x12e>
 8001676:	4a96      	ldr	r2, [pc, #600]	@ (80018d0 <HAL_GPIO_Init+0x2a8>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d052      	beq.n	8001722 <HAL_GPIO_Init+0xfa>
 800167c:	4a94      	ldr	r2, [pc, #592]	@ (80018d0 <HAL_GPIO_Init+0x2a8>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d869      	bhi.n	8001756 <HAL_GPIO_Init+0x12e>
 8001682:	4a94      	ldr	r2, [pc, #592]	@ (80018d4 <HAL_GPIO_Init+0x2ac>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d04c      	beq.n	8001722 <HAL_GPIO_Init+0xfa>
 8001688:	4a92      	ldr	r2, [pc, #584]	@ (80018d4 <HAL_GPIO_Init+0x2ac>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d863      	bhi.n	8001756 <HAL_GPIO_Init+0x12e>
 800168e:	4a92      	ldr	r2, [pc, #584]	@ (80018d8 <HAL_GPIO_Init+0x2b0>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d046      	beq.n	8001722 <HAL_GPIO_Init+0xfa>
 8001694:	4a90      	ldr	r2, [pc, #576]	@ (80018d8 <HAL_GPIO_Init+0x2b0>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d85d      	bhi.n	8001756 <HAL_GPIO_Init+0x12e>
 800169a:	2b12      	cmp	r3, #18
 800169c:	d82a      	bhi.n	80016f4 <HAL_GPIO_Init+0xcc>
 800169e:	2b12      	cmp	r3, #18
 80016a0:	d859      	bhi.n	8001756 <HAL_GPIO_Init+0x12e>
 80016a2:	a201      	add	r2, pc, #4	@ (adr r2, 80016a8 <HAL_GPIO_Init+0x80>)
 80016a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016a8:	08001723 	.word	0x08001723
 80016ac:	080016fd 	.word	0x080016fd
 80016b0:	0800170f 	.word	0x0800170f
 80016b4:	08001751 	.word	0x08001751
 80016b8:	08001757 	.word	0x08001757
 80016bc:	08001757 	.word	0x08001757
 80016c0:	08001757 	.word	0x08001757
 80016c4:	08001757 	.word	0x08001757
 80016c8:	08001757 	.word	0x08001757
 80016cc:	08001757 	.word	0x08001757
 80016d0:	08001757 	.word	0x08001757
 80016d4:	08001757 	.word	0x08001757
 80016d8:	08001757 	.word	0x08001757
 80016dc:	08001757 	.word	0x08001757
 80016e0:	08001757 	.word	0x08001757
 80016e4:	08001757 	.word	0x08001757
 80016e8:	08001757 	.word	0x08001757
 80016ec:	08001705 	.word	0x08001705
 80016f0:	08001719 	.word	0x08001719
 80016f4:	4a79      	ldr	r2, [pc, #484]	@ (80018dc <HAL_GPIO_Init+0x2b4>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d013      	beq.n	8001722 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80016fa:	e02c      	b.n	8001756 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	623b      	str	r3, [r7, #32]
          break;
 8001702:	e029      	b.n	8001758 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	3304      	adds	r3, #4
 800170a:	623b      	str	r3, [r7, #32]
          break;
 800170c:	e024      	b.n	8001758 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	3308      	adds	r3, #8
 8001714:	623b      	str	r3, [r7, #32]
          break;
 8001716:	e01f      	b.n	8001758 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	330c      	adds	r3, #12
 800171e:	623b      	str	r3, [r7, #32]
          break;
 8001720:	e01a      	b.n	8001758 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d102      	bne.n	8001730 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800172a:	2304      	movs	r3, #4
 800172c:	623b      	str	r3, [r7, #32]
          break;
 800172e:	e013      	b.n	8001758 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	2b01      	cmp	r3, #1
 8001736:	d105      	bne.n	8001744 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001738:	2308      	movs	r3, #8
 800173a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	69fa      	ldr	r2, [r7, #28]
 8001740:	611a      	str	r2, [r3, #16]
          break;
 8001742:	e009      	b.n	8001758 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001744:	2308      	movs	r3, #8
 8001746:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	69fa      	ldr	r2, [r7, #28]
 800174c:	615a      	str	r2, [r3, #20]
          break;
 800174e:	e003      	b.n	8001758 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001750:	2300      	movs	r3, #0
 8001752:	623b      	str	r3, [r7, #32]
          break;
 8001754:	e000      	b.n	8001758 <HAL_GPIO_Init+0x130>
          break;
 8001756:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	2bff      	cmp	r3, #255	@ 0xff
 800175c:	d801      	bhi.n	8001762 <HAL_GPIO_Init+0x13a>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	e001      	b.n	8001766 <HAL_GPIO_Init+0x13e>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	3304      	adds	r3, #4
 8001766:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	2bff      	cmp	r3, #255	@ 0xff
 800176c:	d802      	bhi.n	8001774 <HAL_GPIO_Init+0x14c>
 800176e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	e002      	b.n	800177a <HAL_GPIO_Init+0x152>
 8001774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001776:	3b08      	subs	r3, #8
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	210f      	movs	r1, #15
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	fa01 f303 	lsl.w	r3, r1, r3
 8001788:	43db      	mvns	r3, r3
 800178a:	401a      	ands	r2, r3
 800178c:	6a39      	ldr	r1, [r7, #32]
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	fa01 f303 	lsl.w	r3, r1, r3
 8001794:	431a      	orrs	r2, r3
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	f000 80b1 	beq.w	800190a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80017a8:	4b4d      	ldr	r3, [pc, #308]	@ (80018e0 <HAL_GPIO_Init+0x2b8>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	4a4c      	ldr	r2, [pc, #304]	@ (80018e0 <HAL_GPIO_Init+0x2b8>)
 80017ae:	f043 0301 	orr.w	r3, r3, #1
 80017b2:	6193      	str	r3, [r2, #24]
 80017b4:	4b4a      	ldr	r3, [pc, #296]	@ (80018e0 <HAL_GPIO_Init+0x2b8>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	f003 0301 	and.w	r3, r3, #1
 80017bc:	60bb      	str	r3, [r7, #8]
 80017be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80017c0:	4a48      	ldr	r2, [pc, #288]	@ (80018e4 <HAL_GPIO_Init+0x2bc>)
 80017c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c4:	089b      	lsrs	r3, r3, #2
 80017c6:	3302      	adds	r3, #2
 80017c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80017ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017d0:	f003 0303 	and.w	r3, r3, #3
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	220f      	movs	r2, #15
 80017d8:	fa02 f303 	lsl.w	r3, r2, r3
 80017dc:	43db      	mvns	r3, r3
 80017de:	68fa      	ldr	r2, [r7, #12]
 80017e0:	4013      	ands	r3, r2
 80017e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	4a40      	ldr	r2, [pc, #256]	@ (80018e8 <HAL_GPIO_Init+0x2c0>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d013      	beq.n	8001814 <HAL_GPIO_Init+0x1ec>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	4a3f      	ldr	r2, [pc, #252]	@ (80018ec <HAL_GPIO_Init+0x2c4>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d00d      	beq.n	8001810 <HAL_GPIO_Init+0x1e8>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	4a3e      	ldr	r2, [pc, #248]	@ (80018f0 <HAL_GPIO_Init+0x2c8>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d007      	beq.n	800180c <HAL_GPIO_Init+0x1e4>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	4a3d      	ldr	r2, [pc, #244]	@ (80018f4 <HAL_GPIO_Init+0x2cc>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d101      	bne.n	8001808 <HAL_GPIO_Init+0x1e0>
 8001804:	2303      	movs	r3, #3
 8001806:	e006      	b.n	8001816 <HAL_GPIO_Init+0x1ee>
 8001808:	2304      	movs	r3, #4
 800180a:	e004      	b.n	8001816 <HAL_GPIO_Init+0x1ee>
 800180c:	2302      	movs	r3, #2
 800180e:	e002      	b.n	8001816 <HAL_GPIO_Init+0x1ee>
 8001810:	2301      	movs	r3, #1
 8001812:	e000      	b.n	8001816 <HAL_GPIO_Init+0x1ee>
 8001814:	2300      	movs	r3, #0
 8001816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001818:	f002 0203 	and.w	r2, r2, #3
 800181c:	0092      	lsls	r2, r2, #2
 800181e:	4093      	lsls	r3, r2
 8001820:	68fa      	ldr	r2, [r7, #12]
 8001822:	4313      	orrs	r3, r2
 8001824:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001826:	492f      	ldr	r1, [pc, #188]	@ (80018e4 <HAL_GPIO_Init+0x2bc>)
 8001828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182a:	089b      	lsrs	r3, r3, #2
 800182c:	3302      	adds	r3, #2
 800182e:	68fa      	ldr	r2, [r7, #12]
 8001830:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800183c:	2b00      	cmp	r3, #0
 800183e:	d006      	beq.n	800184e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001840:	4b2d      	ldr	r3, [pc, #180]	@ (80018f8 <HAL_GPIO_Init+0x2d0>)
 8001842:	689a      	ldr	r2, [r3, #8]
 8001844:	492c      	ldr	r1, [pc, #176]	@ (80018f8 <HAL_GPIO_Init+0x2d0>)
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	4313      	orrs	r3, r2
 800184a:	608b      	str	r3, [r1, #8]
 800184c:	e006      	b.n	800185c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800184e:	4b2a      	ldr	r3, [pc, #168]	@ (80018f8 <HAL_GPIO_Init+0x2d0>)
 8001850:	689a      	ldr	r2, [r3, #8]
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	43db      	mvns	r3, r3
 8001856:	4928      	ldr	r1, [pc, #160]	@ (80018f8 <HAL_GPIO_Init+0x2d0>)
 8001858:	4013      	ands	r3, r2
 800185a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001864:	2b00      	cmp	r3, #0
 8001866:	d006      	beq.n	8001876 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001868:	4b23      	ldr	r3, [pc, #140]	@ (80018f8 <HAL_GPIO_Init+0x2d0>)
 800186a:	68da      	ldr	r2, [r3, #12]
 800186c:	4922      	ldr	r1, [pc, #136]	@ (80018f8 <HAL_GPIO_Init+0x2d0>)
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	4313      	orrs	r3, r2
 8001872:	60cb      	str	r3, [r1, #12]
 8001874:	e006      	b.n	8001884 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001876:	4b20      	ldr	r3, [pc, #128]	@ (80018f8 <HAL_GPIO_Init+0x2d0>)
 8001878:	68da      	ldr	r2, [r3, #12]
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	43db      	mvns	r3, r3
 800187e:	491e      	ldr	r1, [pc, #120]	@ (80018f8 <HAL_GPIO_Init+0x2d0>)
 8001880:	4013      	ands	r3, r2
 8001882:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800188c:	2b00      	cmp	r3, #0
 800188e:	d006      	beq.n	800189e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001890:	4b19      	ldr	r3, [pc, #100]	@ (80018f8 <HAL_GPIO_Init+0x2d0>)
 8001892:	685a      	ldr	r2, [r3, #4]
 8001894:	4918      	ldr	r1, [pc, #96]	@ (80018f8 <HAL_GPIO_Init+0x2d0>)
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	4313      	orrs	r3, r2
 800189a:	604b      	str	r3, [r1, #4]
 800189c:	e006      	b.n	80018ac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800189e:	4b16      	ldr	r3, [pc, #88]	@ (80018f8 <HAL_GPIO_Init+0x2d0>)
 80018a0:	685a      	ldr	r2, [r3, #4]
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	43db      	mvns	r3, r3
 80018a6:	4914      	ldr	r1, [pc, #80]	@ (80018f8 <HAL_GPIO_Init+0x2d0>)
 80018a8:	4013      	ands	r3, r2
 80018aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d021      	beq.n	80018fc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018b8:	4b0f      	ldr	r3, [pc, #60]	@ (80018f8 <HAL_GPIO_Init+0x2d0>)
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	490e      	ldr	r1, [pc, #56]	@ (80018f8 <HAL_GPIO_Init+0x2d0>)
 80018be:	69bb      	ldr	r3, [r7, #24]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	600b      	str	r3, [r1, #0]
 80018c4:	e021      	b.n	800190a <HAL_GPIO_Init+0x2e2>
 80018c6:	bf00      	nop
 80018c8:	10320000 	.word	0x10320000
 80018cc:	10310000 	.word	0x10310000
 80018d0:	10220000 	.word	0x10220000
 80018d4:	10210000 	.word	0x10210000
 80018d8:	10120000 	.word	0x10120000
 80018dc:	10110000 	.word	0x10110000
 80018e0:	40021000 	.word	0x40021000
 80018e4:	40010000 	.word	0x40010000
 80018e8:	40010800 	.word	0x40010800
 80018ec:	40010c00 	.word	0x40010c00
 80018f0:	40011000 	.word	0x40011000
 80018f4:	40011400 	.word	0x40011400
 80018f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80018fc:	4b0b      	ldr	r3, [pc, #44]	@ (800192c <HAL_GPIO_Init+0x304>)
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	43db      	mvns	r3, r3
 8001904:	4909      	ldr	r1, [pc, #36]	@ (800192c <HAL_GPIO_Init+0x304>)
 8001906:	4013      	ands	r3, r2
 8001908:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800190a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800190c:	3301      	adds	r3, #1
 800190e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001916:	fa22 f303 	lsr.w	r3, r2, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	f47f ae8e 	bne.w	800163c <HAL_GPIO_Init+0x14>
  }
}
 8001920:	bf00      	nop
 8001922:	bf00      	nop
 8001924:	372c      	adds	r7, #44	@ 0x2c
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr
 800192c:	40010400 	.word	0x40010400

08001930 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d101      	bne.n	8001942 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e272      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0301 	and.w	r3, r3, #1
 800194a:	2b00      	cmp	r3, #0
 800194c:	f000 8087 	beq.w	8001a5e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001950:	4b92      	ldr	r3, [pc, #584]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f003 030c 	and.w	r3, r3, #12
 8001958:	2b04      	cmp	r3, #4
 800195a:	d00c      	beq.n	8001976 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800195c:	4b8f      	ldr	r3, [pc, #572]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f003 030c 	and.w	r3, r3, #12
 8001964:	2b08      	cmp	r3, #8
 8001966:	d112      	bne.n	800198e <HAL_RCC_OscConfig+0x5e>
 8001968:	4b8c      	ldr	r3, [pc, #560]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001970:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001974:	d10b      	bne.n	800198e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001976:	4b89      	ldr	r3, [pc, #548]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d06c      	beq.n	8001a5c <HAL_RCC_OscConfig+0x12c>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d168      	bne.n	8001a5c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e24c      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001996:	d106      	bne.n	80019a6 <HAL_RCC_OscConfig+0x76>
 8001998:	4b80      	ldr	r3, [pc, #512]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a7f      	ldr	r2, [pc, #508]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 800199e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019a2:	6013      	str	r3, [r2, #0]
 80019a4:	e02e      	b.n	8001a04 <HAL_RCC_OscConfig+0xd4>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d10c      	bne.n	80019c8 <HAL_RCC_OscConfig+0x98>
 80019ae:	4b7b      	ldr	r3, [pc, #492]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a7a      	ldr	r2, [pc, #488]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 80019b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019b8:	6013      	str	r3, [r2, #0]
 80019ba:	4b78      	ldr	r3, [pc, #480]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a77      	ldr	r2, [pc, #476]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 80019c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019c4:	6013      	str	r3, [r2, #0]
 80019c6:	e01d      	b.n	8001a04 <HAL_RCC_OscConfig+0xd4>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019d0:	d10c      	bne.n	80019ec <HAL_RCC_OscConfig+0xbc>
 80019d2:	4b72      	ldr	r3, [pc, #456]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a71      	ldr	r2, [pc, #452]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 80019d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	4b6f      	ldr	r3, [pc, #444]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a6e      	ldr	r2, [pc, #440]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 80019e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019e8:	6013      	str	r3, [r2, #0]
 80019ea:	e00b      	b.n	8001a04 <HAL_RCC_OscConfig+0xd4>
 80019ec:	4b6b      	ldr	r3, [pc, #428]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a6a      	ldr	r2, [pc, #424]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 80019f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019f6:	6013      	str	r3, [r2, #0]
 80019f8:	4b68      	ldr	r3, [pc, #416]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a67      	ldr	r2, [pc, #412]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 80019fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a02:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d013      	beq.n	8001a34 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0c:	f7ff f956 	bl	8000cbc <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a14:	f7ff f952 	bl	8000cbc <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b64      	cmp	r3, #100	@ 0x64
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e200      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a26:	4b5d      	ldr	r3, [pc, #372]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d0f0      	beq.n	8001a14 <HAL_RCC_OscConfig+0xe4>
 8001a32:	e014      	b.n	8001a5e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a34:	f7ff f942 	bl	8000cbc <HAL_GetTick>
 8001a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a3a:	e008      	b.n	8001a4e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a3c:	f7ff f93e 	bl	8000cbc <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b64      	cmp	r3, #100	@ 0x64
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e1ec      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a4e:	4b53      	ldr	r3, [pc, #332]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1f0      	bne.n	8001a3c <HAL_RCC_OscConfig+0x10c>
 8001a5a:	e000      	b.n	8001a5e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d063      	beq.n	8001b32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a6a:	4b4c      	ldr	r3, [pc, #304]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f003 030c 	and.w	r3, r3, #12
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d00b      	beq.n	8001a8e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a76:	4b49      	ldr	r3, [pc, #292]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f003 030c 	and.w	r3, r3, #12
 8001a7e:	2b08      	cmp	r3, #8
 8001a80:	d11c      	bne.n	8001abc <HAL_RCC_OscConfig+0x18c>
 8001a82:	4b46      	ldr	r3, [pc, #280]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d116      	bne.n	8001abc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a8e:	4b43      	ldr	r3, [pc, #268]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d005      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x176>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	691b      	ldr	r3, [r3, #16]
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d001      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e1c0      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aa6:	4b3d      	ldr	r3, [pc, #244]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	695b      	ldr	r3, [r3, #20]
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	4939      	ldr	r1, [pc, #228]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aba:	e03a      	b.n	8001b32 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	691b      	ldr	r3, [r3, #16]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d020      	beq.n	8001b06 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ac4:	4b36      	ldr	r3, [pc, #216]	@ (8001ba0 <HAL_RCC_OscConfig+0x270>)
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aca:	f7ff f8f7 	bl	8000cbc <HAL_GetTick>
 8001ace:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad0:	e008      	b.n	8001ae4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ad2:	f7ff f8f3 	bl	8000cbc <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e1a1      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ae4:	4b2d      	ldr	r3, [pc, #180]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0302 	and.w	r3, r3, #2
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d0f0      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001af0:	4b2a      	ldr	r3, [pc, #168]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	695b      	ldr	r3, [r3, #20]
 8001afc:	00db      	lsls	r3, r3, #3
 8001afe:	4927      	ldr	r1, [pc, #156]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001b00:	4313      	orrs	r3, r2
 8001b02:	600b      	str	r3, [r1, #0]
 8001b04:	e015      	b.n	8001b32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b06:	4b26      	ldr	r3, [pc, #152]	@ (8001ba0 <HAL_RCC_OscConfig+0x270>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b0c:	f7ff f8d6 	bl	8000cbc <HAL_GetTick>
 8001b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b12:	e008      	b.n	8001b26 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b14:	f7ff f8d2 	bl	8000cbc <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e180      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b26:	4b1d      	ldr	r3, [pc, #116]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0302 	and.w	r3, r3, #2
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d1f0      	bne.n	8001b14 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0308 	and.w	r3, r3, #8
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d03a      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	699b      	ldr	r3, [r3, #24]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d019      	beq.n	8001b7a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b46:	4b17      	ldr	r3, [pc, #92]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001b48:	2201      	movs	r2, #1
 8001b4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b4c:	f7ff f8b6 	bl	8000cbc <HAL_GetTick>
 8001b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b52:	e008      	b.n	8001b66 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b54:	f7ff f8b2 	bl	8000cbc <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e160      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b66:	4b0d      	ldr	r3, [pc, #52]	@ (8001b9c <HAL_RCC_OscConfig+0x26c>)
 8001b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d0f0      	beq.n	8001b54 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b72:	2001      	movs	r0, #1
 8001b74:	f000 fa9a 	bl	80020ac <RCC_Delay>
 8001b78:	e01c      	b.n	8001bb4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba4 <HAL_RCC_OscConfig+0x274>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b80:	f7ff f89c 	bl	8000cbc <HAL_GetTick>
 8001b84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b86:	e00f      	b.n	8001ba8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b88:	f7ff f898 	bl	8000cbc <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d908      	bls.n	8001ba8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e146      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
 8001b9a:	bf00      	nop
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	42420000 	.word	0x42420000
 8001ba4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ba8:	4b92      	ldr	r3, [pc, #584]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bac:	f003 0302 	and.w	r3, r3, #2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d1e9      	bne.n	8001b88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 0304 	and.w	r3, r3, #4
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	f000 80a6 	beq.w	8001d0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bc6:	4b8b      	ldr	r3, [pc, #556]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001bc8:	69db      	ldr	r3, [r3, #28]
 8001bca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d10d      	bne.n	8001bee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bd2:	4b88      	ldr	r3, [pc, #544]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	4a87      	ldr	r2, [pc, #540]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001bd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bdc:	61d3      	str	r3, [r2, #28]
 8001bde:	4b85      	ldr	r3, [pc, #532]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001be0:	69db      	ldr	r3, [r3, #28]
 8001be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001be6:	60bb      	str	r3, [r7, #8]
 8001be8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bea:	2301      	movs	r3, #1
 8001bec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bee:	4b82      	ldr	r3, [pc, #520]	@ (8001df8 <HAL_RCC_OscConfig+0x4c8>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d118      	bne.n	8001c2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bfa:	4b7f      	ldr	r3, [pc, #508]	@ (8001df8 <HAL_RCC_OscConfig+0x4c8>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a7e      	ldr	r2, [pc, #504]	@ (8001df8 <HAL_RCC_OscConfig+0x4c8>)
 8001c00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c06:	f7ff f859 	bl	8000cbc <HAL_GetTick>
 8001c0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c0c:	e008      	b.n	8001c20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c0e:	f7ff f855 	bl	8000cbc <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	2b64      	cmp	r3, #100	@ 0x64
 8001c1a:	d901      	bls.n	8001c20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	e103      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c20:	4b75      	ldr	r3, [pc, #468]	@ (8001df8 <HAL_RCC_OscConfig+0x4c8>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d0f0      	beq.n	8001c0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d106      	bne.n	8001c42 <HAL_RCC_OscConfig+0x312>
 8001c34:	4b6f      	ldr	r3, [pc, #444]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001c36:	6a1b      	ldr	r3, [r3, #32]
 8001c38:	4a6e      	ldr	r2, [pc, #440]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001c3a:	f043 0301 	orr.w	r3, r3, #1
 8001c3e:	6213      	str	r3, [r2, #32]
 8001c40:	e02d      	b.n	8001c9e <HAL_RCC_OscConfig+0x36e>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d10c      	bne.n	8001c64 <HAL_RCC_OscConfig+0x334>
 8001c4a:	4b6a      	ldr	r3, [pc, #424]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001c4c:	6a1b      	ldr	r3, [r3, #32]
 8001c4e:	4a69      	ldr	r2, [pc, #420]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001c50:	f023 0301 	bic.w	r3, r3, #1
 8001c54:	6213      	str	r3, [r2, #32]
 8001c56:	4b67      	ldr	r3, [pc, #412]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001c58:	6a1b      	ldr	r3, [r3, #32]
 8001c5a:	4a66      	ldr	r2, [pc, #408]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001c5c:	f023 0304 	bic.w	r3, r3, #4
 8001c60:	6213      	str	r3, [r2, #32]
 8001c62:	e01c      	b.n	8001c9e <HAL_RCC_OscConfig+0x36e>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	2b05      	cmp	r3, #5
 8001c6a:	d10c      	bne.n	8001c86 <HAL_RCC_OscConfig+0x356>
 8001c6c:	4b61      	ldr	r3, [pc, #388]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001c6e:	6a1b      	ldr	r3, [r3, #32]
 8001c70:	4a60      	ldr	r2, [pc, #384]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001c72:	f043 0304 	orr.w	r3, r3, #4
 8001c76:	6213      	str	r3, [r2, #32]
 8001c78:	4b5e      	ldr	r3, [pc, #376]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001c7a:	6a1b      	ldr	r3, [r3, #32]
 8001c7c:	4a5d      	ldr	r2, [pc, #372]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001c7e:	f043 0301 	orr.w	r3, r3, #1
 8001c82:	6213      	str	r3, [r2, #32]
 8001c84:	e00b      	b.n	8001c9e <HAL_RCC_OscConfig+0x36e>
 8001c86:	4b5b      	ldr	r3, [pc, #364]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	4a5a      	ldr	r2, [pc, #360]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001c8c:	f023 0301 	bic.w	r3, r3, #1
 8001c90:	6213      	str	r3, [r2, #32]
 8001c92:	4b58      	ldr	r3, [pc, #352]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	4a57      	ldr	r2, [pc, #348]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001c98:	f023 0304 	bic.w	r3, r3, #4
 8001c9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	68db      	ldr	r3, [r3, #12]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d015      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ca6:	f7ff f809 	bl	8000cbc <HAL_GetTick>
 8001caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cac:	e00a      	b.n	8001cc4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cae:	f7ff f805 	bl	8000cbc <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e0b1      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cc4:	4b4b      	ldr	r3, [pc, #300]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001cc6:	6a1b      	ldr	r3, [r3, #32]
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d0ee      	beq.n	8001cae <HAL_RCC_OscConfig+0x37e>
 8001cd0:	e014      	b.n	8001cfc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cd2:	f7fe fff3 	bl	8000cbc <HAL_GetTick>
 8001cd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cd8:	e00a      	b.n	8001cf0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cda:	f7fe ffef 	bl	8000cbc <HAL_GetTick>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d901      	bls.n	8001cf0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001cec:	2303      	movs	r3, #3
 8001cee:	e09b      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cf0:	4b40      	ldr	r3, [pc, #256]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
 8001cf4:	f003 0302 	and.w	r3, r3, #2
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d1ee      	bne.n	8001cda <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001cfc:	7dfb      	ldrb	r3, [r7, #23]
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d105      	bne.n	8001d0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d02:	4b3c      	ldr	r3, [pc, #240]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001d04:	69db      	ldr	r3, [r3, #28]
 8001d06:	4a3b      	ldr	r2, [pc, #236]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001d08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	f000 8087 	beq.w	8001e26 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d18:	4b36      	ldr	r3, [pc, #216]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f003 030c 	and.w	r3, r3, #12
 8001d20:	2b08      	cmp	r3, #8
 8001d22:	d061      	beq.n	8001de8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	69db      	ldr	r3, [r3, #28]
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d146      	bne.n	8001dba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d2c:	4b33      	ldr	r3, [pc, #204]	@ (8001dfc <HAL_RCC_OscConfig+0x4cc>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d32:	f7fe ffc3 	bl	8000cbc <HAL_GetTick>
 8001d36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d38:	e008      	b.n	8001d4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d3a:	f7fe ffbf 	bl	8000cbc <HAL_GetTick>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d901      	bls.n	8001d4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e06d      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d4c:	4b29      	ldr	r3, [pc, #164]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d1f0      	bne.n	8001d3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a1b      	ldr	r3, [r3, #32]
 8001d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d60:	d108      	bne.n	8001d74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d62:	4b24      	ldr	r3, [pc, #144]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d66:	f023 020f 	bic.w	r2, r3, #15
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	4921      	ldr	r1, [pc, #132]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001d70:	4313      	orrs	r3, r2
 8001d72:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d74:	4b1f      	ldr	r3, [pc, #124]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a19      	ldr	r1, [r3, #32]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d84:	430b      	orrs	r3, r1
 8001d86:	491b      	ldr	r1, [pc, #108]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dfc <HAL_RCC_OscConfig+0x4cc>)
 8001d8e:	2201      	movs	r2, #1
 8001d90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d92:	f7fe ff93 	bl	8000cbc <HAL_GetTick>
 8001d96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d98:	e008      	b.n	8001dac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d9a:	f7fe ff8f 	bl	8000cbc <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e03d      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dac:	4b11      	ldr	r3, [pc, #68]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d0f0      	beq.n	8001d9a <HAL_RCC_OscConfig+0x46a>
 8001db8:	e035      	b.n	8001e26 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dba:	4b10      	ldr	r3, [pc, #64]	@ (8001dfc <HAL_RCC_OscConfig+0x4cc>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc0:	f7fe ff7c 	bl	8000cbc <HAL_GetTick>
 8001dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dc6:	e008      	b.n	8001dda <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dc8:	f7fe ff78 	bl	8000cbc <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d901      	bls.n	8001dda <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	e026      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dda:	4b06      	ldr	r3, [pc, #24]	@ (8001df4 <HAL_RCC_OscConfig+0x4c4>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d1f0      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x498>
 8001de6:	e01e      	b.n	8001e26 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	69db      	ldr	r3, [r3, #28]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d107      	bne.n	8001e00 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e019      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
 8001df4:	40021000 	.word	0x40021000
 8001df8:	40007000 	.word	0x40007000
 8001dfc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e00:	4b0b      	ldr	r3, [pc, #44]	@ (8001e30 <HAL_RCC_OscConfig+0x500>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a1b      	ldr	r3, [r3, #32]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d106      	bne.n	8001e22 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d001      	beq.n	8001e26 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e000      	b.n	8001e28 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001e26:	2300      	movs	r3, #0
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3718      	adds	r7, #24
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40021000 	.word	0x40021000

08001e34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d101      	bne.n	8001e48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e0a0      	b.n	8001f8a <HAL_RCC_ClockConfig+0x156>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0302 	and.w	r3, r3, #2
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d020      	beq.n	8001e96 <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0304 	and.w	r3, r3, #4
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d005      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x38>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e60:	4b4c      	ldr	r3, [pc, #304]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	4a4b      	ldr	r2, [pc, #300]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001e66:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001e6a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0308 	and.w	r3, r3, #8
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d005      	beq.n	8001e84 <HAL_RCC_ClockConfig+0x50>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e78:	4b46      	ldr	r3, [pc, #280]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	4a45      	ldr	r2, [pc, #276]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001e7e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001e82:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e84:	4b43      	ldr	r3, [pc, #268]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	4940      	ldr	r1, [pc, #256]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001e92:	4313      	orrs	r3, r2
 8001e94:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d040      	beq.n	8001f24 <HAL_RCC_ClockConfig+0xf0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d107      	bne.n	8001eba <HAL_RCC_ClockConfig+0x86>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eaa:	4b3a      	ldr	r3, [pc, #232]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d115      	bne.n	8001ee2 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e067      	b.n	8001f8a <HAL_RCC_ClockConfig+0x156>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d107      	bne.n	8001ed2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ec2:	4b34      	ldr	r3, [pc, #208]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d109      	bne.n	8001ee2 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e05b      	b.n	8001f8a <HAL_RCC_ClockConfig+0x156>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed2:	4b30      	ldr	r3, [pc, #192]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d101      	bne.n	8001ee2 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e053      	b.n	8001f8a <HAL_RCC_ClockConfig+0x156>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ee2:	4b2c      	ldr	r3, [pc, #176]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f023 0203 	bic.w	r2, r3, #3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	4929      	ldr	r1, [pc, #164]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ef4:	f7fe fee2 	bl	8000cbc <HAL_GetTick>
 8001ef8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001efa:	e00a      	b.n	8001f12 <HAL_RCC_ClockConfig+0xde>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001efc:	f7fe fede 	bl	8000cbc <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e03b      	b.n	8001f8a <HAL_RCC_ClockConfig+0x156>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f12:	4b20      	ldr	r3, [pc, #128]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f003 020c 	and.w	r2, r3, #12
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d1eb      	bne.n	8001efc <HAL_RCC_ClockConfig+0xc8>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0304 	and.w	r3, r3, #4
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d008      	beq.n	8001f42 <HAL_RCC_ClockConfig+0x10e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f30:	4b18      	ldr	r3, [pc, #96]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	4915      	ldr	r1, [pc, #84]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0308 	and.w	r3, r3, #8
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d009      	beq.n	8001f62 <HAL_RCC_ClockConfig+0x12e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f4e:	4b11      	ldr	r3, [pc, #68]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	490d      	ldr	r1, [pc, #52]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f62:	f000 f81f 	bl	8001fa4 <HAL_RCC_GetSysClockFreq>
 8001f66:	4602      	mov	r2, r0
 8001f68:	4b0a      	ldr	r3, [pc, #40]	@ (8001f94 <HAL_RCC_ClockConfig+0x160>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	091b      	lsrs	r3, r3, #4
 8001f6e:	f003 030f 	and.w	r3, r3, #15
 8001f72:	4909      	ldr	r1, [pc, #36]	@ (8001f98 <HAL_RCC_ClockConfig+0x164>)
 8001f74:	5ccb      	ldrb	r3, [r1, r3]
 8001f76:	fa22 f303 	lsr.w	r3, r2, r3
 8001f7a:	4a08      	ldr	r2, [pc, #32]	@ (8001f9c <HAL_RCC_ClockConfig+0x168>)
 8001f7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f7e:	4b08      	ldr	r3, [pc, #32]	@ (8001fa0 <HAL_RCC_ClockConfig+0x16c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7fe fe58 	bl	8000c38 <HAL_InitTick>

  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	40021000 	.word	0x40021000
 8001f98:	08004194 	.word	0x08004194
 8001f9c:	20000004 	.word	0x20000004
 8001fa0:	20000008 	.word	0x20000008

08001fa4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b087      	sub	sp, #28
 8001fa8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60bb      	str	r3, [r7, #8]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	617b      	str	r3, [r7, #20]
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8002034 <HAL_RCC_GetSysClockFreq+0x90>)
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f003 030c 	and.w	r3, r3, #12
 8001fca:	2b04      	cmp	r3, #4
 8001fcc:	d002      	beq.n	8001fd4 <HAL_RCC_GetSysClockFreq+0x30>
 8001fce:	2b08      	cmp	r3, #8
 8001fd0:	d003      	beq.n	8001fda <HAL_RCC_GetSysClockFreq+0x36>
 8001fd2:	e026      	b.n	8002022 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fd4:	4b18      	ldr	r3, [pc, #96]	@ (8002038 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fd6:	613b      	str	r3, [r7, #16]
      break;
 8001fd8:	e026      	b.n	8002028 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	0c9b      	lsrs	r3, r3, #18
 8001fde:	f003 030f 	and.w	r3, r3, #15
 8001fe2:	4a16      	ldr	r2, [pc, #88]	@ (800203c <HAL_RCC_GetSysClockFreq+0x98>)
 8001fe4:	5cd3      	ldrb	r3, [r2, r3]
 8001fe6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d00f      	beq.n	8002012 <HAL_RCC_GetSysClockFreq+0x6e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8001ff2:	4b10      	ldr	r3, [pc, #64]	@ (8002034 <HAL_RCC_GetSysClockFreq+0x90>)
 8001ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	4a11      	ldr	r2, [pc, #68]	@ (8002040 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ffc:	5cd3      	ldrb	r3, [r2, r3]
 8001ffe:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a0d      	ldr	r2, [pc, #52]	@ (8002038 <HAL_RCC_GetSysClockFreq+0x94>)
 8002004:	fb03 f202 	mul.w	r2, r3, r2
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	fbb2 f3f3 	udiv	r3, r2, r3
 800200e:	617b      	str	r3, [r7, #20]
 8002010:	e004      	b.n	800201c <HAL_RCC_GetSysClockFreq+0x78>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a0b      	ldr	r2, [pc, #44]	@ (8002044 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002016:	fb02 f303 	mul.w	r3, r2, r3
 800201a:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	613b      	str	r3, [r7, #16]
      break;
 8002020:	e002      	b.n	8002028 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002022:	4b05      	ldr	r3, [pc, #20]	@ (8002038 <HAL_RCC_GetSysClockFreq+0x94>)
 8002024:	613b      	str	r3, [r7, #16]
      break;
 8002026:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002028:	693b      	ldr	r3, [r7, #16]
}
 800202a:	4618      	mov	r0, r3
 800202c:	371c      	adds	r7, #28
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr
 8002034:	40021000 	.word	0x40021000
 8002038:	007a1200 	.word	0x007a1200
 800203c:	080041ac 	.word	0x080041ac
 8002040:	080041bc 	.word	0x080041bc
 8002044:	003d0900 	.word	0x003d0900

08002048 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800204c:	4b02      	ldr	r3, [pc, #8]	@ (8002058 <HAL_RCC_GetHCLKFreq+0x10>)
 800204e:	681b      	ldr	r3, [r3, #0]
}
 8002050:	4618      	mov	r0, r3
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr
 8002058:	20000004 	.word	0x20000004

0800205c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002060:	f7ff fff2 	bl	8002048 <HAL_RCC_GetHCLKFreq>
 8002064:	4602      	mov	r2, r0
 8002066:	4b05      	ldr	r3, [pc, #20]	@ (800207c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	0a1b      	lsrs	r3, r3, #8
 800206c:	f003 0307 	and.w	r3, r3, #7
 8002070:	4903      	ldr	r1, [pc, #12]	@ (8002080 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002072:	5ccb      	ldrb	r3, [r1, r3]
 8002074:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002078:	4618      	mov	r0, r3
 800207a:	bd80      	pop	{r7, pc}
 800207c:	40021000 	.word	0x40021000
 8002080:	080041a4 	.word	0x080041a4

08002084 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002088:	f7ff ffde 	bl	8002048 <HAL_RCC_GetHCLKFreq>
 800208c:	4602      	mov	r2, r0
 800208e:	4b05      	ldr	r3, [pc, #20]	@ (80020a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	0adb      	lsrs	r3, r3, #11
 8002094:	f003 0307 	and.w	r3, r3, #7
 8002098:	4903      	ldr	r1, [pc, #12]	@ (80020a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800209a:	5ccb      	ldrb	r3, [r1, r3]
 800209c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40021000 	.word	0x40021000
 80020a8:	080041a4 	.word	0x080041a4

080020ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020b4:	4b0a      	ldr	r3, [pc, #40]	@ (80020e0 <RCC_Delay+0x34>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a0a      	ldr	r2, [pc, #40]	@ (80020e4 <RCC_Delay+0x38>)
 80020ba:	fba2 2303 	umull	r2, r3, r2, r3
 80020be:	0a5b      	lsrs	r3, r3, #9
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	fb02 f303 	mul.w	r3, r2, r3
 80020c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020c8:	bf00      	nop
  }
  while (Delay --);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	1e5a      	subs	r2, r3, #1
 80020ce:	60fa      	str	r2, [r7, #12]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d1f9      	bne.n	80020c8 <RCC_Delay+0x1c>
}
 80020d4:	bf00      	nop
 80020d6:	bf00      	nop
 80020d8:	3714      	adds	r7, #20
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr
 80020e0:	20000004 	.word	0x20000004
 80020e4:	10624dd3 	.word	0x10624dd3

080020e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80020f0:	2300      	movs	r3, #0
 80020f2:	613b      	str	r3, [r7, #16]
 80020f4:	2300      	movs	r3, #0
 80020f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0301 	and.w	r3, r3, #1
 8002100:	2b00      	cmp	r3, #0
 8002102:	d07d      	beq.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002104:	2300      	movs	r3, #0
 8002106:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002108:	4b47      	ldr	r3, [pc, #284]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800210a:	69db      	ldr	r3, [r3, #28]
 800210c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10d      	bne.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002114:	4b44      	ldr	r3, [pc, #272]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002116:	69db      	ldr	r3, [r3, #28]
 8002118:	4a43      	ldr	r2, [pc, #268]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800211a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800211e:	61d3      	str	r3, [r2, #28]
 8002120:	4b41      	ldr	r3, [pc, #260]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002122:	69db      	ldr	r3, [r3, #28]
 8002124:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002128:	60bb      	str	r3, [r7, #8]
 800212a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800212c:	2301      	movs	r3, #1
 800212e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002130:	4b3e      	ldr	r3, [pc, #248]	@ (800222c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002138:	2b00      	cmp	r3, #0
 800213a:	d118      	bne.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800213c:	4b3b      	ldr	r3, [pc, #236]	@ (800222c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a3a      	ldr	r2, [pc, #232]	@ (800222c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8002142:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002146:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002148:	f7fe fdb8 	bl	8000cbc <HAL_GetTick>
 800214c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800214e:	e008      	b.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002150:	f7fe fdb4 	bl	8000cbc <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	2b64      	cmp	r3, #100	@ 0x64
 800215c:	d901      	bls.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e05e      	b.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x138>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002162:	4b32      	ldr	r3, [pc, #200]	@ (800222c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800216a:	2b00      	cmp	r3, #0
 800216c:	d0f0      	beq.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800216e:	4b2e      	ldr	r3, [pc, #184]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002170:	6a1b      	ldr	r3, [r3, #32]
 8002172:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002176:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d02e      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002186:	68fa      	ldr	r2, [r7, #12]
 8002188:	429a      	cmp	r2, r3
 800218a:	d027      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800218c:	4b26      	ldr	r3, [pc, #152]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800218e:	6a1b      	ldr	r3, [r3, #32]
 8002190:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002194:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002196:	4b26      	ldr	r3, [pc, #152]	@ (8002230 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002198:	2201      	movs	r2, #1
 800219a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800219c:	4b24      	ldr	r3, [pc, #144]	@ (8002230 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80021a2:	4a21      	ldr	r2, [pc, #132]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d014      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b2:	f7fe fd83 	bl	8000cbc <HAL_GetTick>
 80021b6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021b8:	e00a      	b.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ba:	f7fe fd7f 	bl	8000cbc <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d901      	bls.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e027      	b.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x138>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021d0:	4b15      	ldr	r3, [pc, #84]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80021d2:	6a1b      	ldr	r3, [r3, #32]
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d0ee      	beq.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021dc:	4b12      	ldr	r3, [pc, #72]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80021de:	6a1b      	ldr	r3, [r3, #32]
 80021e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	490f      	ldr	r1, [pc, #60]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80021ea:	4313      	orrs	r3, r2
 80021ec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021ee:	7dfb      	ldrb	r3, [r7, #23]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d105      	bne.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80021f6:	69db      	ldr	r3, [r3, #28]
 80021f8:	4a0b      	ldr	r2, [pc, #44]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80021fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021fe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	2b00      	cmp	r3, #0
 800220a:	d008      	beq.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800220c:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	4903      	ldr	r1, [pc, #12]	@ (8002228 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800221a:	4313      	orrs	r3, r2
 800221c:	604b      	str	r3, [r1, #4]
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800221e:	2300      	movs	r3, #0
}
 8002220:	4618      	mov	r0, r3
 8002222:	3718      	adds	r7, #24
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40021000 	.word	0x40021000
 800222c:	40007000 	.word	0x40007000
 8002230:	42420440 	.word	0x42420440

08002234 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d101      	bne.n	8002246 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e041      	b.n	80022ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b00      	cmp	r3, #0
 8002250:	d106      	bne.n	8002260 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f7fe fc1a 	bl	8000a94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2202      	movs	r2, #2
 8002264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	3304      	adds	r3, #4
 8002270:	4619      	mov	r1, r3
 8002272:	4610      	mov	r0, r2
 8002274:	f000 fa64 	bl	8002740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2201      	movs	r2, #1
 800227c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2201      	movs	r2, #1
 8002284:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2201      	movs	r2, #1
 800228c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2201      	movs	r2, #1
 800229c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2201      	movs	r2, #1
 80022a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2201      	movs	r2, #1
 80022ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
	...

080022d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d001      	beq.n	80022ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e03f      	b.n	800236c <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2202      	movs	r2, #2
 80022f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68da      	ldr	r2, [r3, #12]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f042 0201 	orr.w	r2, r2, #1
 8002302:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a1b      	ldr	r2, [pc, #108]	@ (8002378 <HAL_TIM_Base_Start_IT+0xa4>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d013      	beq.n	8002336 <HAL_TIM_Base_Start_IT+0x62>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002316:	d00e      	beq.n	8002336 <HAL_TIM_Base_Start_IT+0x62>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a17      	ldr	r2, [pc, #92]	@ (800237c <HAL_TIM_Base_Start_IT+0xa8>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d009      	beq.n	8002336 <HAL_TIM_Base_Start_IT+0x62>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a16      	ldr	r2, [pc, #88]	@ (8002380 <HAL_TIM_Base_Start_IT+0xac>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d004      	beq.n	8002336 <HAL_TIM_Base_Start_IT+0x62>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a14      	ldr	r2, [pc, #80]	@ (8002384 <HAL_TIM_Base_Start_IT+0xb0>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d111      	bne.n	800235a <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f003 0307 	and.w	r3, r3, #7
 8002340:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2b06      	cmp	r3, #6
 8002346:	d010      	beq.n	800236a <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f042 0201 	orr.w	r2, r2, #1
 8002356:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002358:	e007      	b.n	800236a <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f042 0201 	orr.w	r2, r2, #1
 8002368:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800236a:	2300      	movs	r3, #0
}
 800236c:	4618      	mov	r0, r3
 800236e:	3714      	adds	r7, #20
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	40012c00 	.word	0x40012c00
 800237c:	40000400 	.word	0x40000400
 8002380:	40000800 	.word	0x40000800
 8002384:	40014000 	.word	0x40014000

08002388 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d020      	beq.n	80023ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d01b      	beq.n	80023ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f06f 0202 	mvn.w	r2, #2
 80023bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2201      	movs	r2, #1
 80023c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	699b      	ldr	r3, [r3, #24]
 80023ca:	f003 0303 	and.w	r3, r3, #3
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d003      	beq.n	80023da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 f998 	bl	8002708 <HAL_TIM_IC_CaptureCallback>
 80023d8:	e005      	b.n	80023e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f000 f98b 	bl	80026f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f000 f99a 	bl	800271a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	f003 0304 	and.w	r3, r3, #4
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d020      	beq.n	8002438 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d01b      	beq.n	8002438 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f06f 0204 	mvn.w	r2, #4
 8002408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2202      	movs	r2, #2
 800240e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	699b      	ldr	r3, [r3, #24]
 8002416:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f000 f972 	bl	8002708 <HAL_TIM_IC_CaptureCallback>
 8002424:	e005      	b.n	8002432 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 f965 	bl	80026f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f000 f974 	bl	800271a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	f003 0308 	and.w	r3, r3, #8
 800243e:	2b00      	cmp	r3, #0
 8002440:	d020      	beq.n	8002484 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f003 0308 	and.w	r3, r3, #8
 8002448:	2b00      	cmp	r3, #0
 800244a:	d01b      	beq.n	8002484 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f06f 0208 	mvn.w	r2, #8
 8002454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2204      	movs	r2, #4
 800245a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	69db      	ldr	r3, [r3, #28]
 8002462:	f003 0303 	and.w	r3, r3, #3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d003      	beq.n	8002472 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 f94c 	bl	8002708 <HAL_TIM_IC_CaptureCallback>
 8002470:	e005      	b.n	800247e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f000 f93f 	bl	80026f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f000 f94e 	bl	800271a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	f003 0310 	and.w	r3, r3, #16
 800248a:	2b00      	cmp	r3, #0
 800248c:	d020      	beq.n	80024d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f003 0310 	and.w	r3, r3, #16
 8002494:	2b00      	cmp	r3, #0
 8002496:	d01b      	beq.n	80024d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f06f 0210 	mvn.w	r2, #16
 80024a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2208      	movs	r2, #8
 80024a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	69db      	ldr	r3, [r3, #28]
 80024ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d003      	beq.n	80024be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f000 f926 	bl	8002708 <HAL_TIM_IC_CaptureCallback>
 80024bc:	e005      	b.n	80024ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f000 f919 	bl	80026f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f000 f928 	bl	800271a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00c      	beq.n	80024f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f003 0301 	and.w	r3, r3, #1
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d007      	beq.n	80024f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f06f 0201 	mvn.w	r2, #1
 80024ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f7fe f978 	bl	80007e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d00c      	beq.n	8002518 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002504:	2b00      	cmp	r3, #0
 8002506:	d007      	beq.n	8002518 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f000 faa5 	bl	8002a62 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00c      	beq.n	800253c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002528:	2b00      	cmp	r3, #0
 800252a:	d007      	beq.n	800253c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002534:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 f8f8 	bl	800272c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	f003 0320 	and.w	r3, r3, #32
 8002542:	2b00      	cmp	r3, #0
 8002544:	d00c      	beq.n	8002560 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f003 0320 	and.w	r3, r3, #32
 800254c:	2b00      	cmp	r3, #0
 800254e:	d007      	beq.n	8002560 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f06f 0220 	mvn.w	r2, #32
 8002558:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 fa78 	bl	8002a50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002560:	bf00      	nop
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002572:	2300      	movs	r3, #0
 8002574:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800257c:	2b01      	cmp	r3, #1
 800257e:	d101      	bne.n	8002584 <HAL_TIM_ConfigClockSource+0x1c>
 8002580:	2302      	movs	r3, #2
 8002582:	e0b4      	b.n	80026ee <HAL_TIM_ConfigClockSource+0x186>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2202      	movs	r2, #2
 8002590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80025a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80025aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68ba      	ldr	r2, [r7, #8]
 80025b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025bc:	d03e      	beq.n	800263c <HAL_TIM_ConfigClockSource+0xd4>
 80025be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025c2:	f200 8087 	bhi.w	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 80025c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025ca:	f000 8086 	beq.w	80026da <HAL_TIM_ConfigClockSource+0x172>
 80025ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025d2:	d87f      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 80025d4:	2b70      	cmp	r3, #112	@ 0x70
 80025d6:	d01a      	beq.n	800260e <HAL_TIM_ConfigClockSource+0xa6>
 80025d8:	2b70      	cmp	r3, #112	@ 0x70
 80025da:	d87b      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 80025dc:	2b60      	cmp	r3, #96	@ 0x60
 80025de:	d050      	beq.n	8002682 <HAL_TIM_ConfigClockSource+0x11a>
 80025e0:	2b60      	cmp	r3, #96	@ 0x60
 80025e2:	d877      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 80025e4:	2b50      	cmp	r3, #80	@ 0x50
 80025e6:	d03c      	beq.n	8002662 <HAL_TIM_ConfigClockSource+0xfa>
 80025e8:	2b50      	cmp	r3, #80	@ 0x50
 80025ea:	d873      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 80025ec:	2b40      	cmp	r3, #64	@ 0x40
 80025ee:	d058      	beq.n	80026a2 <HAL_TIM_ConfigClockSource+0x13a>
 80025f0:	2b40      	cmp	r3, #64	@ 0x40
 80025f2:	d86f      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 80025f4:	2b30      	cmp	r3, #48	@ 0x30
 80025f6:	d064      	beq.n	80026c2 <HAL_TIM_ConfigClockSource+0x15a>
 80025f8:	2b30      	cmp	r3, #48	@ 0x30
 80025fa:	d86b      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 80025fc:	2b20      	cmp	r3, #32
 80025fe:	d060      	beq.n	80026c2 <HAL_TIM_ConfigClockSource+0x15a>
 8002600:	2b20      	cmp	r3, #32
 8002602:	d867      	bhi.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
 8002604:	2b00      	cmp	r3, #0
 8002606:	d05c      	beq.n	80026c2 <HAL_TIM_ConfigClockSource+0x15a>
 8002608:	2b10      	cmp	r3, #16
 800260a:	d05a      	beq.n	80026c2 <HAL_TIM_ConfigClockSource+0x15a>
 800260c:	e062      	b.n	80026d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800261e:	f000 f992 	bl	8002946 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002630:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68ba      	ldr	r2, [r7, #8]
 8002638:	609a      	str	r2, [r3, #8]
      break;
 800263a:	e04f      	b.n	80026dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800264c:	f000 f97b 	bl	8002946 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	689a      	ldr	r2, [r3, #8]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800265e:	609a      	str	r2, [r3, #8]
      break;
 8002660:	e03c      	b.n	80026dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800266e:	461a      	mov	r2, r3
 8002670:	f000 f8f2 	bl	8002858 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2150      	movs	r1, #80	@ 0x50
 800267a:	4618      	mov	r0, r3
 800267c:	f000 f949 	bl	8002912 <TIM_ITRx_SetConfig>
      break;
 8002680:	e02c      	b.n	80026dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800268e:	461a      	mov	r2, r3
 8002690:	f000 f910 	bl	80028b4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2160      	movs	r1, #96	@ 0x60
 800269a:	4618      	mov	r0, r3
 800269c:	f000 f939 	bl	8002912 <TIM_ITRx_SetConfig>
      break;
 80026a0:	e01c      	b.n	80026dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026ae:	461a      	mov	r2, r3
 80026b0:	f000 f8d2 	bl	8002858 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2140      	movs	r1, #64	@ 0x40
 80026ba:	4618      	mov	r0, r3
 80026bc:	f000 f929 	bl	8002912 <TIM_ITRx_SetConfig>
      break;
 80026c0:	e00c      	b.n	80026dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4619      	mov	r1, r3
 80026cc:	4610      	mov	r0, r2
 80026ce:	f000 f920 	bl	8002912 <TIM_ITRx_SetConfig>
      break;
 80026d2:	e003      	b.n	80026dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	73fb      	strb	r3, [r7, #15]
      break;
 80026d8:	e000      	b.n	80026dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80026da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80026ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b083      	sub	sp, #12
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026fe:	bf00      	nop
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr

08002708 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	bc80      	pop	{r7}
 8002718:	4770      	bx	lr

0800271a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800271a:	b480      	push	{r7}
 800271c:	b083      	sub	sp, #12
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr

0800272c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	bc80      	pop	{r7}
 800273c:	4770      	bx	lr
	...

08002740 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002740:	b480      	push	{r7}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	4a3b      	ldr	r2, [pc, #236]	@ (8002840 <TIM_Base_SetConfig+0x100>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d00b      	beq.n	8002770 <TIM_Base_SetConfig+0x30>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800275e:	d007      	beq.n	8002770 <TIM_Base_SetConfig+0x30>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	4a38      	ldr	r2, [pc, #224]	@ (8002844 <TIM_Base_SetConfig+0x104>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d003      	beq.n	8002770 <TIM_Base_SetConfig+0x30>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	4a37      	ldr	r2, [pc, #220]	@ (8002848 <TIM_Base_SetConfig+0x108>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d108      	bne.n	8002782 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002776:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	4313      	orrs	r3, r2
 8002780:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a2e      	ldr	r2, [pc, #184]	@ (8002840 <TIM_Base_SetConfig+0x100>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d017      	beq.n	80027ba <TIM_Base_SetConfig+0x7a>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002790:	d013      	beq.n	80027ba <TIM_Base_SetConfig+0x7a>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a2b      	ldr	r2, [pc, #172]	@ (8002844 <TIM_Base_SetConfig+0x104>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d00f      	beq.n	80027ba <TIM_Base_SetConfig+0x7a>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a2a      	ldr	r2, [pc, #168]	@ (8002848 <TIM_Base_SetConfig+0x108>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d00b      	beq.n	80027ba <TIM_Base_SetConfig+0x7a>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a29      	ldr	r2, [pc, #164]	@ (800284c <TIM_Base_SetConfig+0x10c>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d007      	beq.n	80027ba <TIM_Base_SetConfig+0x7a>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a28      	ldr	r2, [pc, #160]	@ (8002850 <TIM_Base_SetConfig+0x110>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d003      	beq.n	80027ba <TIM_Base_SetConfig+0x7a>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a27      	ldr	r2, [pc, #156]	@ (8002854 <TIM_Base_SetConfig+0x114>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d108      	bne.n	80027cc <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	68db      	ldr	r3, [r3, #12]
 80027c6:	68fa      	ldr	r2, [r7, #12]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	695b      	ldr	r3, [r3, #20]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	68fa      	ldr	r2, [r7, #12]
 80027de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4a13      	ldr	r2, [pc, #76]	@ (8002840 <TIM_Base_SetConfig+0x100>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d00b      	beq.n	8002810 <TIM_Base_SetConfig+0xd0>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4a14      	ldr	r2, [pc, #80]	@ (800284c <TIM_Base_SetConfig+0x10c>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d007      	beq.n	8002810 <TIM_Base_SetConfig+0xd0>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4a13      	ldr	r2, [pc, #76]	@ (8002850 <TIM_Base_SetConfig+0x110>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d003      	beq.n	8002810 <TIM_Base_SetConfig+0xd0>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a12      	ldr	r2, [pc, #72]	@ (8002854 <TIM_Base_SetConfig+0x114>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d103      	bne.n	8002818 <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	691a      	ldr	r2, [r3, #16]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2201      	movs	r2, #1
 800281c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	691b      	ldr	r3, [r3, #16]
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	2b00      	cmp	r3, #0
 8002828:	d005      	beq.n	8002836 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	691b      	ldr	r3, [r3, #16]
 800282e:	f023 0201 	bic.w	r2, r3, #1
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	611a      	str	r2, [r3, #16]
  }
}
 8002836:	bf00      	nop
 8002838:	3714      	adds	r7, #20
 800283a:	46bd      	mov	sp, r7
 800283c:	bc80      	pop	{r7}
 800283e:	4770      	bx	lr
 8002840:	40012c00 	.word	0x40012c00
 8002844:	40000400 	.word	0x40000400
 8002848:	40000800 	.word	0x40000800
 800284c:	40014000 	.word	0x40014000
 8002850:	40014400 	.word	0x40014400
 8002854:	40014800 	.word	0x40014800

08002858 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002858:	b480      	push	{r7}
 800285a:	b087      	sub	sp, #28
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6a1b      	ldr	r3, [r3, #32]
 8002868:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	f023 0201 	bic.w	r2, r3, #1
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002882:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	011b      	lsls	r3, r3, #4
 8002888:	693a      	ldr	r2, [r7, #16]
 800288a:	4313      	orrs	r3, r2
 800288c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	f023 030a 	bic.w	r3, r3, #10
 8002894:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002896:	697a      	ldr	r2, [r7, #20]
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	4313      	orrs	r3, r2
 800289c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	693a      	ldr	r2, [r7, #16]
 80028a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	621a      	str	r2, [r3, #32]
}
 80028aa:	bf00      	nop
 80028ac:	371c      	adds	r7, #28
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr

080028b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b087      	sub	sp, #28
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6a1b      	ldr	r3, [r3, #32]
 80028ca:	f023 0210 	bic.w	r2, r3, #16
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	699b      	ldr	r3, [r3, #24]
 80028d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80028de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	031b      	lsls	r3, r3, #12
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80028f0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	011b      	lsls	r3, r3, #4
 80028f6:	697a      	ldr	r2, [r7, #20]
 80028f8:	4313      	orrs	r3, r2
 80028fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	693a      	ldr	r2, [r7, #16]
 8002900:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	697a      	ldr	r2, [r7, #20]
 8002906:	621a      	str	r2, [r3, #32]
}
 8002908:	bf00      	nop
 800290a:	371c      	adds	r7, #28
 800290c:	46bd      	mov	sp, r7
 800290e:	bc80      	pop	{r7}
 8002910:	4770      	bx	lr

08002912 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002912:	b480      	push	{r7}
 8002914:	b085      	sub	sp, #20
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
 800291a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002928:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800292a:	683a      	ldr	r2, [r7, #0]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	4313      	orrs	r3, r2
 8002930:	f043 0307 	orr.w	r3, r3, #7
 8002934:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	68fa      	ldr	r2, [r7, #12]
 800293a:	609a      	str	r2, [r3, #8]
}
 800293c:	bf00      	nop
 800293e:	3714      	adds	r7, #20
 8002940:	46bd      	mov	sp, r7
 8002942:	bc80      	pop	{r7}
 8002944:	4770      	bx	lr

08002946 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002946:	b480      	push	{r7}
 8002948:	b087      	sub	sp, #28
 800294a:	af00      	add	r7, sp, #0
 800294c:	60f8      	str	r0, [r7, #12]
 800294e:	60b9      	str	r1, [r7, #8]
 8002950:	607a      	str	r2, [r7, #4]
 8002952:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002960:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	021a      	lsls	r2, r3, #8
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	431a      	orrs	r2, r3
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	4313      	orrs	r3, r2
 800296e:	697a      	ldr	r2, [r7, #20]
 8002970:	4313      	orrs	r3, r2
 8002972:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	697a      	ldr	r2, [r7, #20]
 8002978:	609a      	str	r2, [r3, #8]
}
 800297a:	bf00      	nop
 800297c:	371c      	adds	r7, #28
 800297e:	46bd      	mov	sp, r7
 8002980:	bc80      	pop	{r7}
 8002982:	4770      	bx	lr

08002984 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002994:	2b01      	cmp	r3, #1
 8002996:	d101      	bne.n	800299c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002998:	2302      	movs	r3, #2
 800299a:	e04b      	b.n	8002a34 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2202      	movs	r2, #2
 80029a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	68fa      	ldr	r2, [r7, #12]
 80029d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a19      	ldr	r2, [pc, #100]	@ (8002a40 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d013      	beq.n	8002a08 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029e8:	d00e      	beq.n	8002a08 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a15      	ldr	r2, [pc, #84]	@ (8002a44 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d009      	beq.n	8002a08 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a13      	ldr	r2, [pc, #76]	@ (8002a48 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d004      	beq.n	8002a08 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a12      	ldr	r2, [pc, #72]	@ (8002a4c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d10c      	bne.n	8002a22 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a0e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	68ba      	ldr	r2, [r7, #8]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2201      	movs	r2, #1
 8002a26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3714      	adds	r7, #20
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bc80      	pop	{r7}
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	40012c00 	.word	0x40012c00
 8002a44:	40000400 	.word	0x40000400
 8002a48:	40000800 	.word	0x40000800
 8002a4c:	40014000 	.word	0x40014000

08002a50 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bc80      	pop	{r7}
 8002a60:	4770      	bx	lr

08002a62 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a62:	b480      	push	{r7}
 8002a64:	b083      	sub	sp, #12
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a6a:	bf00      	nop
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bc80      	pop	{r7}
 8002a72:	4770      	bx	lr

08002a74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e042      	b.n	8002b0c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d106      	bne.n	8002aa0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7fe f848 	bl	8000b30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2224      	movs	r2, #36	@ 0x24
 8002aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	68da      	ldr	r2, [r3, #12]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002ab6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f000 fdb7 	bl	800362c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	691a      	ldr	r2, [r3, #16]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002acc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	695a      	ldr	r2, [r3, #20]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002adc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68da      	ldr	r2, [r3, #12]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002aec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2220      	movs	r2, #32
 8002af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2220      	movs	r2, #32
 8002b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b0a:	2300      	movs	r3, #0
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3708      	adds	r7, #8
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b08a      	sub	sp, #40	@ 0x28
 8002b18:	af02      	add	r7, sp, #8
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	603b      	str	r3, [r7, #0]
 8002b20:	4613      	mov	r3, r2
 8002b22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b24:	2300      	movs	r3, #0
 8002b26:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	2b20      	cmp	r3, #32
 8002b32:	d175      	bne.n	8002c20 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d002      	beq.n	8002b40 <HAL_UART_Transmit+0x2c>
 8002b3a:	88fb      	ldrh	r3, [r7, #6]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d101      	bne.n	8002b44 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e06e      	b.n	8002c22 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2200      	movs	r2, #0
 8002b48:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2221      	movs	r2, #33	@ 0x21
 8002b4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b52:	f7fe f8b3 	bl	8000cbc <HAL_GetTick>
 8002b56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	88fa      	ldrh	r2, [r7, #6]
 8002b5c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	88fa      	ldrh	r2, [r7, #6]
 8002b62:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b6c:	d108      	bne.n	8002b80 <HAL_UART_Transmit+0x6c>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	691b      	ldr	r3, [r3, #16]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d104      	bne.n	8002b80 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002b76:	2300      	movs	r3, #0
 8002b78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	61bb      	str	r3, [r7, #24]
 8002b7e:	e003      	b.n	8002b88 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b84:	2300      	movs	r3, #0
 8002b86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b88:	e02e      	b.n	8002be8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	9300      	str	r3, [sp, #0]
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	2200      	movs	r2, #0
 8002b92:	2180      	movs	r1, #128	@ 0x80
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 fb1c 	bl	80031d2 <UART_WaitOnFlagUntilTimeout>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d005      	beq.n	8002bac <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e03a      	b.n	8002c22 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d10b      	bne.n	8002bca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	881b      	ldrh	r3, [r3, #0]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bc0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	3302      	adds	r3, #2
 8002bc6:	61bb      	str	r3, [r7, #24]
 8002bc8:	e007      	b.n	8002bda <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	781a      	ldrb	r2, [r3, #0]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	3b01      	subs	r3, #1
 8002be2:	b29a      	uxth	r2, r3
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002bec:	b29b      	uxth	r3, r3
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d1cb      	bne.n	8002b8a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	9300      	str	r3, [sp, #0]
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	2140      	movs	r1, #64	@ 0x40
 8002bfc:	68f8      	ldr	r0, [r7, #12]
 8002bfe:	f000 fae8 	bl	80031d2 <UART_WaitOnFlagUntilTimeout>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d005      	beq.n	8002c14 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2220      	movs	r2, #32
 8002c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e006      	b.n	8002c22 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2220      	movs	r2, #32
 8002c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	e000      	b.n	8002c22 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002c20:	2302      	movs	r3, #2
  }
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3720      	adds	r7, #32
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b084      	sub	sp, #16
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	60f8      	str	r0, [r7, #12]
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	4613      	mov	r3, r2
 8002c36:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	2b20      	cmp	r3, #32
 8002c42:	d112      	bne.n	8002c6a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d002      	beq.n	8002c50 <HAL_UART_Receive_IT+0x26>
 8002c4a:	88fb      	ldrh	r3, [r7, #6]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d101      	bne.n	8002c54 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e00b      	b.n	8002c6c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2200      	movs	r2, #0
 8002c58:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002c5a:	88fb      	ldrh	r3, [r7, #6]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	68b9      	ldr	r1, [r7, #8]
 8002c60:	68f8      	ldr	r0, [r7, #12]
 8002c62:	f000 fb0f 	bl	8003284 <UART_Start_Receive_IT>
 8002c66:	4603      	mov	r3, r0
 8002c68:	e000      	b.n	8002c6c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002c6a:	2302      	movs	r3, #2
  }
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3710      	adds	r7, #16
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b0ba      	sub	sp, #232	@ 0xe8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	695b      	ldr	r3, [r3, #20]
 8002c96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002ca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002caa:	f003 030f 	and.w	r3, r3, #15
 8002cae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002cb2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10f      	bne.n	8002cda <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cbe:	f003 0320 	and.w	r3, r3, #32
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d009      	beq.n	8002cda <HAL_UART_IRQHandler+0x66>
 8002cc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cca:	f003 0320 	and.w	r3, r3, #32
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d003      	beq.n	8002cda <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f000 fbec 	bl	80034b0 <UART_Receive_IT>
      return;
 8002cd8:	e25b      	b.n	8003192 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002cda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	f000 80de 	beq.w	8002ea0 <HAL_UART_IRQHandler+0x22c>
 8002ce4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ce8:	f003 0301 	and.w	r3, r3, #1
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d106      	bne.n	8002cfe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002cf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cf4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	f000 80d1 	beq.w	8002ea0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d02:	f003 0301 	and.w	r3, r3, #1
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d00b      	beq.n	8002d22 <HAL_UART_IRQHandler+0xae>
 8002d0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d005      	beq.n	8002d22 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d1a:	f043 0201 	orr.w	r2, r3, #1
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d26:	f003 0304 	and.w	r3, r3, #4
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d00b      	beq.n	8002d46 <HAL_UART_IRQHandler+0xd2>
 8002d2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d32:	f003 0301 	and.w	r3, r3, #1
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d005      	beq.n	8002d46 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d3e:	f043 0202 	orr.w	r2, r3, #2
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00b      	beq.n	8002d6a <HAL_UART_IRQHandler+0xf6>
 8002d52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d005      	beq.n	8002d6a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d62:	f043 0204 	orr.w	r2, r3, #4
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d6e:	f003 0308 	and.w	r3, r3, #8
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d011      	beq.n	8002d9a <HAL_UART_IRQHandler+0x126>
 8002d76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d7a:	f003 0320 	and.w	r3, r3, #32
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d105      	bne.n	8002d8e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002d82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d005      	beq.n	8002d9a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d92:	f043 0208 	orr.w	r2, r3, #8
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f000 81f2 	beq.w	8003188 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002da4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002da8:	f003 0320 	and.w	r3, r3, #32
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d008      	beq.n	8002dc2 <HAL_UART_IRQHandler+0x14e>
 8002db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002db4:	f003 0320 	and.w	r3, r3, #32
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d002      	beq.n	8002dc2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f000 fb77 	bl	80034b0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	695b      	ldr	r3, [r3, #20]
 8002dc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	bf14      	ite	ne
 8002dd0:	2301      	movne	r3, #1
 8002dd2:	2300      	moveq	r3, #0
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dde:	f003 0308 	and.w	r3, r3, #8
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d103      	bne.n	8002dee <HAL_UART_IRQHandler+0x17a>
 8002de6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d04f      	beq.n	8002e8e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f000 fa81 	bl	80032f6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	695b      	ldr	r3, [r3, #20]
 8002dfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d041      	beq.n	8002e86 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	3314      	adds	r3, #20
 8002e08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e10:	e853 3f00 	ldrex	r3, [r3]
 8002e14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002e18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	3314      	adds	r3, #20
 8002e2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002e2e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002e32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002e3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002e3e:	e841 2300 	strex	r3, r2, [r1]
 8002e42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002e46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1d9      	bne.n	8002e02 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d013      	beq.n	8002e7e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e5a:	4a7e      	ldr	r2, [pc, #504]	@ (8003054 <HAL_UART_IRQHandler+0x3e0>)
 8002e5c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7fe fb68 	bl	8001538 <HAL_DMA_Abort_IT>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d016      	beq.n	8002e9c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e78:	4610      	mov	r0, r2
 8002e7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e7c:	e00e      	b.n	8002e9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f000 f993 	bl	80031aa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e84:	e00a      	b.n	8002e9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 f98f 	bl	80031aa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e8c:	e006      	b.n	8002e9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 f98b 	bl	80031aa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002e9a:	e175      	b.n	8003188 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e9c:	bf00      	nop
    return;
 8002e9e:	e173      	b.n	8003188 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	f040 814f 	bne.w	8003148 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002eaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002eae:	f003 0310 	and.w	r3, r3, #16
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f000 8148 	beq.w	8003148 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002eb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ebc:	f003 0310 	and.w	r3, r3, #16
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	f000 8141 	beq.w	8003148 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	60bb      	str	r3, [r7, #8]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	60bb      	str	r3, [r7, #8]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	60bb      	str	r3, [r7, #8]
 8002eda:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	695b      	ldr	r3, [r3, #20]
 8002ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	f000 80b6 	beq.w	8003058 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002ef8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	f000 8145 	beq.w	800318c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002f06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	f080 813e 	bcs.w	800318c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f16:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	2b20      	cmp	r3, #32
 8002f20:	f000 8088 	beq.w	8003034 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	330c      	adds	r3, #12
 8002f2a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f32:	e853 3f00 	ldrex	r3, [r3]
 8002f36:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002f3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f42:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	330c      	adds	r3, #12
 8002f4c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002f50:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002f54:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f58:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002f5c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002f60:	e841 2300 	strex	r3, r2, [r1]
 8002f64:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002f68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d1d9      	bne.n	8002f24 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	3314      	adds	r3, #20
 8002f76:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f7a:	e853 3f00 	ldrex	r3, [r3]
 8002f7e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002f80:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f82:	f023 0301 	bic.w	r3, r3, #1
 8002f86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	3314      	adds	r3, #20
 8002f90:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002f94:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002f98:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f9a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002f9c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002fa0:	e841 2300 	strex	r3, r2, [r1]
 8002fa4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002fa6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d1e1      	bne.n	8002f70 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	3314      	adds	r3, #20
 8002fb2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fb6:	e853 3f00 	ldrex	r3, [r3]
 8002fba:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002fbc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	3314      	adds	r3, #20
 8002fcc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002fd0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002fd2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fd4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002fd6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002fd8:	e841 2300 	strex	r3, r2, [r1]
 8002fdc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002fde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1e3      	bne.n	8002fac <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2220      	movs	r2, #32
 8002fe8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	330c      	adds	r3, #12
 8002ff8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ffa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ffc:	e853 3f00 	ldrex	r3, [r3]
 8003000:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003002:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003004:	f023 0310 	bic.w	r3, r3, #16
 8003008:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	330c      	adds	r3, #12
 8003012:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003016:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003018:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800301a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800301c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800301e:	e841 2300 	strex	r3, r2, [r1]
 8003022:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003024:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1e3      	bne.n	8002ff2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800302e:	4618      	mov	r0, r3
 8003030:	f7fe fa47 	bl	80014c2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2202      	movs	r2, #2
 8003038:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003042:	b29b      	uxth	r3, r3
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	b29b      	uxth	r3, r3
 8003048:	4619      	mov	r1, r3
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f000 f8b6 	bl	80031bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003050:	e09c      	b.n	800318c <HAL_UART_IRQHandler+0x518>
 8003052:	bf00      	nop
 8003054:	080033bb 	.word	0x080033bb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003060:	b29b      	uxth	r3, r3
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800306c:	b29b      	uxth	r3, r3
 800306e:	2b00      	cmp	r3, #0
 8003070:	f000 808e 	beq.w	8003190 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003074:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003078:	2b00      	cmp	r3, #0
 800307a:	f000 8089 	beq.w	8003190 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	330c      	adds	r3, #12
 8003084:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003088:	e853 3f00 	ldrex	r3, [r3]
 800308c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800308e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003090:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003094:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	330c      	adds	r3, #12
 800309e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80030a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80030a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80030a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80030aa:	e841 2300 	strex	r3, r2, [r1]
 80030ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80030b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1e3      	bne.n	800307e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	3314      	adds	r3, #20
 80030bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c0:	e853 3f00 	ldrex	r3, [r3]
 80030c4:	623b      	str	r3, [r7, #32]
   return(result);
 80030c6:	6a3b      	ldr	r3, [r7, #32]
 80030c8:	f023 0301 	bic.w	r3, r3, #1
 80030cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	3314      	adds	r3, #20
 80030d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80030da:	633a      	str	r2, [r7, #48]	@ 0x30
 80030dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80030e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030e2:	e841 2300 	strex	r3, r2, [r1]
 80030e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80030e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d1e3      	bne.n	80030b6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2220      	movs	r2, #32
 80030f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	330c      	adds	r3, #12
 8003102:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	e853 3f00 	ldrex	r3, [r3]
 800310a:	60fb      	str	r3, [r7, #12]
   return(result);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f023 0310 	bic.w	r3, r3, #16
 8003112:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	330c      	adds	r3, #12
 800311c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003120:	61fa      	str	r2, [r7, #28]
 8003122:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003124:	69b9      	ldr	r1, [r7, #24]
 8003126:	69fa      	ldr	r2, [r7, #28]
 8003128:	e841 2300 	strex	r3, r2, [r1]
 800312c:	617b      	str	r3, [r7, #20]
   return(result);
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d1e3      	bne.n	80030fc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2202      	movs	r2, #2
 8003138:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800313a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800313e:	4619      	mov	r1, r3
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f000 f83b 	bl	80031bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003146:	e023      	b.n	8003190 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003148:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800314c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003150:	2b00      	cmp	r3, #0
 8003152:	d009      	beq.n	8003168 <HAL_UART_IRQHandler+0x4f4>
 8003154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003158:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800315c:	2b00      	cmp	r3, #0
 800315e:	d003      	beq.n	8003168 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f000 f93e 	bl	80033e2 <UART_Transmit_IT>
    return;
 8003166:	e014      	b.n	8003192 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003168:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800316c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00e      	beq.n	8003192 <HAL_UART_IRQHandler+0x51e>
 8003174:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003178:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800317c:	2b00      	cmp	r3, #0
 800317e:	d008      	beq.n	8003192 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 f97d 	bl	8003480 <UART_EndTransmit_IT>
    return;
 8003186:	e004      	b.n	8003192 <HAL_UART_IRQHandler+0x51e>
    return;
 8003188:	bf00      	nop
 800318a:	e002      	b.n	8003192 <HAL_UART_IRQHandler+0x51e>
      return;
 800318c:	bf00      	nop
 800318e:	e000      	b.n	8003192 <HAL_UART_IRQHandler+0x51e>
      return;
 8003190:	bf00      	nop
  }
}
 8003192:	37e8      	adds	r7, #232	@ 0xe8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80031a0:	bf00      	nop
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bc80      	pop	{r7}
 80031a8:	4770      	bx	lr

080031aa <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80031aa:	b480      	push	{r7}
 80031ac:	b083      	sub	sp, #12
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80031b2:	bf00      	nop
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bc80      	pop	{r7}
 80031ba:	4770      	bx	lr

080031bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	460b      	mov	r3, r1
 80031c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80031c8:	bf00      	nop
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bc80      	pop	{r7}
 80031d0:	4770      	bx	lr

080031d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b086      	sub	sp, #24
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	60f8      	str	r0, [r7, #12]
 80031da:	60b9      	str	r1, [r7, #8]
 80031dc:	603b      	str	r3, [r7, #0]
 80031de:	4613      	mov	r3, r2
 80031e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031e2:	e03b      	b.n	800325c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031e4:	6a3b      	ldr	r3, [r7, #32]
 80031e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031ea:	d037      	beq.n	800325c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ec:	f7fd fd66 	bl	8000cbc <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	6a3a      	ldr	r2, [r7, #32]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d302      	bcc.n	8003202 <UART_WaitOnFlagUntilTimeout+0x30>
 80031fc:	6a3b      	ldr	r3, [r7, #32]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d101      	bne.n	8003206 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e03a      	b.n	800327c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	f003 0304 	and.w	r3, r3, #4
 8003210:	2b00      	cmp	r3, #0
 8003212:	d023      	beq.n	800325c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	2b80      	cmp	r3, #128	@ 0x80
 8003218:	d020      	beq.n	800325c <UART_WaitOnFlagUntilTimeout+0x8a>
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	2b40      	cmp	r3, #64	@ 0x40
 800321e:	d01d      	beq.n	800325c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0308 	and.w	r3, r3, #8
 800322a:	2b08      	cmp	r3, #8
 800322c:	d116      	bne.n	800325c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800322e:	2300      	movs	r3, #0
 8003230:	617b      	str	r3, [r7, #20]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	617b      	str	r3, [r7, #20]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	617b      	str	r3, [r7, #20]
 8003242:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003244:	68f8      	ldr	r0, [r7, #12]
 8003246:	f000 f856 	bl	80032f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2208      	movs	r2, #8
 800324e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e00f      	b.n	800327c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	4013      	ands	r3, r2
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	429a      	cmp	r2, r3
 800326a:	bf0c      	ite	eq
 800326c:	2301      	moveq	r3, #1
 800326e:	2300      	movne	r3, #0
 8003270:	b2db      	uxtb	r3, r3
 8003272:	461a      	mov	r2, r3
 8003274:	79fb      	ldrb	r3, [r7, #7]
 8003276:	429a      	cmp	r2, r3
 8003278:	d0b4      	beq.n	80031e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800327a:	2300      	movs	r3, #0
}
 800327c:	4618      	mov	r0, r3
 800327e:	3718      	adds	r7, #24
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	4613      	mov	r3, r2
 8003290:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	68ba      	ldr	r2, [r7, #8]
 8003296:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	88fa      	ldrh	r2, [r7, #6]
 800329c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	88fa      	ldrh	r2, [r7, #6]
 80032a2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2200      	movs	r2, #0
 80032a8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2222      	movs	r2, #34	@ 0x22
 80032ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d007      	beq.n	80032ca <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	68da      	ldr	r2, [r3, #12]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032c8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	695a      	ldr	r2, [r3, #20]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f042 0201 	orr.w	r2, r2, #1
 80032d8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68da      	ldr	r2, [r3, #12]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f042 0220 	orr.w	r2, r2, #32
 80032e8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3714      	adds	r7, #20
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bc80      	pop	{r7}
 80032f4:	4770      	bx	lr

080032f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80032f6:	b480      	push	{r7}
 80032f8:	b095      	sub	sp, #84	@ 0x54
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	330c      	adds	r3, #12
 8003304:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003306:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003308:	e853 3f00 	ldrex	r3, [r3]
 800330c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800330e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003310:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003314:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	330c      	adds	r3, #12
 800331c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800331e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003320:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003322:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003324:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003326:	e841 2300 	strex	r3, r2, [r1]
 800332a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800332c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800332e:	2b00      	cmp	r3, #0
 8003330:	d1e5      	bne.n	80032fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	3314      	adds	r3, #20
 8003338:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800333a:	6a3b      	ldr	r3, [r7, #32]
 800333c:	e853 3f00 	ldrex	r3, [r3]
 8003340:	61fb      	str	r3, [r7, #28]
   return(result);
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	f023 0301 	bic.w	r3, r3, #1
 8003348:	64bb      	str	r3, [r7, #72]	@ 0x48
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	3314      	adds	r3, #20
 8003350:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003352:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003354:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003356:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003358:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800335a:	e841 2300 	strex	r3, r2, [r1]
 800335e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1e5      	bne.n	8003332 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336a:	2b01      	cmp	r3, #1
 800336c:	d119      	bne.n	80033a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	330c      	adds	r3, #12
 8003374:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	e853 3f00 	ldrex	r3, [r3]
 800337c:	60bb      	str	r3, [r7, #8]
   return(result);
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	f023 0310 	bic.w	r3, r3, #16
 8003384:	647b      	str	r3, [r7, #68]	@ 0x44
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	330c      	adds	r3, #12
 800338c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800338e:	61ba      	str	r2, [r7, #24]
 8003390:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003392:	6979      	ldr	r1, [r7, #20]
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	e841 2300 	strex	r3, r2, [r1]
 800339a:	613b      	str	r3, [r7, #16]
   return(result);
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1e5      	bne.n	800336e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2220      	movs	r2, #32
 80033a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80033b0:	bf00      	nop
 80033b2:	3754      	adds	r7, #84	@ 0x54
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bc80      	pop	{r7}
 80033b8:	4770      	bx	lr

080033ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b084      	sub	sp, #16
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2200      	movs	r2, #0
 80033d2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80033d4:	68f8      	ldr	r0, [r7, #12]
 80033d6:	f7ff fee8 	bl	80031aa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80033da:	bf00      	nop
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80033e2:	b480      	push	{r7}
 80033e4:	b085      	sub	sp, #20
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b21      	cmp	r3, #33	@ 0x21
 80033f4:	d13e      	bne.n	8003474 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033fe:	d114      	bne.n	800342a <UART_Transmit_IT+0x48>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d110      	bne.n	800342a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	881b      	ldrh	r3, [r3, #0]
 8003412:	461a      	mov	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800341c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a1b      	ldr	r3, [r3, #32]
 8003422:	1c9a      	adds	r2, r3, #2
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	621a      	str	r2, [r3, #32]
 8003428:	e008      	b.n	800343c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6a1b      	ldr	r3, [r3, #32]
 800342e:	1c59      	adds	r1, r3, #1
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	6211      	str	r1, [r2, #32]
 8003434:	781a      	ldrb	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003440:	b29b      	uxth	r3, r3
 8003442:	3b01      	subs	r3, #1
 8003444:	b29b      	uxth	r3, r3
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	4619      	mov	r1, r3
 800344a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800344c:	2b00      	cmp	r3, #0
 800344e:	d10f      	bne.n	8003470 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68da      	ldr	r2, [r3, #12]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800345e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68da      	ldr	r2, [r3, #12]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800346e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003470:	2300      	movs	r3, #0
 8003472:	e000      	b.n	8003476 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003474:	2302      	movs	r3, #2
  }
}
 8003476:	4618      	mov	r0, r3
 8003478:	3714      	adds	r7, #20
 800347a:	46bd      	mov	sp, r7
 800347c:	bc80      	pop	{r7}
 800347e:	4770      	bx	lr

08003480 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	68da      	ldr	r2, [r3, #12]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003496:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2220      	movs	r2, #32
 800349c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f7ff fe79 	bl	8003198 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3708      	adds	r7, #8
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b08c      	sub	sp, #48	@ 0x30
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	2b22      	cmp	r3, #34	@ 0x22
 80034c2:	f040 80ae 	bne.w	8003622 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034ce:	d117      	bne.n	8003500 <UART_Receive_IT+0x50>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	691b      	ldr	r3, [r3, #16]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d113      	bne.n	8003500 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80034d8:	2300      	movs	r3, #0
 80034da:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034ee:	b29a      	uxth	r2, r3
 80034f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034f2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f8:	1c9a      	adds	r2, r3, #2
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	629a      	str	r2, [r3, #40]	@ 0x28
 80034fe:	e026      	b.n	800354e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003504:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003506:	2300      	movs	r3, #0
 8003508:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003512:	d007      	beq.n	8003524 <UART_Receive_IT+0x74>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d10a      	bne.n	8003532 <UART_Receive_IT+0x82>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	691b      	ldr	r3, [r3, #16]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d106      	bne.n	8003532 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	b2da      	uxtb	r2, r3
 800352c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800352e:	701a      	strb	r2, [r3, #0]
 8003530:	e008      	b.n	8003544 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	b2db      	uxtb	r3, r3
 800353a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800353e:	b2da      	uxtb	r2, r3
 8003540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003542:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003548:	1c5a      	adds	r2, r3, #1
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003552:	b29b      	uxth	r3, r3
 8003554:	3b01      	subs	r3, #1
 8003556:	b29b      	uxth	r3, r3
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	4619      	mov	r1, r3
 800355c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800355e:	2b00      	cmp	r3, #0
 8003560:	d15d      	bne.n	800361e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68da      	ldr	r2, [r3, #12]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 0220 	bic.w	r2, r2, #32
 8003570:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68da      	ldr	r2, [r3, #12]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003580:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	695a      	ldr	r2, [r3, #20]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f022 0201 	bic.w	r2, r2, #1
 8003590:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2220      	movs	r2, #32
 8003596:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d135      	bne.n	8003614 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	330c      	adds	r3, #12
 80035b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	e853 3f00 	ldrex	r3, [r3]
 80035bc:	613b      	str	r3, [r7, #16]
   return(result);
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	f023 0310 	bic.w	r3, r3, #16
 80035c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	330c      	adds	r3, #12
 80035cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035ce:	623a      	str	r2, [r7, #32]
 80035d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035d2:	69f9      	ldr	r1, [r7, #28]
 80035d4:	6a3a      	ldr	r2, [r7, #32]
 80035d6:	e841 2300 	strex	r3, r2, [r1]
 80035da:	61bb      	str	r3, [r7, #24]
   return(result);
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1e5      	bne.n	80035ae <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0310 	and.w	r3, r3, #16
 80035ec:	2b10      	cmp	r3, #16
 80035ee:	d10a      	bne.n	8003606 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80035f0:	2300      	movs	r3, #0
 80035f2:	60fb      	str	r3, [r7, #12]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	60fb      	str	r3, [r7, #12]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	60fb      	str	r3, [r7, #12]
 8003604:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800360a:	4619      	mov	r1, r3
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f7ff fdd5 	bl	80031bc <HAL_UARTEx_RxEventCallback>
 8003612:	e002      	b.n	800361a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f7fd f911 	bl	800083c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800361a:	2300      	movs	r3, #0
 800361c:	e002      	b.n	8003624 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800361e:	2300      	movs	r3, #0
 8003620:	e000      	b.n	8003624 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003622:	2302      	movs	r3, #2
  }
}
 8003624:	4618      	mov	r0, r3
 8003626:	3730      	adds	r7, #48	@ 0x30
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	691b      	ldr	r3, [r3, #16]
 800363a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	68da      	ldr	r2, [r3, #12]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	430a      	orrs	r2, r1
 8003648:	611a      	str	r2, [r3, #16]
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

#if defined(USART_CR1_OVER8)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	689a      	ldr	r2, [r3, #8]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	691b      	ldr	r3, [r3, #16]
 8003652:	431a      	orrs	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	695b      	ldr	r3, [r3, #20]
 8003658:	431a      	orrs	r2, r3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	4313      	orrs	r3, r2
 8003660:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800366c:	f023 030c 	bic.w	r3, r3, #12
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	6812      	ldr	r2, [r2, #0]
 8003674:	68b9      	ldr	r1, [r7, #8]
 8003676:	430b      	orrs	r3, r1
 8003678:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	695b      	ldr	r3, [r3, #20]
 8003680:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	699a      	ldr	r2, [r3, #24]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	430a      	orrs	r2, r1
 800368e:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a55      	ldr	r2, [pc, #340]	@ (80037ec <UART_SetConfig+0x1c0>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d103      	bne.n	80036a2 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800369a:	f7fe fcf3 	bl	8002084 <HAL_RCC_GetPCLK2Freq>
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	e002      	b.n	80036a8 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80036a2:	f7fe fcdb 	bl	800205c <HAL_RCC_GetPCLK1Freq>
 80036a6:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART_CR1_OVER8)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	69db      	ldr	r3, [r3, #28]
 80036ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036b0:	d14c      	bne.n	800374c <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	4613      	mov	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	4413      	add	r3, r2
 80036ba:	009a      	lsls	r2, r3, #2
 80036bc:	441a      	add	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c8:	4a49      	ldr	r2, [pc, #292]	@ (80037f0 <UART_SetConfig+0x1c4>)
 80036ca:	fba2 2303 	umull	r2, r3, r2, r3
 80036ce:	095b      	lsrs	r3, r3, #5
 80036d0:	0119      	lsls	r1, r3, #4
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	4613      	mov	r3, r2
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	4413      	add	r3, r2
 80036da:	009a      	lsls	r2, r3, #2
 80036dc:	441a      	add	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80036e8:	4b41      	ldr	r3, [pc, #260]	@ (80037f0 <UART_SetConfig+0x1c4>)
 80036ea:	fba3 0302 	umull	r0, r3, r3, r2
 80036ee:	095b      	lsrs	r3, r3, #5
 80036f0:	2064      	movs	r0, #100	@ 0x64
 80036f2:	fb00 f303 	mul.w	r3, r0, r3
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	00db      	lsls	r3, r3, #3
 80036fa:	3332      	adds	r3, #50	@ 0x32
 80036fc:	4a3c      	ldr	r2, [pc, #240]	@ (80037f0 <UART_SetConfig+0x1c4>)
 80036fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003702:	095b      	lsrs	r3, r3, #5
 8003704:	005b      	lsls	r3, r3, #1
 8003706:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800370a:	4419      	add	r1, r3
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	4613      	mov	r3, r2
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	4413      	add	r3, r2
 8003714:	009a      	lsls	r2, r3, #2
 8003716:	441a      	add	r2, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003722:	4b33      	ldr	r3, [pc, #204]	@ (80037f0 <UART_SetConfig+0x1c4>)
 8003724:	fba3 0302 	umull	r0, r3, r3, r2
 8003728:	095b      	lsrs	r3, r3, #5
 800372a:	2064      	movs	r0, #100	@ 0x64
 800372c:	fb00 f303 	mul.w	r3, r0, r3
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	00db      	lsls	r3, r3, #3
 8003734:	3332      	adds	r3, #50	@ 0x32
 8003736:	4a2e      	ldr	r2, [pc, #184]	@ (80037f0 <UART_SetConfig+0x1c4>)
 8003738:	fba2 2303 	umull	r2, r3, r2, r3
 800373c:	095b      	lsrs	r3, r3, #5
 800373e:	f003 0207 	and.w	r2, r3, #7
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	440a      	add	r2, r1
 8003748:	609a      	str	r2, [r3, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
#endif /* USART_CR1_OVER8 */
}
 800374a:	e04a      	b.n	80037e2 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800374c:	68fa      	ldr	r2, [r7, #12]
 800374e:	4613      	mov	r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	4413      	add	r3, r2
 8003754:	009a      	lsls	r2, r3, #2
 8003756:	441a      	add	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003762:	4a23      	ldr	r2, [pc, #140]	@ (80037f0 <UART_SetConfig+0x1c4>)
 8003764:	fba2 2303 	umull	r2, r3, r2, r3
 8003768:	095b      	lsrs	r3, r3, #5
 800376a:	0119      	lsls	r1, r3, #4
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	4613      	mov	r3, r2
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	4413      	add	r3, r2
 8003774:	009a      	lsls	r2, r3, #2
 8003776:	441a      	add	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003782:	4b1b      	ldr	r3, [pc, #108]	@ (80037f0 <UART_SetConfig+0x1c4>)
 8003784:	fba3 0302 	umull	r0, r3, r3, r2
 8003788:	095b      	lsrs	r3, r3, #5
 800378a:	2064      	movs	r0, #100	@ 0x64
 800378c:	fb00 f303 	mul.w	r3, r0, r3
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	011b      	lsls	r3, r3, #4
 8003794:	3332      	adds	r3, #50	@ 0x32
 8003796:	4a16      	ldr	r2, [pc, #88]	@ (80037f0 <UART_SetConfig+0x1c4>)
 8003798:	fba2 2303 	umull	r2, r3, r2, r3
 800379c:	095b      	lsrs	r3, r3, #5
 800379e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037a2:	4419      	add	r1, r3
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	4613      	mov	r3, r2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	4413      	add	r3, r2
 80037ac:	009a      	lsls	r2, r3, #2
 80037ae:	441a      	add	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	fbb2 f2f3 	udiv	r2, r2, r3
 80037ba:	4b0d      	ldr	r3, [pc, #52]	@ (80037f0 <UART_SetConfig+0x1c4>)
 80037bc:	fba3 0302 	umull	r0, r3, r3, r2
 80037c0:	095b      	lsrs	r3, r3, #5
 80037c2:	2064      	movs	r0, #100	@ 0x64
 80037c4:	fb00 f303 	mul.w	r3, r0, r3
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	011b      	lsls	r3, r3, #4
 80037cc:	3332      	adds	r3, #50	@ 0x32
 80037ce:	4a08      	ldr	r2, [pc, #32]	@ (80037f0 <UART_SetConfig+0x1c4>)
 80037d0:	fba2 2303 	umull	r2, r3, r2, r3
 80037d4:	095b      	lsrs	r3, r3, #5
 80037d6:	f003 020f 	and.w	r2, r3, #15
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	440a      	add	r2, r1
 80037e0:	609a      	str	r2, [r3, #8]
}
 80037e2:	bf00      	nop
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	40013800 	.word	0x40013800
 80037f0:	51eb851f 	.word	0x51eb851f

080037f4 <siprintf>:
 80037f4:	b40e      	push	{r1, r2, r3}
 80037f6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80037fa:	b500      	push	{lr}
 80037fc:	b09c      	sub	sp, #112	@ 0x70
 80037fe:	ab1d      	add	r3, sp, #116	@ 0x74
 8003800:	9002      	str	r0, [sp, #8]
 8003802:	9006      	str	r0, [sp, #24]
 8003804:	9107      	str	r1, [sp, #28]
 8003806:	9104      	str	r1, [sp, #16]
 8003808:	4808      	ldr	r0, [pc, #32]	@ (800382c <siprintf+0x38>)
 800380a:	4909      	ldr	r1, [pc, #36]	@ (8003830 <siprintf+0x3c>)
 800380c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003810:	9105      	str	r1, [sp, #20]
 8003812:	6800      	ldr	r0, [r0, #0]
 8003814:	a902      	add	r1, sp, #8
 8003816:	9301      	str	r3, [sp, #4]
 8003818:	f000 f992 	bl	8003b40 <_svfiprintf_r>
 800381c:	2200      	movs	r2, #0
 800381e:	9b02      	ldr	r3, [sp, #8]
 8003820:	701a      	strb	r2, [r3, #0]
 8003822:	b01c      	add	sp, #112	@ 0x70
 8003824:	f85d eb04 	ldr.w	lr, [sp], #4
 8003828:	b003      	add	sp, #12
 800382a:	4770      	bx	lr
 800382c:	20000010 	.word	0x20000010
 8003830:	ffff0208 	.word	0xffff0208

08003834 <memset>:
 8003834:	4603      	mov	r3, r0
 8003836:	4402      	add	r2, r0
 8003838:	4293      	cmp	r3, r2
 800383a:	d100      	bne.n	800383e <memset+0xa>
 800383c:	4770      	bx	lr
 800383e:	f803 1b01 	strb.w	r1, [r3], #1
 8003842:	e7f9      	b.n	8003838 <memset+0x4>

08003844 <__errno>:
 8003844:	4b01      	ldr	r3, [pc, #4]	@ (800384c <__errno+0x8>)
 8003846:	6818      	ldr	r0, [r3, #0]
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	20000010 	.word	0x20000010

08003850 <__libc_init_array>:
 8003850:	b570      	push	{r4, r5, r6, lr}
 8003852:	2600      	movs	r6, #0
 8003854:	4d0c      	ldr	r5, [pc, #48]	@ (8003888 <__libc_init_array+0x38>)
 8003856:	4c0d      	ldr	r4, [pc, #52]	@ (800388c <__libc_init_array+0x3c>)
 8003858:	1b64      	subs	r4, r4, r5
 800385a:	10a4      	asrs	r4, r4, #2
 800385c:	42a6      	cmp	r6, r4
 800385e:	d109      	bne.n	8003874 <__libc_init_array+0x24>
 8003860:	f000 fc78 	bl	8004154 <_init>
 8003864:	2600      	movs	r6, #0
 8003866:	4d0a      	ldr	r5, [pc, #40]	@ (8003890 <__libc_init_array+0x40>)
 8003868:	4c0a      	ldr	r4, [pc, #40]	@ (8003894 <__libc_init_array+0x44>)
 800386a:	1b64      	subs	r4, r4, r5
 800386c:	10a4      	asrs	r4, r4, #2
 800386e:	42a6      	cmp	r6, r4
 8003870:	d105      	bne.n	800387e <__libc_init_array+0x2e>
 8003872:	bd70      	pop	{r4, r5, r6, pc}
 8003874:	f855 3b04 	ldr.w	r3, [r5], #4
 8003878:	4798      	blx	r3
 800387a:	3601      	adds	r6, #1
 800387c:	e7ee      	b.n	800385c <__libc_init_array+0xc>
 800387e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003882:	4798      	blx	r3
 8003884:	3601      	adds	r6, #1
 8003886:	e7f2      	b.n	800386e <__libc_init_array+0x1e>
 8003888:	08004200 	.word	0x08004200
 800388c:	08004200 	.word	0x08004200
 8003890:	08004200 	.word	0x08004200
 8003894:	08004204 	.word	0x08004204

08003898 <__retarget_lock_acquire_recursive>:
 8003898:	4770      	bx	lr

0800389a <__retarget_lock_release_recursive>:
 800389a:	4770      	bx	lr

0800389c <_free_r>:
 800389c:	b538      	push	{r3, r4, r5, lr}
 800389e:	4605      	mov	r5, r0
 80038a0:	2900      	cmp	r1, #0
 80038a2:	d040      	beq.n	8003926 <_free_r+0x8a>
 80038a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038a8:	1f0c      	subs	r4, r1, #4
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	bfb8      	it	lt
 80038ae:	18e4      	addlt	r4, r4, r3
 80038b0:	f000 f8de 	bl	8003a70 <__malloc_lock>
 80038b4:	4a1c      	ldr	r2, [pc, #112]	@ (8003928 <_free_r+0x8c>)
 80038b6:	6813      	ldr	r3, [r2, #0]
 80038b8:	b933      	cbnz	r3, 80038c8 <_free_r+0x2c>
 80038ba:	6063      	str	r3, [r4, #4]
 80038bc:	6014      	str	r4, [r2, #0]
 80038be:	4628      	mov	r0, r5
 80038c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80038c4:	f000 b8da 	b.w	8003a7c <__malloc_unlock>
 80038c8:	42a3      	cmp	r3, r4
 80038ca:	d908      	bls.n	80038de <_free_r+0x42>
 80038cc:	6820      	ldr	r0, [r4, #0]
 80038ce:	1821      	adds	r1, r4, r0
 80038d0:	428b      	cmp	r3, r1
 80038d2:	bf01      	itttt	eq
 80038d4:	6819      	ldreq	r1, [r3, #0]
 80038d6:	685b      	ldreq	r3, [r3, #4]
 80038d8:	1809      	addeq	r1, r1, r0
 80038da:	6021      	streq	r1, [r4, #0]
 80038dc:	e7ed      	b.n	80038ba <_free_r+0x1e>
 80038de:	461a      	mov	r2, r3
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	b10b      	cbz	r3, 80038e8 <_free_r+0x4c>
 80038e4:	42a3      	cmp	r3, r4
 80038e6:	d9fa      	bls.n	80038de <_free_r+0x42>
 80038e8:	6811      	ldr	r1, [r2, #0]
 80038ea:	1850      	adds	r0, r2, r1
 80038ec:	42a0      	cmp	r0, r4
 80038ee:	d10b      	bne.n	8003908 <_free_r+0x6c>
 80038f0:	6820      	ldr	r0, [r4, #0]
 80038f2:	4401      	add	r1, r0
 80038f4:	1850      	adds	r0, r2, r1
 80038f6:	4283      	cmp	r3, r0
 80038f8:	6011      	str	r1, [r2, #0]
 80038fa:	d1e0      	bne.n	80038be <_free_r+0x22>
 80038fc:	6818      	ldr	r0, [r3, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	4408      	add	r0, r1
 8003902:	6010      	str	r0, [r2, #0]
 8003904:	6053      	str	r3, [r2, #4]
 8003906:	e7da      	b.n	80038be <_free_r+0x22>
 8003908:	d902      	bls.n	8003910 <_free_r+0x74>
 800390a:	230c      	movs	r3, #12
 800390c:	602b      	str	r3, [r5, #0]
 800390e:	e7d6      	b.n	80038be <_free_r+0x22>
 8003910:	6820      	ldr	r0, [r4, #0]
 8003912:	1821      	adds	r1, r4, r0
 8003914:	428b      	cmp	r3, r1
 8003916:	bf01      	itttt	eq
 8003918:	6819      	ldreq	r1, [r3, #0]
 800391a:	685b      	ldreq	r3, [r3, #4]
 800391c:	1809      	addeq	r1, r1, r0
 800391e:	6021      	streq	r1, [r4, #0]
 8003920:	6063      	str	r3, [r4, #4]
 8003922:	6054      	str	r4, [r2, #4]
 8003924:	e7cb      	b.n	80038be <_free_r+0x22>
 8003926:	bd38      	pop	{r3, r4, r5, pc}
 8003928:	20000360 	.word	0x20000360

0800392c <sbrk_aligned>:
 800392c:	b570      	push	{r4, r5, r6, lr}
 800392e:	4e0f      	ldr	r6, [pc, #60]	@ (800396c <sbrk_aligned+0x40>)
 8003930:	460c      	mov	r4, r1
 8003932:	6831      	ldr	r1, [r6, #0]
 8003934:	4605      	mov	r5, r0
 8003936:	b911      	cbnz	r1, 800393e <sbrk_aligned+0x12>
 8003938:	f000 fbaa 	bl	8004090 <_sbrk_r>
 800393c:	6030      	str	r0, [r6, #0]
 800393e:	4621      	mov	r1, r4
 8003940:	4628      	mov	r0, r5
 8003942:	f000 fba5 	bl	8004090 <_sbrk_r>
 8003946:	1c43      	adds	r3, r0, #1
 8003948:	d103      	bne.n	8003952 <sbrk_aligned+0x26>
 800394a:	f04f 34ff 	mov.w	r4, #4294967295
 800394e:	4620      	mov	r0, r4
 8003950:	bd70      	pop	{r4, r5, r6, pc}
 8003952:	1cc4      	adds	r4, r0, #3
 8003954:	f024 0403 	bic.w	r4, r4, #3
 8003958:	42a0      	cmp	r0, r4
 800395a:	d0f8      	beq.n	800394e <sbrk_aligned+0x22>
 800395c:	1a21      	subs	r1, r4, r0
 800395e:	4628      	mov	r0, r5
 8003960:	f000 fb96 	bl	8004090 <_sbrk_r>
 8003964:	3001      	adds	r0, #1
 8003966:	d1f2      	bne.n	800394e <sbrk_aligned+0x22>
 8003968:	e7ef      	b.n	800394a <sbrk_aligned+0x1e>
 800396a:	bf00      	nop
 800396c:	2000035c 	.word	0x2000035c

08003970 <_malloc_r>:
 8003970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003974:	1ccd      	adds	r5, r1, #3
 8003976:	f025 0503 	bic.w	r5, r5, #3
 800397a:	3508      	adds	r5, #8
 800397c:	2d0c      	cmp	r5, #12
 800397e:	bf38      	it	cc
 8003980:	250c      	movcc	r5, #12
 8003982:	2d00      	cmp	r5, #0
 8003984:	4606      	mov	r6, r0
 8003986:	db01      	blt.n	800398c <_malloc_r+0x1c>
 8003988:	42a9      	cmp	r1, r5
 800398a:	d904      	bls.n	8003996 <_malloc_r+0x26>
 800398c:	230c      	movs	r3, #12
 800398e:	6033      	str	r3, [r6, #0]
 8003990:	2000      	movs	r0, #0
 8003992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003996:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003a6c <_malloc_r+0xfc>
 800399a:	f000 f869 	bl	8003a70 <__malloc_lock>
 800399e:	f8d8 3000 	ldr.w	r3, [r8]
 80039a2:	461c      	mov	r4, r3
 80039a4:	bb44      	cbnz	r4, 80039f8 <_malloc_r+0x88>
 80039a6:	4629      	mov	r1, r5
 80039a8:	4630      	mov	r0, r6
 80039aa:	f7ff ffbf 	bl	800392c <sbrk_aligned>
 80039ae:	1c43      	adds	r3, r0, #1
 80039b0:	4604      	mov	r4, r0
 80039b2:	d158      	bne.n	8003a66 <_malloc_r+0xf6>
 80039b4:	f8d8 4000 	ldr.w	r4, [r8]
 80039b8:	4627      	mov	r7, r4
 80039ba:	2f00      	cmp	r7, #0
 80039bc:	d143      	bne.n	8003a46 <_malloc_r+0xd6>
 80039be:	2c00      	cmp	r4, #0
 80039c0:	d04b      	beq.n	8003a5a <_malloc_r+0xea>
 80039c2:	6823      	ldr	r3, [r4, #0]
 80039c4:	4639      	mov	r1, r7
 80039c6:	4630      	mov	r0, r6
 80039c8:	eb04 0903 	add.w	r9, r4, r3
 80039cc:	f000 fb60 	bl	8004090 <_sbrk_r>
 80039d0:	4581      	cmp	r9, r0
 80039d2:	d142      	bne.n	8003a5a <_malloc_r+0xea>
 80039d4:	6821      	ldr	r1, [r4, #0]
 80039d6:	4630      	mov	r0, r6
 80039d8:	1a6d      	subs	r5, r5, r1
 80039da:	4629      	mov	r1, r5
 80039dc:	f7ff ffa6 	bl	800392c <sbrk_aligned>
 80039e0:	3001      	adds	r0, #1
 80039e2:	d03a      	beq.n	8003a5a <_malloc_r+0xea>
 80039e4:	6823      	ldr	r3, [r4, #0]
 80039e6:	442b      	add	r3, r5
 80039e8:	6023      	str	r3, [r4, #0]
 80039ea:	f8d8 3000 	ldr.w	r3, [r8]
 80039ee:	685a      	ldr	r2, [r3, #4]
 80039f0:	bb62      	cbnz	r2, 8003a4c <_malloc_r+0xdc>
 80039f2:	f8c8 7000 	str.w	r7, [r8]
 80039f6:	e00f      	b.n	8003a18 <_malloc_r+0xa8>
 80039f8:	6822      	ldr	r2, [r4, #0]
 80039fa:	1b52      	subs	r2, r2, r5
 80039fc:	d420      	bmi.n	8003a40 <_malloc_r+0xd0>
 80039fe:	2a0b      	cmp	r2, #11
 8003a00:	d917      	bls.n	8003a32 <_malloc_r+0xc2>
 8003a02:	1961      	adds	r1, r4, r5
 8003a04:	42a3      	cmp	r3, r4
 8003a06:	6025      	str	r5, [r4, #0]
 8003a08:	bf18      	it	ne
 8003a0a:	6059      	strne	r1, [r3, #4]
 8003a0c:	6863      	ldr	r3, [r4, #4]
 8003a0e:	bf08      	it	eq
 8003a10:	f8c8 1000 	streq.w	r1, [r8]
 8003a14:	5162      	str	r2, [r4, r5]
 8003a16:	604b      	str	r3, [r1, #4]
 8003a18:	4630      	mov	r0, r6
 8003a1a:	f000 f82f 	bl	8003a7c <__malloc_unlock>
 8003a1e:	f104 000b 	add.w	r0, r4, #11
 8003a22:	1d23      	adds	r3, r4, #4
 8003a24:	f020 0007 	bic.w	r0, r0, #7
 8003a28:	1ac2      	subs	r2, r0, r3
 8003a2a:	bf1c      	itt	ne
 8003a2c:	1a1b      	subne	r3, r3, r0
 8003a2e:	50a3      	strne	r3, [r4, r2]
 8003a30:	e7af      	b.n	8003992 <_malloc_r+0x22>
 8003a32:	6862      	ldr	r2, [r4, #4]
 8003a34:	42a3      	cmp	r3, r4
 8003a36:	bf0c      	ite	eq
 8003a38:	f8c8 2000 	streq.w	r2, [r8]
 8003a3c:	605a      	strne	r2, [r3, #4]
 8003a3e:	e7eb      	b.n	8003a18 <_malloc_r+0xa8>
 8003a40:	4623      	mov	r3, r4
 8003a42:	6864      	ldr	r4, [r4, #4]
 8003a44:	e7ae      	b.n	80039a4 <_malloc_r+0x34>
 8003a46:	463c      	mov	r4, r7
 8003a48:	687f      	ldr	r7, [r7, #4]
 8003a4a:	e7b6      	b.n	80039ba <_malloc_r+0x4a>
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	42a3      	cmp	r3, r4
 8003a52:	d1fb      	bne.n	8003a4c <_malloc_r+0xdc>
 8003a54:	2300      	movs	r3, #0
 8003a56:	6053      	str	r3, [r2, #4]
 8003a58:	e7de      	b.n	8003a18 <_malloc_r+0xa8>
 8003a5a:	230c      	movs	r3, #12
 8003a5c:	4630      	mov	r0, r6
 8003a5e:	6033      	str	r3, [r6, #0]
 8003a60:	f000 f80c 	bl	8003a7c <__malloc_unlock>
 8003a64:	e794      	b.n	8003990 <_malloc_r+0x20>
 8003a66:	6005      	str	r5, [r0, #0]
 8003a68:	e7d6      	b.n	8003a18 <_malloc_r+0xa8>
 8003a6a:	bf00      	nop
 8003a6c:	20000360 	.word	0x20000360

08003a70 <__malloc_lock>:
 8003a70:	4801      	ldr	r0, [pc, #4]	@ (8003a78 <__malloc_lock+0x8>)
 8003a72:	f7ff bf11 	b.w	8003898 <__retarget_lock_acquire_recursive>
 8003a76:	bf00      	nop
 8003a78:	20000358 	.word	0x20000358

08003a7c <__malloc_unlock>:
 8003a7c:	4801      	ldr	r0, [pc, #4]	@ (8003a84 <__malloc_unlock+0x8>)
 8003a7e:	f7ff bf0c 	b.w	800389a <__retarget_lock_release_recursive>
 8003a82:	bf00      	nop
 8003a84:	20000358 	.word	0x20000358

08003a88 <__ssputs_r>:
 8003a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a8c:	461f      	mov	r7, r3
 8003a8e:	688e      	ldr	r6, [r1, #8]
 8003a90:	4682      	mov	sl, r0
 8003a92:	42be      	cmp	r6, r7
 8003a94:	460c      	mov	r4, r1
 8003a96:	4690      	mov	r8, r2
 8003a98:	680b      	ldr	r3, [r1, #0]
 8003a9a:	d82d      	bhi.n	8003af8 <__ssputs_r+0x70>
 8003a9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003aa0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003aa4:	d026      	beq.n	8003af4 <__ssputs_r+0x6c>
 8003aa6:	6965      	ldr	r5, [r4, #20]
 8003aa8:	6909      	ldr	r1, [r1, #16]
 8003aaa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003aae:	eba3 0901 	sub.w	r9, r3, r1
 8003ab2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003ab6:	1c7b      	adds	r3, r7, #1
 8003ab8:	444b      	add	r3, r9
 8003aba:	106d      	asrs	r5, r5, #1
 8003abc:	429d      	cmp	r5, r3
 8003abe:	bf38      	it	cc
 8003ac0:	461d      	movcc	r5, r3
 8003ac2:	0553      	lsls	r3, r2, #21
 8003ac4:	d527      	bpl.n	8003b16 <__ssputs_r+0x8e>
 8003ac6:	4629      	mov	r1, r5
 8003ac8:	f7ff ff52 	bl	8003970 <_malloc_r>
 8003acc:	4606      	mov	r6, r0
 8003ace:	b360      	cbz	r0, 8003b2a <__ssputs_r+0xa2>
 8003ad0:	464a      	mov	r2, r9
 8003ad2:	6921      	ldr	r1, [r4, #16]
 8003ad4:	f000 fafa 	bl	80040cc <memcpy>
 8003ad8:	89a3      	ldrh	r3, [r4, #12]
 8003ada:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003ade:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ae2:	81a3      	strh	r3, [r4, #12]
 8003ae4:	6126      	str	r6, [r4, #16]
 8003ae6:	444e      	add	r6, r9
 8003ae8:	6026      	str	r6, [r4, #0]
 8003aea:	463e      	mov	r6, r7
 8003aec:	6165      	str	r5, [r4, #20]
 8003aee:	eba5 0509 	sub.w	r5, r5, r9
 8003af2:	60a5      	str	r5, [r4, #8]
 8003af4:	42be      	cmp	r6, r7
 8003af6:	d900      	bls.n	8003afa <__ssputs_r+0x72>
 8003af8:	463e      	mov	r6, r7
 8003afa:	4632      	mov	r2, r6
 8003afc:	4641      	mov	r1, r8
 8003afe:	6820      	ldr	r0, [r4, #0]
 8003b00:	f000 faac 	bl	800405c <memmove>
 8003b04:	2000      	movs	r0, #0
 8003b06:	68a3      	ldr	r3, [r4, #8]
 8003b08:	1b9b      	subs	r3, r3, r6
 8003b0a:	60a3      	str	r3, [r4, #8]
 8003b0c:	6823      	ldr	r3, [r4, #0]
 8003b0e:	4433      	add	r3, r6
 8003b10:	6023      	str	r3, [r4, #0]
 8003b12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b16:	462a      	mov	r2, r5
 8003b18:	f000 fae6 	bl	80040e8 <_realloc_r>
 8003b1c:	4606      	mov	r6, r0
 8003b1e:	2800      	cmp	r0, #0
 8003b20:	d1e0      	bne.n	8003ae4 <__ssputs_r+0x5c>
 8003b22:	4650      	mov	r0, sl
 8003b24:	6921      	ldr	r1, [r4, #16]
 8003b26:	f7ff feb9 	bl	800389c <_free_r>
 8003b2a:	230c      	movs	r3, #12
 8003b2c:	f8ca 3000 	str.w	r3, [sl]
 8003b30:	89a3      	ldrh	r3, [r4, #12]
 8003b32:	f04f 30ff 	mov.w	r0, #4294967295
 8003b36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b3a:	81a3      	strh	r3, [r4, #12]
 8003b3c:	e7e9      	b.n	8003b12 <__ssputs_r+0x8a>
	...

08003b40 <_svfiprintf_r>:
 8003b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b44:	4698      	mov	r8, r3
 8003b46:	898b      	ldrh	r3, [r1, #12]
 8003b48:	4607      	mov	r7, r0
 8003b4a:	061b      	lsls	r3, r3, #24
 8003b4c:	460d      	mov	r5, r1
 8003b4e:	4614      	mov	r4, r2
 8003b50:	b09d      	sub	sp, #116	@ 0x74
 8003b52:	d510      	bpl.n	8003b76 <_svfiprintf_r+0x36>
 8003b54:	690b      	ldr	r3, [r1, #16]
 8003b56:	b973      	cbnz	r3, 8003b76 <_svfiprintf_r+0x36>
 8003b58:	2140      	movs	r1, #64	@ 0x40
 8003b5a:	f7ff ff09 	bl	8003970 <_malloc_r>
 8003b5e:	6028      	str	r0, [r5, #0]
 8003b60:	6128      	str	r0, [r5, #16]
 8003b62:	b930      	cbnz	r0, 8003b72 <_svfiprintf_r+0x32>
 8003b64:	230c      	movs	r3, #12
 8003b66:	603b      	str	r3, [r7, #0]
 8003b68:	f04f 30ff 	mov.w	r0, #4294967295
 8003b6c:	b01d      	add	sp, #116	@ 0x74
 8003b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b72:	2340      	movs	r3, #64	@ 0x40
 8003b74:	616b      	str	r3, [r5, #20]
 8003b76:	2300      	movs	r3, #0
 8003b78:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b7a:	2320      	movs	r3, #32
 8003b7c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003b80:	2330      	movs	r3, #48	@ 0x30
 8003b82:	f04f 0901 	mov.w	r9, #1
 8003b86:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b8a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003d24 <_svfiprintf_r+0x1e4>
 8003b8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003b92:	4623      	mov	r3, r4
 8003b94:	469a      	mov	sl, r3
 8003b96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b9a:	b10a      	cbz	r2, 8003ba0 <_svfiprintf_r+0x60>
 8003b9c:	2a25      	cmp	r2, #37	@ 0x25
 8003b9e:	d1f9      	bne.n	8003b94 <_svfiprintf_r+0x54>
 8003ba0:	ebba 0b04 	subs.w	fp, sl, r4
 8003ba4:	d00b      	beq.n	8003bbe <_svfiprintf_r+0x7e>
 8003ba6:	465b      	mov	r3, fp
 8003ba8:	4622      	mov	r2, r4
 8003baa:	4629      	mov	r1, r5
 8003bac:	4638      	mov	r0, r7
 8003bae:	f7ff ff6b 	bl	8003a88 <__ssputs_r>
 8003bb2:	3001      	adds	r0, #1
 8003bb4:	f000 80a7 	beq.w	8003d06 <_svfiprintf_r+0x1c6>
 8003bb8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003bba:	445a      	add	r2, fp
 8003bbc:	9209      	str	r2, [sp, #36]	@ 0x24
 8003bbe:	f89a 3000 	ldrb.w	r3, [sl]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 809f 	beq.w	8003d06 <_svfiprintf_r+0x1c6>
 8003bc8:	2300      	movs	r3, #0
 8003bca:	f04f 32ff 	mov.w	r2, #4294967295
 8003bce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003bd2:	f10a 0a01 	add.w	sl, sl, #1
 8003bd6:	9304      	str	r3, [sp, #16]
 8003bd8:	9307      	str	r3, [sp, #28]
 8003bda:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003bde:	931a      	str	r3, [sp, #104]	@ 0x68
 8003be0:	4654      	mov	r4, sl
 8003be2:	2205      	movs	r2, #5
 8003be4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003be8:	484e      	ldr	r0, [pc, #312]	@ (8003d24 <_svfiprintf_r+0x1e4>)
 8003bea:	f000 fa61 	bl	80040b0 <memchr>
 8003bee:	9a04      	ldr	r2, [sp, #16]
 8003bf0:	b9d8      	cbnz	r0, 8003c2a <_svfiprintf_r+0xea>
 8003bf2:	06d0      	lsls	r0, r2, #27
 8003bf4:	bf44      	itt	mi
 8003bf6:	2320      	movmi	r3, #32
 8003bf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003bfc:	0711      	lsls	r1, r2, #28
 8003bfe:	bf44      	itt	mi
 8003c00:	232b      	movmi	r3, #43	@ 0x2b
 8003c02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c06:	f89a 3000 	ldrb.w	r3, [sl]
 8003c0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c0c:	d015      	beq.n	8003c3a <_svfiprintf_r+0xfa>
 8003c0e:	4654      	mov	r4, sl
 8003c10:	2000      	movs	r0, #0
 8003c12:	f04f 0c0a 	mov.w	ip, #10
 8003c16:	9a07      	ldr	r2, [sp, #28]
 8003c18:	4621      	mov	r1, r4
 8003c1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c1e:	3b30      	subs	r3, #48	@ 0x30
 8003c20:	2b09      	cmp	r3, #9
 8003c22:	d94b      	bls.n	8003cbc <_svfiprintf_r+0x17c>
 8003c24:	b1b0      	cbz	r0, 8003c54 <_svfiprintf_r+0x114>
 8003c26:	9207      	str	r2, [sp, #28]
 8003c28:	e014      	b.n	8003c54 <_svfiprintf_r+0x114>
 8003c2a:	eba0 0308 	sub.w	r3, r0, r8
 8003c2e:	fa09 f303 	lsl.w	r3, r9, r3
 8003c32:	4313      	orrs	r3, r2
 8003c34:	46a2      	mov	sl, r4
 8003c36:	9304      	str	r3, [sp, #16]
 8003c38:	e7d2      	b.n	8003be0 <_svfiprintf_r+0xa0>
 8003c3a:	9b03      	ldr	r3, [sp, #12]
 8003c3c:	1d19      	adds	r1, r3, #4
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	9103      	str	r1, [sp, #12]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	bfbb      	ittet	lt
 8003c46:	425b      	neglt	r3, r3
 8003c48:	f042 0202 	orrlt.w	r2, r2, #2
 8003c4c:	9307      	strge	r3, [sp, #28]
 8003c4e:	9307      	strlt	r3, [sp, #28]
 8003c50:	bfb8      	it	lt
 8003c52:	9204      	strlt	r2, [sp, #16]
 8003c54:	7823      	ldrb	r3, [r4, #0]
 8003c56:	2b2e      	cmp	r3, #46	@ 0x2e
 8003c58:	d10a      	bne.n	8003c70 <_svfiprintf_r+0x130>
 8003c5a:	7863      	ldrb	r3, [r4, #1]
 8003c5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c5e:	d132      	bne.n	8003cc6 <_svfiprintf_r+0x186>
 8003c60:	9b03      	ldr	r3, [sp, #12]
 8003c62:	3402      	adds	r4, #2
 8003c64:	1d1a      	adds	r2, r3, #4
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	9203      	str	r2, [sp, #12]
 8003c6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003c6e:	9305      	str	r3, [sp, #20]
 8003c70:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003d28 <_svfiprintf_r+0x1e8>
 8003c74:	2203      	movs	r2, #3
 8003c76:	4650      	mov	r0, sl
 8003c78:	7821      	ldrb	r1, [r4, #0]
 8003c7a:	f000 fa19 	bl	80040b0 <memchr>
 8003c7e:	b138      	cbz	r0, 8003c90 <_svfiprintf_r+0x150>
 8003c80:	2240      	movs	r2, #64	@ 0x40
 8003c82:	9b04      	ldr	r3, [sp, #16]
 8003c84:	eba0 000a 	sub.w	r0, r0, sl
 8003c88:	4082      	lsls	r2, r0
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	3401      	adds	r4, #1
 8003c8e:	9304      	str	r3, [sp, #16]
 8003c90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c94:	2206      	movs	r2, #6
 8003c96:	4825      	ldr	r0, [pc, #148]	@ (8003d2c <_svfiprintf_r+0x1ec>)
 8003c98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003c9c:	f000 fa08 	bl	80040b0 <memchr>
 8003ca0:	2800      	cmp	r0, #0
 8003ca2:	d036      	beq.n	8003d12 <_svfiprintf_r+0x1d2>
 8003ca4:	4b22      	ldr	r3, [pc, #136]	@ (8003d30 <_svfiprintf_r+0x1f0>)
 8003ca6:	bb1b      	cbnz	r3, 8003cf0 <_svfiprintf_r+0x1b0>
 8003ca8:	9b03      	ldr	r3, [sp, #12]
 8003caa:	3307      	adds	r3, #7
 8003cac:	f023 0307 	bic.w	r3, r3, #7
 8003cb0:	3308      	adds	r3, #8
 8003cb2:	9303      	str	r3, [sp, #12]
 8003cb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cb6:	4433      	add	r3, r6
 8003cb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8003cba:	e76a      	b.n	8003b92 <_svfiprintf_r+0x52>
 8003cbc:	460c      	mov	r4, r1
 8003cbe:	2001      	movs	r0, #1
 8003cc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8003cc4:	e7a8      	b.n	8003c18 <_svfiprintf_r+0xd8>
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	f04f 0c0a 	mov.w	ip, #10
 8003ccc:	4619      	mov	r1, r3
 8003cce:	3401      	adds	r4, #1
 8003cd0:	9305      	str	r3, [sp, #20]
 8003cd2:	4620      	mov	r0, r4
 8003cd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003cd8:	3a30      	subs	r2, #48	@ 0x30
 8003cda:	2a09      	cmp	r2, #9
 8003cdc:	d903      	bls.n	8003ce6 <_svfiprintf_r+0x1a6>
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d0c6      	beq.n	8003c70 <_svfiprintf_r+0x130>
 8003ce2:	9105      	str	r1, [sp, #20]
 8003ce4:	e7c4      	b.n	8003c70 <_svfiprintf_r+0x130>
 8003ce6:	4604      	mov	r4, r0
 8003ce8:	2301      	movs	r3, #1
 8003cea:	fb0c 2101 	mla	r1, ip, r1, r2
 8003cee:	e7f0      	b.n	8003cd2 <_svfiprintf_r+0x192>
 8003cf0:	ab03      	add	r3, sp, #12
 8003cf2:	9300      	str	r3, [sp, #0]
 8003cf4:	462a      	mov	r2, r5
 8003cf6:	4638      	mov	r0, r7
 8003cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8003d34 <_svfiprintf_r+0x1f4>)
 8003cfa:	a904      	add	r1, sp, #16
 8003cfc:	f3af 8000 	nop.w
 8003d00:	1c42      	adds	r2, r0, #1
 8003d02:	4606      	mov	r6, r0
 8003d04:	d1d6      	bne.n	8003cb4 <_svfiprintf_r+0x174>
 8003d06:	89ab      	ldrh	r3, [r5, #12]
 8003d08:	065b      	lsls	r3, r3, #25
 8003d0a:	f53f af2d 	bmi.w	8003b68 <_svfiprintf_r+0x28>
 8003d0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003d10:	e72c      	b.n	8003b6c <_svfiprintf_r+0x2c>
 8003d12:	ab03      	add	r3, sp, #12
 8003d14:	9300      	str	r3, [sp, #0]
 8003d16:	462a      	mov	r2, r5
 8003d18:	4638      	mov	r0, r7
 8003d1a:	4b06      	ldr	r3, [pc, #24]	@ (8003d34 <_svfiprintf_r+0x1f4>)
 8003d1c:	a904      	add	r1, sp, #16
 8003d1e:	f000 f87d 	bl	8003e1c <_printf_i>
 8003d22:	e7ed      	b.n	8003d00 <_svfiprintf_r+0x1c0>
 8003d24:	080041cc 	.word	0x080041cc
 8003d28:	080041d2 	.word	0x080041d2
 8003d2c:	080041d6 	.word	0x080041d6
 8003d30:	00000000 	.word	0x00000000
 8003d34:	08003a89 	.word	0x08003a89

08003d38 <_printf_common>:
 8003d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d3c:	4616      	mov	r6, r2
 8003d3e:	4698      	mov	r8, r3
 8003d40:	688a      	ldr	r2, [r1, #8]
 8003d42:	690b      	ldr	r3, [r1, #16]
 8003d44:	4607      	mov	r7, r0
 8003d46:	4293      	cmp	r3, r2
 8003d48:	bfb8      	it	lt
 8003d4a:	4613      	movlt	r3, r2
 8003d4c:	6033      	str	r3, [r6, #0]
 8003d4e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003d52:	460c      	mov	r4, r1
 8003d54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003d58:	b10a      	cbz	r2, 8003d5e <_printf_common+0x26>
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	6033      	str	r3, [r6, #0]
 8003d5e:	6823      	ldr	r3, [r4, #0]
 8003d60:	0699      	lsls	r1, r3, #26
 8003d62:	bf42      	ittt	mi
 8003d64:	6833      	ldrmi	r3, [r6, #0]
 8003d66:	3302      	addmi	r3, #2
 8003d68:	6033      	strmi	r3, [r6, #0]
 8003d6a:	6825      	ldr	r5, [r4, #0]
 8003d6c:	f015 0506 	ands.w	r5, r5, #6
 8003d70:	d106      	bne.n	8003d80 <_printf_common+0x48>
 8003d72:	f104 0a19 	add.w	sl, r4, #25
 8003d76:	68e3      	ldr	r3, [r4, #12]
 8003d78:	6832      	ldr	r2, [r6, #0]
 8003d7a:	1a9b      	subs	r3, r3, r2
 8003d7c:	42ab      	cmp	r3, r5
 8003d7e:	dc2b      	bgt.n	8003dd8 <_printf_common+0xa0>
 8003d80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003d84:	6822      	ldr	r2, [r4, #0]
 8003d86:	3b00      	subs	r3, #0
 8003d88:	bf18      	it	ne
 8003d8a:	2301      	movne	r3, #1
 8003d8c:	0692      	lsls	r2, r2, #26
 8003d8e:	d430      	bmi.n	8003df2 <_printf_common+0xba>
 8003d90:	4641      	mov	r1, r8
 8003d92:	4638      	mov	r0, r7
 8003d94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003d98:	47c8      	blx	r9
 8003d9a:	3001      	adds	r0, #1
 8003d9c:	d023      	beq.n	8003de6 <_printf_common+0xae>
 8003d9e:	6823      	ldr	r3, [r4, #0]
 8003da0:	6922      	ldr	r2, [r4, #16]
 8003da2:	f003 0306 	and.w	r3, r3, #6
 8003da6:	2b04      	cmp	r3, #4
 8003da8:	bf14      	ite	ne
 8003daa:	2500      	movne	r5, #0
 8003dac:	6833      	ldreq	r3, [r6, #0]
 8003dae:	f04f 0600 	mov.w	r6, #0
 8003db2:	bf08      	it	eq
 8003db4:	68e5      	ldreq	r5, [r4, #12]
 8003db6:	f104 041a 	add.w	r4, r4, #26
 8003dba:	bf08      	it	eq
 8003dbc:	1aed      	subeq	r5, r5, r3
 8003dbe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003dc2:	bf08      	it	eq
 8003dc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	bfc4      	itt	gt
 8003dcc:	1a9b      	subgt	r3, r3, r2
 8003dce:	18ed      	addgt	r5, r5, r3
 8003dd0:	42b5      	cmp	r5, r6
 8003dd2:	d11a      	bne.n	8003e0a <_printf_common+0xd2>
 8003dd4:	2000      	movs	r0, #0
 8003dd6:	e008      	b.n	8003dea <_printf_common+0xb2>
 8003dd8:	2301      	movs	r3, #1
 8003dda:	4652      	mov	r2, sl
 8003ddc:	4641      	mov	r1, r8
 8003dde:	4638      	mov	r0, r7
 8003de0:	47c8      	blx	r9
 8003de2:	3001      	adds	r0, #1
 8003de4:	d103      	bne.n	8003dee <_printf_common+0xb6>
 8003de6:	f04f 30ff 	mov.w	r0, #4294967295
 8003dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dee:	3501      	adds	r5, #1
 8003df0:	e7c1      	b.n	8003d76 <_printf_common+0x3e>
 8003df2:	2030      	movs	r0, #48	@ 0x30
 8003df4:	18e1      	adds	r1, r4, r3
 8003df6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003dfa:	1c5a      	adds	r2, r3, #1
 8003dfc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003e00:	4422      	add	r2, r4
 8003e02:	3302      	adds	r3, #2
 8003e04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003e08:	e7c2      	b.n	8003d90 <_printf_common+0x58>
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	4622      	mov	r2, r4
 8003e0e:	4641      	mov	r1, r8
 8003e10:	4638      	mov	r0, r7
 8003e12:	47c8      	blx	r9
 8003e14:	3001      	adds	r0, #1
 8003e16:	d0e6      	beq.n	8003de6 <_printf_common+0xae>
 8003e18:	3601      	adds	r6, #1
 8003e1a:	e7d9      	b.n	8003dd0 <_printf_common+0x98>

08003e1c <_printf_i>:
 8003e1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e20:	7e0f      	ldrb	r7, [r1, #24]
 8003e22:	4691      	mov	r9, r2
 8003e24:	2f78      	cmp	r7, #120	@ 0x78
 8003e26:	4680      	mov	r8, r0
 8003e28:	460c      	mov	r4, r1
 8003e2a:	469a      	mov	sl, r3
 8003e2c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003e2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003e32:	d807      	bhi.n	8003e44 <_printf_i+0x28>
 8003e34:	2f62      	cmp	r7, #98	@ 0x62
 8003e36:	d80a      	bhi.n	8003e4e <_printf_i+0x32>
 8003e38:	2f00      	cmp	r7, #0
 8003e3a:	f000 80d3 	beq.w	8003fe4 <_printf_i+0x1c8>
 8003e3e:	2f58      	cmp	r7, #88	@ 0x58
 8003e40:	f000 80ba 	beq.w	8003fb8 <_printf_i+0x19c>
 8003e44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003e4c:	e03a      	b.n	8003ec4 <_printf_i+0xa8>
 8003e4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003e52:	2b15      	cmp	r3, #21
 8003e54:	d8f6      	bhi.n	8003e44 <_printf_i+0x28>
 8003e56:	a101      	add	r1, pc, #4	@ (adr r1, 8003e5c <_printf_i+0x40>)
 8003e58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e5c:	08003eb5 	.word	0x08003eb5
 8003e60:	08003ec9 	.word	0x08003ec9
 8003e64:	08003e45 	.word	0x08003e45
 8003e68:	08003e45 	.word	0x08003e45
 8003e6c:	08003e45 	.word	0x08003e45
 8003e70:	08003e45 	.word	0x08003e45
 8003e74:	08003ec9 	.word	0x08003ec9
 8003e78:	08003e45 	.word	0x08003e45
 8003e7c:	08003e45 	.word	0x08003e45
 8003e80:	08003e45 	.word	0x08003e45
 8003e84:	08003e45 	.word	0x08003e45
 8003e88:	08003fcb 	.word	0x08003fcb
 8003e8c:	08003ef3 	.word	0x08003ef3
 8003e90:	08003f85 	.word	0x08003f85
 8003e94:	08003e45 	.word	0x08003e45
 8003e98:	08003e45 	.word	0x08003e45
 8003e9c:	08003fed 	.word	0x08003fed
 8003ea0:	08003e45 	.word	0x08003e45
 8003ea4:	08003ef3 	.word	0x08003ef3
 8003ea8:	08003e45 	.word	0x08003e45
 8003eac:	08003e45 	.word	0x08003e45
 8003eb0:	08003f8d 	.word	0x08003f8d
 8003eb4:	6833      	ldr	r3, [r6, #0]
 8003eb6:	1d1a      	adds	r2, r3, #4
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	6032      	str	r2, [r6, #0]
 8003ebc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ec0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e09e      	b.n	8004006 <_printf_i+0x1ea>
 8003ec8:	6833      	ldr	r3, [r6, #0]
 8003eca:	6820      	ldr	r0, [r4, #0]
 8003ecc:	1d19      	adds	r1, r3, #4
 8003ece:	6031      	str	r1, [r6, #0]
 8003ed0:	0606      	lsls	r6, r0, #24
 8003ed2:	d501      	bpl.n	8003ed8 <_printf_i+0xbc>
 8003ed4:	681d      	ldr	r5, [r3, #0]
 8003ed6:	e003      	b.n	8003ee0 <_printf_i+0xc4>
 8003ed8:	0645      	lsls	r5, r0, #25
 8003eda:	d5fb      	bpl.n	8003ed4 <_printf_i+0xb8>
 8003edc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003ee0:	2d00      	cmp	r5, #0
 8003ee2:	da03      	bge.n	8003eec <_printf_i+0xd0>
 8003ee4:	232d      	movs	r3, #45	@ 0x2d
 8003ee6:	426d      	negs	r5, r5
 8003ee8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003eec:	230a      	movs	r3, #10
 8003eee:	4859      	ldr	r0, [pc, #356]	@ (8004054 <_printf_i+0x238>)
 8003ef0:	e011      	b.n	8003f16 <_printf_i+0xfa>
 8003ef2:	6821      	ldr	r1, [r4, #0]
 8003ef4:	6833      	ldr	r3, [r6, #0]
 8003ef6:	0608      	lsls	r0, r1, #24
 8003ef8:	f853 5b04 	ldr.w	r5, [r3], #4
 8003efc:	d402      	bmi.n	8003f04 <_printf_i+0xe8>
 8003efe:	0649      	lsls	r1, r1, #25
 8003f00:	bf48      	it	mi
 8003f02:	b2ad      	uxthmi	r5, r5
 8003f04:	2f6f      	cmp	r7, #111	@ 0x6f
 8003f06:	6033      	str	r3, [r6, #0]
 8003f08:	bf14      	ite	ne
 8003f0a:	230a      	movne	r3, #10
 8003f0c:	2308      	moveq	r3, #8
 8003f0e:	4851      	ldr	r0, [pc, #324]	@ (8004054 <_printf_i+0x238>)
 8003f10:	2100      	movs	r1, #0
 8003f12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003f16:	6866      	ldr	r6, [r4, #4]
 8003f18:	2e00      	cmp	r6, #0
 8003f1a:	bfa8      	it	ge
 8003f1c:	6821      	ldrge	r1, [r4, #0]
 8003f1e:	60a6      	str	r6, [r4, #8]
 8003f20:	bfa4      	itt	ge
 8003f22:	f021 0104 	bicge.w	r1, r1, #4
 8003f26:	6021      	strge	r1, [r4, #0]
 8003f28:	b90d      	cbnz	r5, 8003f2e <_printf_i+0x112>
 8003f2a:	2e00      	cmp	r6, #0
 8003f2c:	d04b      	beq.n	8003fc6 <_printf_i+0x1aa>
 8003f2e:	4616      	mov	r6, r2
 8003f30:	fbb5 f1f3 	udiv	r1, r5, r3
 8003f34:	fb03 5711 	mls	r7, r3, r1, r5
 8003f38:	5dc7      	ldrb	r7, [r0, r7]
 8003f3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003f3e:	462f      	mov	r7, r5
 8003f40:	42bb      	cmp	r3, r7
 8003f42:	460d      	mov	r5, r1
 8003f44:	d9f4      	bls.n	8003f30 <_printf_i+0x114>
 8003f46:	2b08      	cmp	r3, #8
 8003f48:	d10b      	bne.n	8003f62 <_printf_i+0x146>
 8003f4a:	6823      	ldr	r3, [r4, #0]
 8003f4c:	07df      	lsls	r7, r3, #31
 8003f4e:	d508      	bpl.n	8003f62 <_printf_i+0x146>
 8003f50:	6923      	ldr	r3, [r4, #16]
 8003f52:	6861      	ldr	r1, [r4, #4]
 8003f54:	4299      	cmp	r1, r3
 8003f56:	bfde      	ittt	le
 8003f58:	2330      	movle	r3, #48	@ 0x30
 8003f5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003f5e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003f62:	1b92      	subs	r2, r2, r6
 8003f64:	6122      	str	r2, [r4, #16]
 8003f66:	464b      	mov	r3, r9
 8003f68:	4621      	mov	r1, r4
 8003f6a:	4640      	mov	r0, r8
 8003f6c:	f8cd a000 	str.w	sl, [sp]
 8003f70:	aa03      	add	r2, sp, #12
 8003f72:	f7ff fee1 	bl	8003d38 <_printf_common>
 8003f76:	3001      	adds	r0, #1
 8003f78:	d14a      	bne.n	8004010 <_printf_i+0x1f4>
 8003f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f7e:	b004      	add	sp, #16
 8003f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f84:	6823      	ldr	r3, [r4, #0]
 8003f86:	f043 0320 	orr.w	r3, r3, #32
 8003f8a:	6023      	str	r3, [r4, #0]
 8003f8c:	2778      	movs	r7, #120	@ 0x78
 8003f8e:	4832      	ldr	r0, [pc, #200]	@ (8004058 <_printf_i+0x23c>)
 8003f90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003f94:	6823      	ldr	r3, [r4, #0]
 8003f96:	6831      	ldr	r1, [r6, #0]
 8003f98:	061f      	lsls	r7, r3, #24
 8003f9a:	f851 5b04 	ldr.w	r5, [r1], #4
 8003f9e:	d402      	bmi.n	8003fa6 <_printf_i+0x18a>
 8003fa0:	065f      	lsls	r7, r3, #25
 8003fa2:	bf48      	it	mi
 8003fa4:	b2ad      	uxthmi	r5, r5
 8003fa6:	6031      	str	r1, [r6, #0]
 8003fa8:	07d9      	lsls	r1, r3, #31
 8003faa:	bf44      	itt	mi
 8003fac:	f043 0320 	orrmi.w	r3, r3, #32
 8003fb0:	6023      	strmi	r3, [r4, #0]
 8003fb2:	b11d      	cbz	r5, 8003fbc <_printf_i+0x1a0>
 8003fb4:	2310      	movs	r3, #16
 8003fb6:	e7ab      	b.n	8003f10 <_printf_i+0xf4>
 8003fb8:	4826      	ldr	r0, [pc, #152]	@ (8004054 <_printf_i+0x238>)
 8003fba:	e7e9      	b.n	8003f90 <_printf_i+0x174>
 8003fbc:	6823      	ldr	r3, [r4, #0]
 8003fbe:	f023 0320 	bic.w	r3, r3, #32
 8003fc2:	6023      	str	r3, [r4, #0]
 8003fc4:	e7f6      	b.n	8003fb4 <_printf_i+0x198>
 8003fc6:	4616      	mov	r6, r2
 8003fc8:	e7bd      	b.n	8003f46 <_printf_i+0x12a>
 8003fca:	6833      	ldr	r3, [r6, #0]
 8003fcc:	6825      	ldr	r5, [r4, #0]
 8003fce:	1d18      	adds	r0, r3, #4
 8003fd0:	6961      	ldr	r1, [r4, #20]
 8003fd2:	6030      	str	r0, [r6, #0]
 8003fd4:	062e      	lsls	r6, r5, #24
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	d501      	bpl.n	8003fde <_printf_i+0x1c2>
 8003fda:	6019      	str	r1, [r3, #0]
 8003fdc:	e002      	b.n	8003fe4 <_printf_i+0x1c8>
 8003fde:	0668      	lsls	r0, r5, #25
 8003fe0:	d5fb      	bpl.n	8003fda <_printf_i+0x1be>
 8003fe2:	8019      	strh	r1, [r3, #0]
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	4616      	mov	r6, r2
 8003fe8:	6123      	str	r3, [r4, #16]
 8003fea:	e7bc      	b.n	8003f66 <_printf_i+0x14a>
 8003fec:	6833      	ldr	r3, [r6, #0]
 8003fee:	2100      	movs	r1, #0
 8003ff0:	1d1a      	adds	r2, r3, #4
 8003ff2:	6032      	str	r2, [r6, #0]
 8003ff4:	681e      	ldr	r6, [r3, #0]
 8003ff6:	6862      	ldr	r2, [r4, #4]
 8003ff8:	4630      	mov	r0, r6
 8003ffa:	f000 f859 	bl	80040b0 <memchr>
 8003ffe:	b108      	cbz	r0, 8004004 <_printf_i+0x1e8>
 8004000:	1b80      	subs	r0, r0, r6
 8004002:	6060      	str	r0, [r4, #4]
 8004004:	6863      	ldr	r3, [r4, #4]
 8004006:	6123      	str	r3, [r4, #16]
 8004008:	2300      	movs	r3, #0
 800400a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800400e:	e7aa      	b.n	8003f66 <_printf_i+0x14a>
 8004010:	4632      	mov	r2, r6
 8004012:	4649      	mov	r1, r9
 8004014:	4640      	mov	r0, r8
 8004016:	6923      	ldr	r3, [r4, #16]
 8004018:	47d0      	blx	sl
 800401a:	3001      	adds	r0, #1
 800401c:	d0ad      	beq.n	8003f7a <_printf_i+0x15e>
 800401e:	6823      	ldr	r3, [r4, #0]
 8004020:	079b      	lsls	r3, r3, #30
 8004022:	d413      	bmi.n	800404c <_printf_i+0x230>
 8004024:	68e0      	ldr	r0, [r4, #12]
 8004026:	9b03      	ldr	r3, [sp, #12]
 8004028:	4298      	cmp	r0, r3
 800402a:	bfb8      	it	lt
 800402c:	4618      	movlt	r0, r3
 800402e:	e7a6      	b.n	8003f7e <_printf_i+0x162>
 8004030:	2301      	movs	r3, #1
 8004032:	4632      	mov	r2, r6
 8004034:	4649      	mov	r1, r9
 8004036:	4640      	mov	r0, r8
 8004038:	47d0      	blx	sl
 800403a:	3001      	adds	r0, #1
 800403c:	d09d      	beq.n	8003f7a <_printf_i+0x15e>
 800403e:	3501      	adds	r5, #1
 8004040:	68e3      	ldr	r3, [r4, #12]
 8004042:	9903      	ldr	r1, [sp, #12]
 8004044:	1a5b      	subs	r3, r3, r1
 8004046:	42ab      	cmp	r3, r5
 8004048:	dcf2      	bgt.n	8004030 <_printf_i+0x214>
 800404a:	e7eb      	b.n	8004024 <_printf_i+0x208>
 800404c:	2500      	movs	r5, #0
 800404e:	f104 0619 	add.w	r6, r4, #25
 8004052:	e7f5      	b.n	8004040 <_printf_i+0x224>
 8004054:	080041dd 	.word	0x080041dd
 8004058:	080041ee 	.word	0x080041ee

0800405c <memmove>:
 800405c:	4288      	cmp	r0, r1
 800405e:	b510      	push	{r4, lr}
 8004060:	eb01 0402 	add.w	r4, r1, r2
 8004064:	d902      	bls.n	800406c <memmove+0x10>
 8004066:	4284      	cmp	r4, r0
 8004068:	4623      	mov	r3, r4
 800406a:	d807      	bhi.n	800407c <memmove+0x20>
 800406c:	1e43      	subs	r3, r0, #1
 800406e:	42a1      	cmp	r1, r4
 8004070:	d008      	beq.n	8004084 <memmove+0x28>
 8004072:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004076:	f803 2f01 	strb.w	r2, [r3, #1]!
 800407a:	e7f8      	b.n	800406e <memmove+0x12>
 800407c:	4601      	mov	r1, r0
 800407e:	4402      	add	r2, r0
 8004080:	428a      	cmp	r2, r1
 8004082:	d100      	bne.n	8004086 <memmove+0x2a>
 8004084:	bd10      	pop	{r4, pc}
 8004086:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800408a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800408e:	e7f7      	b.n	8004080 <memmove+0x24>

08004090 <_sbrk_r>:
 8004090:	b538      	push	{r3, r4, r5, lr}
 8004092:	2300      	movs	r3, #0
 8004094:	4d05      	ldr	r5, [pc, #20]	@ (80040ac <_sbrk_r+0x1c>)
 8004096:	4604      	mov	r4, r0
 8004098:	4608      	mov	r0, r1
 800409a:	602b      	str	r3, [r5, #0]
 800409c:	f7fc fc72 	bl	8000984 <_sbrk>
 80040a0:	1c43      	adds	r3, r0, #1
 80040a2:	d102      	bne.n	80040aa <_sbrk_r+0x1a>
 80040a4:	682b      	ldr	r3, [r5, #0]
 80040a6:	b103      	cbz	r3, 80040aa <_sbrk_r+0x1a>
 80040a8:	6023      	str	r3, [r4, #0]
 80040aa:	bd38      	pop	{r3, r4, r5, pc}
 80040ac:	20000354 	.word	0x20000354

080040b0 <memchr>:
 80040b0:	4603      	mov	r3, r0
 80040b2:	b510      	push	{r4, lr}
 80040b4:	b2c9      	uxtb	r1, r1
 80040b6:	4402      	add	r2, r0
 80040b8:	4293      	cmp	r3, r2
 80040ba:	4618      	mov	r0, r3
 80040bc:	d101      	bne.n	80040c2 <memchr+0x12>
 80040be:	2000      	movs	r0, #0
 80040c0:	e003      	b.n	80040ca <memchr+0x1a>
 80040c2:	7804      	ldrb	r4, [r0, #0]
 80040c4:	3301      	adds	r3, #1
 80040c6:	428c      	cmp	r4, r1
 80040c8:	d1f6      	bne.n	80040b8 <memchr+0x8>
 80040ca:	bd10      	pop	{r4, pc}

080040cc <memcpy>:
 80040cc:	440a      	add	r2, r1
 80040ce:	4291      	cmp	r1, r2
 80040d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80040d4:	d100      	bne.n	80040d8 <memcpy+0xc>
 80040d6:	4770      	bx	lr
 80040d8:	b510      	push	{r4, lr}
 80040da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80040de:	4291      	cmp	r1, r2
 80040e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80040e4:	d1f9      	bne.n	80040da <memcpy+0xe>
 80040e6:	bd10      	pop	{r4, pc}

080040e8 <_realloc_r>:
 80040e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040ec:	4680      	mov	r8, r0
 80040ee:	4615      	mov	r5, r2
 80040f0:	460c      	mov	r4, r1
 80040f2:	b921      	cbnz	r1, 80040fe <_realloc_r+0x16>
 80040f4:	4611      	mov	r1, r2
 80040f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040fa:	f7ff bc39 	b.w	8003970 <_malloc_r>
 80040fe:	b92a      	cbnz	r2, 800410c <_realloc_r+0x24>
 8004100:	f7ff fbcc 	bl	800389c <_free_r>
 8004104:	2400      	movs	r4, #0
 8004106:	4620      	mov	r0, r4
 8004108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800410c:	f000 f81a 	bl	8004144 <_malloc_usable_size_r>
 8004110:	4285      	cmp	r5, r0
 8004112:	4606      	mov	r6, r0
 8004114:	d802      	bhi.n	800411c <_realloc_r+0x34>
 8004116:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800411a:	d8f4      	bhi.n	8004106 <_realloc_r+0x1e>
 800411c:	4629      	mov	r1, r5
 800411e:	4640      	mov	r0, r8
 8004120:	f7ff fc26 	bl	8003970 <_malloc_r>
 8004124:	4607      	mov	r7, r0
 8004126:	2800      	cmp	r0, #0
 8004128:	d0ec      	beq.n	8004104 <_realloc_r+0x1c>
 800412a:	42b5      	cmp	r5, r6
 800412c:	462a      	mov	r2, r5
 800412e:	4621      	mov	r1, r4
 8004130:	bf28      	it	cs
 8004132:	4632      	movcs	r2, r6
 8004134:	f7ff ffca 	bl	80040cc <memcpy>
 8004138:	4621      	mov	r1, r4
 800413a:	4640      	mov	r0, r8
 800413c:	f7ff fbae 	bl	800389c <_free_r>
 8004140:	463c      	mov	r4, r7
 8004142:	e7e0      	b.n	8004106 <_realloc_r+0x1e>

08004144 <_malloc_usable_size_r>:
 8004144:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004148:	1f18      	subs	r0, r3, #4
 800414a:	2b00      	cmp	r3, #0
 800414c:	bfbc      	itt	lt
 800414e:	580b      	ldrlt	r3, [r1, r0]
 8004150:	18c0      	addlt	r0, r0, r3
 8004152:	4770      	bx	lr

08004154 <_init>:
 8004154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004156:	bf00      	nop
 8004158:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800415a:	bc08      	pop	{r3}
 800415c:	469e      	mov	lr, r3
 800415e:	4770      	bx	lr

08004160 <_fini>:
 8004160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004162:	bf00      	nop
 8004164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004166:	bc08      	pop	{r3}
 8004168:	469e      	mov	lr, r3
 800416a:	4770      	bx	lr
