-- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.

================================================================================================
                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)             Required Period (Freq)
	------                  ----------                            -----------------             ----------------------
	ClockDomain0            clk                                   6.934 (144.217 MHz)           20.000 (50.000 MHz)

Setup Slack Path Summary

               Data                                                                        Data
       Setup   Path   Source  Dest.                                                        End 
Index  Slack   Delay  Clock   Clock       Data Start Pin              Data End Pin         Edge
-----  ------  -----  ------  -----  -------------------------  -------------------------  ----
  1    13.066  6.838  clk     clk    u_kirsch/reg_valid(2)/clk  u_kirsch/reg_r3(8)/datain  Rise
  2    13.089  6.815  clk     clk    u_kirsch/reg_valid(1)/clk  u_kirsch/reg_r3(8)/datain  Rise
  3    13.289  6.615  clk     clk    u_kirsch/reg_valid(0)/clk  u_kirsch/reg_r3(8)/datain  Rise
  4    14.353  5.551  clk     clk    u_kirsch/reg_e(0)/clk      u_kirsch/reg_r3(8)/datain  Rise
  5    14.373  5.531  clk     clk    u_kirsch/reg_a(0)/clk      u_kirsch/reg_r3(8)/datain  Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
