
STM32G474RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b29c  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  0800b474  0800b474  0001b474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8c4  0800b8c4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800b8c4  0800b8c4  0001b8c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b8cc  0800b8cc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b8cc  0800b8cc  0001b8cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b8d0  0800b8d0  0001b8d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800b8d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ac  20000070  0800b944  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000041c  0800b944  0002041c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b7b1  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000340f  00000000  00000000  0003b851  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001730  00000000  00000000  0003ec60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015c0  00000000  00000000  00040390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029f0d  00000000  00000000  00041950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c1ef  00000000  00000000  0006b85d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011584d  00000000  00000000  00087a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019d299  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066f0  00000000  00000000  0019d2ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000070 	.word	0x20000070
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800b45c 	.word	0x0800b45c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000074 	.word	0x20000074
 8000214:	0800b45c 	.word	0x0800b45c

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	; 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	; 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__aeabi_d2f>:
 80007e4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007e8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007ec:	bf24      	itt	cs
 80007ee:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007f2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007f6:	d90d      	bls.n	8000814 <__aeabi_d2f+0x30>
 80007f8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007fc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000800:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000804:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000808:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800080c:	bf08      	it	eq
 800080e:	f020 0001 	biceq.w	r0, r0, #1
 8000812:	4770      	bx	lr
 8000814:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000818:	d121      	bne.n	800085e <__aeabi_d2f+0x7a>
 800081a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800081e:	bfbc      	itt	lt
 8000820:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000824:	4770      	bxlt	lr
 8000826:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800082a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800082e:	f1c2 0218 	rsb	r2, r2, #24
 8000832:	f1c2 0c20 	rsb	ip, r2, #32
 8000836:	fa10 f30c 	lsls.w	r3, r0, ip
 800083a:	fa20 f002 	lsr.w	r0, r0, r2
 800083e:	bf18      	it	ne
 8000840:	f040 0001 	orrne.w	r0, r0, #1
 8000844:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000848:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800084c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000850:	ea40 000c 	orr.w	r0, r0, ip
 8000854:	fa23 f302 	lsr.w	r3, r3, r2
 8000858:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800085c:	e7cc      	b.n	80007f8 <__aeabi_d2f+0x14>
 800085e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000862:	d107      	bne.n	8000874 <__aeabi_d2f+0x90>
 8000864:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000868:	bf1e      	ittt	ne
 800086a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800086e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000872:	4770      	bxne	lr
 8000874:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000878:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800087c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop

08000884 <__aeabi_uldivmod>:
 8000884:	b953      	cbnz	r3, 800089c <__aeabi_uldivmod+0x18>
 8000886:	b94a      	cbnz	r2, 800089c <__aeabi_uldivmod+0x18>
 8000888:	2900      	cmp	r1, #0
 800088a:	bf08      	it	eq
 800088c:	2800      	cmpeq	r0, #0
 800088e:	bf1c      	itt	ne
 8000890:	f04f 31ff 	movne.w	r1, #4294967295
 8000894:	f04f 30ff 	movne.w	r0, #4294967295
 8000898:	f000 b974 	b.w	8000b84 <__aeabi_idiv0>
 800089c:	f1ad 0c08 	sub.w	ip, sp, #8
 80008a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008a4:	f000 f806 	bl	80008b4 <__udivmoddi4>
 80008a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b0:	b004      	add	sp, #16
 80008b2:	4770      	bx	lr

080008b4 <__udivmoddi4>:
 80008b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008b8:	9d08      	ldr	r5, [sp, #32]
 80008ba:	4604      	mov	r4, r0
 80008bc:	468e      	mov	lr, r1
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d14d      	bne.n	800095e <__udivmoddi4+0xaa>
 80008c2:	428a      	cmp	r2, r1
 80008c4:	4694      	mov	ip, r2
 80008c6:	d969      	bls.n	800099c <__udivmoddi4+0xe8>
 80008c8:	fab2 f282 	clz	r2, r2
 80008cc:	b152      	cbz	r2, 80008e4 <__udivmoddi4+0x30>
 80008ce:	fa01 f302 	lsl.w	r3, r1, r2
 80008d2:	f1c2 0120 	rsb	r1, r2, #32
 80008d6:	fa20 f101 	lsr.w	r1, r0, r1
 80008da:	fa0c fc02 	lsl.w	ip, ip, r2
 80008de:	ea41 0e03 	orr.w	lr, r1, r3
 80008e2:	4094      	lsls	r4, r2
 80008e4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008e8:	0c21      	lsrs	r1, r4, #16
 80008ea:	fbbe f6f8 	udiv	r6, lr, r8
 80008ee:	fa1f f78c 	uxth.w	r7, ip
 80008f2:	fb08 e316 	mls	r3, r8, r6, lr
 80008f6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80008fa:	fb06 f107 	mul.w	r1, r6, r7
 80008fe:	4299      	cmp	r1, r3
 8000900:	d90a      	bls.n	8000918 <__udivmoddi4+0x64>
 8000902:	eb1c 0303 	adds.w	r3, ip, r3
 8000906:	f106 30ff 	add.w	r0, r6, #4294967295
 800090a:	f080 811f 	bcs.w	8000b4c <__udivmoddi4+0x298>
 800090e:	4299      	cmp	r1, r3
 8000910:	f240 811c 	bls.w	8000b4c <__udivmoddi4+0x298>
 8000914:	3e02      	subs	r6, #2
 8000916:	4463      	add	r3, ip
 8000918:	1a5b      	subs	r3, r3, r1
 800091a:	b2a4      	uxth	r4, r4
 800091c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000920:	fb08 3310 	mls	r3, r8, r0, r3
 8000924:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000928:	fb00 f707 	mul.w	r7, r0, r7
 800092c:	42a7      	cmp	r7, r4
 800092e:	d90a      	bls.n	8000946 <__udivmoddi4+0x92>
 8000930:	eb1c 0404 	adds.w	r4, ip, r4
 8000934:	f100 33ff 	add.w	r3, r0, #4294967295
 8000938:	f080 810a 	bcs.w	8000b50 <__udivmoddi4+0x29c>
 800093c:	42a7      	cmp	r7, r4
 800093e:	f240 8107 	bls.w	8000b50 <__udivmoddi4+0x29c>
 8000942:	4464      	add	r4, ip
 8000944:	3802      	subs	r0, #2
 8000946:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800094a:	1be4      	subs	r4, r4, r7
 800094c:	2600      	movs	r6, #0
 800094e:	b11d      	cbz	r5, 8000958 <__udivmoddi4+0xa4>
 8000950:	40d4      	lsrs	r4, r2
 8000952:	2300      	movs	r3, #0
 8000954:	e9c5 4300 	strd	r4, r3, [r5]
 8000958:	4631      	mov	r1, r6
 800095a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800095e:	428b      	cmp	r3, r1
 8000960:	d909      	bls.n	8000976 <__udivmoddi4+0xc2>
 8000962:	2d00      	cmp	r5, #0
 8000964:	f000 80ef 	beq.w	8000b46 <__udivmoddi4+0x292>
 8000968:	2600      	movs	r6, #0
 800096a:	e9c5 0100 	strd	r0, r1, [r5]
 800096e:	4630      	mov	r0, r6
 8000970:	4631      	mov	r1, r6
 8000972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000976:	fab3 f683 	clz	r6, r3
 800097a:	2e00      	cmp	r6, #0
 800097c:	d14a      	bne.n	8000a14 <__udivmoddi4+0x160>
 800097e:	428b      	cmp	r3, r1
 8000980:	d302      	bcc.n	8000988 <__udivmoddi4+0xd4>
 8000982:	4282      	cmp	r2, r0
 8000984:	f200 80f9 	bhi.w	8000b7a <__udivmoddi4+0x2c6>
 8000988:	1a84      	subs	r4, r0, r2
 800098a:	eb61 0303 	sbc.w	r3, r1, r3
 800098e:	2001      	movs	r0, #1
 8000990:	469e      	mov	lr, r3
 8000992:	2d00      	cmp	r5, #0
 8000994:	d0e0      	beq.n	8000958 <__udivmoddi4+0xa4>
 8000996:	e9c5 4e00 	strd	r4, lr, [r5]
 800099a:	e7dd      	b.n	8000958 <__udivmoddi4+0xa4>
 800099c:	b902      	cbnz	r2, 80009a0 <__udivmoddi4+0xec>
 800099e:	deff      	udf	#255	; 0xff
 80009a0:	fab2 f282 	clz	r2, r2
 80009a4:	2a00      	cmp	r2, #0
 80009a6:	f040 8092 	bne.w	8000ace <__udivmoddi4+0x21a>
 80009aa:	eba1 010c 	sub.w	r1, r1, ip
 80009ae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009b2:	fa1f fe8c 	uxth.w	lr, ip
 80009b6:	2601      	movs	r6, #1
 80009b8:	0c20      	lsrs	r0, r4, #16
 80009ba:	fbb1 f3f7 	udiv	r3, r1, r7
 80009be:	fb07 1113 	mls	r1, r7, r3, r1
 80009c2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80009c6:	fb0e f003 	mul.w	r0, lr, r3
 80009ca:	4288      	cmp	r0, r1
 80009cc:	d908      	bls.n	80009e0 <__udivmoddi4+0x12c>
 80009ce:	eb1c 0101 	adds.w	r1, ip, r1
 80009d2:	f103 38ff 	add.w	r8, r3, #4294967295
 80009d6:	d202      	bcs.n	80009de <__udivmoddi4+0x12a>
 80009d8:	4288      	cmp	r0, r1
 80009da:	f200 80cb 	bhi.w	8000b74 <__udivmoddi4+0x2c0>
 80009de:	4643      	mov	r3, r8
 80009e0:	1a09      	subs	r1, r1, r0
 80009e2:	b2a4      	uxth	r4, r4
 80009e4:	fbb1 f0f7 	udiv	r0, r1, r7
 80009e8:	fb07 1110 	mls	r1, r7, r0, r1
 80009ec:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80009f0:	fb0e fe00 	mul.w	lr, lr, r0
 80009f4:	45a6      	cmp	lr, r4
 80009f6:	d908      	bls.n	8000a0a <__udivmoddi4+0x156>
 80009f8:	eb1c 0404 	adds.w	r4, ip, r4
 80009fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a00:	d202      	bcs.n	8000a08 <__udivmoddi4+0x154>
 8000a02:	45a6      	cmp	lr, r4
 8000a04:	f200 80bb 	bhi.w	8000b7e <__udivmoddi4+0x2ca>
 8000a08:	4608      	mov	r0, r1
 8000a0a:	eba4 040e 	sub.w	r4, r4, lr
 8000a0e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a12:	e79c      	b.n	800094e <__udivmoddi4+0x9a>
 8000a14:	f1c6 0720 	rsb	r7, r6, #32
 8000a18:	40b3      	lsls	r3, r6
 8000a1a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a1e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a22:	fa20 f407 	lsr.w	r4, r0, r7
 8000a26:	fa01 f306 	lsl.w	r3, r1, r6
 8000a2a:	431c      	orrs	r4, r3
 8000a2c:	40f9      	lsrs	r1, r7
 8000a2e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a32:	fa00 f306 	lsl.w	r3, r0, r6
 8000a36:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a3a:	0c20      	lsrs	r0, r4, #16
 8000a3c:	fa1f fe8c 	uxth.w	lr, ip
 8000a40:	fb09 1118 	mls	r1, r9, r8, r1
 8000a44:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a48:	fb08 f00e 	mul.w	r0, r8, lr
 8000a4c:	4288      	cmp	r0, r1
 8000a4e:	fa02 f206 	lsl.w	r2, r2, r6
 8000a52:	d90b      	bls.n	8000a6c <__udivmoddi4+0x1b8>
 8000a54:	eb1c 0101 	adds.w	r1, ip, r1
 8000a58:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a5c:	f080 8088 	bcs.w	8000b70 <__udivmoddi4+0x2bc>
 8000a60:	4288      	cmp	r0, r1
 8000a62:	f240 8085 	bls.w	8000b70 <__udivmoddi4+0x2bc>
 8000a66:	f1a8 0802 	sub.w	r8, r8, #2
 8000a6a:	4461      	add	r1, ip
 8000a6c:	1a09      	subs	r1, r1, r0
 8000a6e:	b2a4      	uxth	r4, r4
 8000a70:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a74:	fb09 1110 	mls	r1, r9, r0, r1
 8000a78:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a7c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a80:	458e      	cmp	lr, r1
 8000a82:	d908      	bls.n	8000a96 <__udivmoddi4+0x1e2>
 8000a84:	eb1c 0101 	adds.w	r1, ip, r1
 8000a88:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a8c:	d26c      	bcs.n	8000b68 <__udivmoddi4+0x2b4>
 8000a8e:	458e      	cmp	lr, r1
 8000a90:	d96a      	bls.n	8000b68 <__udivmoddi4+0x2b4>
 8000a92:	3802      	subs	r0, #2
 8000a94:	4461      	add	r1, ip
 8000a96:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000a9a:	fba0 9402 	umull	r9, r4, r0, r2
 8000a9e:	eba1 010e 	sub.w	r1, r1, lr
 8000aa2:	42a1      	cmp	r1, r4
 8000aa4:	46c8      	mov	r8, r9
 8000aa6:	46a6      	mov	lr, r4
 8000aa8:	d356      	bcc.n	8000b58 <__udivmoddi4+0x2a4>
 8000aaa:	d053      	beq.n	8000b54 <__udivmoddi4+0x2a0>
 8000aac:	b15d      	cbz	r5, 8000ac6 <__udivmoddi4+0x212>
 8000aae:	ebb3 0208 	subs.w	r2, r3, r8
 8000ab2:	eb61 010e 	sbc.w	r1, r1, lr
 8000ab6:	fa01 f707 	lsl.w	r7, r1, r7
 8000aba:	fa22 f306 	lsr.w	r3, r2, r6
 8000abe:	40f1      	lsrs	r1, r6
 8000ac0:	431f      	orrs	r7, r3
 8000ac2:	e9c5 7100 	strd	r7, r1, [r5]
 8000ac6:	2600      	movs	r6, #0
 8000ac8:	4631      	mov	r1, r6
 8000aca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ace:	f1c2 0320 	rsb	r3, r2, #32
 8000ad2:	40d8      	lsrs	r0, r3
 8000ad4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ad8:	fa21 f303 	lsr.w	r3, r1, r3
 8000adc:	4091      	lsls	r1, r2
 8000ade:	4301      	orrs	r1, r0
 8000ae0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ae4:	fa1f fe8c 	uxth.w	lr, ip
 8000ae8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000aec:	fb07 3610 	mls	r6, r7, r0, r3
 8000af0:	0c0b      	lsrs	r3, r1, #16
 8000af2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000af6:	fb00 f60e 	mul.w	r6, r0, lr
 8000afa:	429e      	cmp	r6, r3
 8000afc:	fa04 f402 	lsl.w	r4, r4, r2
 8000b00:	d908      	bls.n	8000b14 <__udivmoddi4+0x260>
 8000b02:	eb1c 0303 	adds.w	r3, ip, r3
 8000b06:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b0a:	d22f      	bcs.n	8000b6c <__udivmoddi4+0x2b8>
 8000b0c:	429e      	cmp	r6, r3
 8000b0e:	d92d      	bls.n	8000b6c <__udivmoddi4+0x2b8>
 8000b10:	3802      	subs	r0, #2
 8000b12:	4463      	add	r3, ip
 8000b14:	1b9b      	subs	r3, r3, r6
 8000b16:	b289      	uxth	r1, r1
 8000b18:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b1c:	fb07 3316 	mls	r3, r7, r6, r3
 8000b20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b24:	fb06 f30e 	mul.w	r3, r6, lr
 8000b28:	428b      	cmp	r3, r1
 8000b2a:	d908      	bls.n	8000b3e <__udivmoddi4+0x28a>
 8000b2c:	eb1c 0101 	adds.w	r1, ip, r1
 8000b30:	f106 38ff 	add.w	r8, r6, #4294967295
 8000b34:	d216      	bcs.n	8000b64 <__udivmoddi4+0x2b0>
 8000b36:	428b      	cmp	r3, r1
 8000b38:	d914      	bls.n	8000b64 <__udivmoddi4+0x2b0>
 8000b3a:	3e02      	subs	r6, #2
 8000b3c:	4461      	add	r1, ip
 8000b3e:	1ac9      	subs	r1, r1, r3
 8000b40:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b44:	e738      	b.n	80009b8 <__udivmoddi4+0x104>
 8000b46:	462e      	mov	r6, r5
 8000b48:	4628      	mov	r0, r5
 8000b4a:	e705      	b.n	8000958 <__udivmoddi4+0xa4>
 8000b4c:	4606      	mov	r6, r0
 8000b4e:	e6e3      	b.n	8000918 <__udivmoddi4+0x64>
 8000b50:	4618      	mov	r0, r3
 8000b52:	e6f8      	b.n	8000946 <__udivmoddi4+0x92>
 8000b54:	454b      	cmp	r3, r9
 8000b56:	d2a9      	bcs.n	8000aac <__udivmoddi4+0x1f8>
 8000b58:	ebb9 0802 	subs.w	r8, r9, r2
 8000b5c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b60:	3801      	subs	r0, #1
 8000b62:	e7a3      	b.n	8000aac <__udivmoddi4+0x1f8>
 8000b64:	4646      	mov	r6, r8
 8000b66:	e7ea      	b.n	8000b3e <__udivmoddi4+0x28a>
 8000b68:	4620      	mov	r0, r4
 8000b6a:	e794      	b.n	8000a96 <__udivmoddi4+0x1e2>
 8000b6c:	4640      	mov	r0, r8
 8000b6e:	e7d1      	b.n	8000b14 <__udivmoddi4+0x260>
 8000b70:	46d0      	mov	r8, sl
 8000b72:	e77b      	b.n	8000a6c <__udivmoddi4+0x1b8>
 8000b74:	3b02      	subs	r3, #2
 8000b76:	4461      	add	r1, ip
 8000b78:	e732      	b.n	80009e0 <__udivmoddi4+0x12c>
 8000b7a:	4630      	mov	r0, r6
 8000b7c:	e709      	b.n	8000992 <__udivmoddi4+0xde>
 8000b7e:	4464      	add	r4, ip
 8000b80:	3802      	subs	r0, #2
 8000b82:	e742      	b.n	8000a0a <__udivmoddi4+0x156>

08000b84 <__aeabi_idiv0>:
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <cfPhaseLockedLoop>:

#include <stdint.h>
#include "main.h"
#include "ControlFunctions.h"

float cfPhaseLockedLoop(float ElectAngleErr, float Kp_PLL, float Ki_PLL, float *Integral_ElectAngleErr_Ki){
 8000b88:	b480      	push	{r7}
 8000b8a:	b087      	sub	sp, #28
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	ed87 0a03 	vstr	s0, [r7, #12]
 8000b92:	edc7 0a02 	vstr	s1, [r7, #8]
 8000b96:	ed87 1a01 	vstr	s2, [r7, #4]
 8000b9a:	6038      	str	r0, [r7, #0]
	float ElectAngVeloEstimate;


	*Integral_ElectAngleErr_Ki += ElectAngleErr * Ki_PLL;
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	ed93 7a00 	vldr	s14, [r3]
 8000ba2:	edd7 6a03 	vldr	s13, [r7, #12]
 8000ba6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000baa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	edc3 7a00 	vstr	s15, [r3]
	ElectAngVeloEstimate = Kp_PLL * ElectAngleErr + *Integral_ElectAngleErr_Ki;
 8000bb8:	ed97 7a02 	vldr	s14, [r7, #8]
 8000bbc:	edd7 7a03 	vldr	s15, [r7, #12]
 8000bc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	edd3 7a00 	vldr	s15, [r3]
 8000bca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bce:	edc7 7a05 	vstr	s15, [r7, #20]

	return ElectAngVeloEstimate;
 8000bd2:	697b      	ldr	r3, [r7, #20]
 8000bd4:	ee07 3a90 	vmov	s15, r3
}
 8000bd8:	eeb0 0a67 	vmov.f32	s0, s15
 8000bdc:	371c      	adds	r7, #28
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr

08000be6 <gfDivideAvoidZero>:
#include <math.h>
#include "main.h"
#include "GeneralFunctions.h"
#include "GlogalVariables.h"

float gfDivideAvoidZero(float num, float den, float  threshold){
 8000be6:	b480      	push	{r7}
 8000be8:	b087      	sub	sp, #28
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	ed87 0a03 	vstr	s0, [r7, #12]
 8000bf0:	edc7 0a02 	vstr	s1, [r7, #8]
 8000bf4:	ed87 1a01 	vstr	s2, [r7, #4]
	float result;
	if ( den >= 0 && den < threshold )
 8000bf8:	edd7 7a02 	vldr	s15, [r7, #8]
 8000bfc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c04:	db0b      	blt.n	8000c1e <gfDivideAvoidZero+0x38>
 8000c06:	ed97 7a02 	vldr	s14, [r7, #8]
 8000c0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c16:	d502      	bpl.n	8000c1e <gfDivideAvoidZero+0x38>
		den = threshold;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	60bb      	str	r3, [r7, #8]
 8000c1c:	e017      	b.n	8000c4e <gfDivideAvoidZero+0x68>
	else if( den < 0 && den > -threshold)
 8000c1e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000c22:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c2a:	d510      	bpl.n	8000c4e <gfDivideAvoidZero+0x68>
 8000c2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c30:	eef1 7a67 	vneg.f32	s15, s15
 8000c34:	ed97 7a02 	vldr	s14, [r7, #8]
 8000c38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c40:	dd05      	ble.n	8000c4e <gfDivideAvoidZero+0x68>
		den = -threshold;
 8000c42:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c46:	eef1 7a67 	vneg.f32	s15, s15
 8000c4a:	edc7 7a02 	vstr	s15, [r7, #8]

	result = num / den;
 8000c4e:	edd7 6a03 	vldr	s13, [r7, #12]
 8000c52:	ed97 7a02 	vldr	s14, [r7, #8]
 8000c56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c5a:	edc7 7a05 	vstr	s15, [r7, #20]
	return result;
 8000c5e:	697b      	ldr	r3, [r7, #20]
 8000c60:	ee07 3a90 	vmov	s15, r3
}
 8000c64:	eeb0 0a67 	vmov.f32	s0, s15
 8000c68:	371c      	adds	r7, #28
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
	...

08000c74 <gfWrapTheta>:

float gfWrapTheta(float theta){
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWOPI);
 8000c7e:	eddf 0a19 	vldr	s1, [pc, #100]	; 8000ce4 <gfWrapTheta+0x70>
 8000c82:	ed97 0a01 	vldr	s0, [r7, #4]
 8000c86:	f009 fc9b 	bl	800a5c0 <fmodf>
 8000c8a:	ed87 0a01 	vstr	s0, [r7, #4]
	if( theta > PI)
 8000c8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c92:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8000ce8 <gfWrapTheta+0x74>
 8000c96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c9e:	dd08      	ble.n	8000cb2 <gfWrapTheta+0x3e>
		theta -= TWOPI;
 8000ca0:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ca4:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000ce4 <gfWrapTheta+0x70>
 8000ca8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000cac:	edc7 7a01 	vstr	s15, [r7, #4]
 8000cb0:	e010      	b.n	8000cd4 <gfWrapTheta+0x60>
	else if( theta < -PI)
 8000cb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cb6:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8000cec <gfWrapTheta+0x78>
 8000cba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cc2:	d507      	bpl.n	8000cd4 <gfWrapTheta+0x60>
		theta += TWOPI;
 8000cc4:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cc8:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000ce4 <gfWrapTheta+0x70>
 8000ccc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000cd0:	edc7 7a01 	vstr	s15, [r7, #4]

	return theta;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	ee07 3a90 	vmov	s15, r3
}
 8000cda:	eeb0 0a67 	vmov.f32	s0, s15
 8000cde:	3708      	adds	r7, #8
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	40c90fdb 	.word	0x40c90fdb
 8000ce8:	40490fdb 	.word	0x40490fdb
 8000cec:	c0490fdb 	.word	0xc0490fdb

08000cf0 <gUpperLowerLimit>:
	*theta += omega * Ts;
	wrapTheta = gfWrapTheta(*theta);
	*theta = wrapTheta;
}

float gUpperLowerLimit(float input, float Upper, float Lower){
 8000cf0:	b480      	push	{r7}
 8000cf2:	b085      	sub	sp, #20
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	ed87 0a03 	vstr	s0, [r7, #12]
 8000cfa:	edc7 0a02 	vstr	s1, [r7, #8]
 8000cfe:	ed87 1a01 	vstr	s2, [r7, #4]
	if(input > Upper) input = Upper;
 8000d02:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d06:	edd7 7a02 	vldr	s15, [r7, #8]
 8000d0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d12:	dd01      	ble.n	8000d18 <gUpperLowerLimit+0x28>
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	60fb      	str	r3, [r7, #12]
	if(input < Lower) input = Lower;
 8000d18:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d1c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d28:	d501      	bpl.n	8000d2e <gUpperLowerLimit+0x3e>
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	60fb      	str	r3, [r7, #12]
	return input;
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	ee07 3a90 	vmov	s15, r3
}
 8000d34:	eeb0 0a67 	vmov.f32	s0, s15
 8000d38:	3714      	adds	r7, #20
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr

08000d42 <gOffDuty>:

void gOffDuty(float* Duty, int8_t* outputMode){
 8000d42:	b480      	push	{r7}
 8000d44:	b083      	sub	sp, #12
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
 8000d4a:	6039      	str	r1, [r7, #0]
	outputMode[0] = OUTPUTMODE_OPEN;
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	2200      	movs	r2, #0
 8000d50:	701a      	strb	r2, [r3, #0]
	outputMode[1] = OUTPUTMODE_OPEN;
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	3301      	adds	r3, #1
 8000d56:	2200      	movs	r2, #0
 8000d58:	701a      	strb	r2, [r3, #0]
	outputMode[2] = OUTPUTMODE_OPEN;
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	3302      	adds	r3, #2
 8000d5e:	2200      	movs	r2, #0
 8000d60:	701a      	strb	r2, [r3, #0]
	Duty[0] = 0.0f;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	f04f 0200 	mov.w	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
	Duty[1] = 0.0f;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	3304      	adds	r3, #4
 8000d6e:	f04f 0200 	mov.w	r2, #0
 8000d72:	601a      	str	r2, [r3, #0]
	Duty[2] = 0.0f;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	3308      	adds	r3, #8
 8000d78:	f04f 0200 	mov.w	r2, #0
 8000d7c:	601a      	str	r2, [r3, #0]
}
 8000d7e:	bf00      	nop
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr

08000d8a <gLPF>:

void gLPF(float r, float wc, float Ts, float *y){
 8000d8a:	b480      	push	{r7}
 8000d8c:	b087      	sub	sp, #28
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	ed87 0a03 	vstr	s0, [r7, #12]
 8000d94:	edc7 0a02 	vstr	s1, [r7, #8]
 8000d98:	ed87 1a01 	vstr	s2, [r7, #4]
 8000d9c:	6038      	str	r0, [r7, #0]
	// Under approximation  1/wc >> Ts
	// time constant tau = 1/wc
	float gainLPF;
	float yn_1;

	gainLPF = wc * Ts;
 8000d9e:	ed97 7a02 	vldr	s14, [r7, #8]
 8000da2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000da6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000daa:	edc7 7a05 	vstr	s15, [r7, #20]
	yn_1 = *y;
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	613b      	str	r3, [r7, #16]

	*y = (1 - gainLPF) * yn_1 + gainLPF * r;
 8000db4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000db8:	edd7 7a05 	vldr	s15, [r7, #20]
 8000dbc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000dc0:	edd7 7a04 	vldr	s15, [r7, #16]
 8000dc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dc8:	edd7 6a05 	vldr	s13, [r7, #20]
 8000dcc:	edd7 7a03 	vldr	s15, [r7, #12]
 8000dd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000dd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	edc3 7a00 	vstr	s15, [r3]
}
 8000dde:	bf00      	nop
 8000de0:	371c      	adds	r7, #28
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
	...

08000dec <Sequence>:
static void slctPosMode(float electFreq, uint8_t* posMode);
static void slctDrvMode(float electFreq, uint8_t* drvMode);
static void slctElectAngleFromPosMode(uint8_t posMode, float *electAngle, float *electAngVelo);
static void slctCntlFromDrvMode(uint8_t drvMode, float* Duty, int8_t* outputMode);

void Sequence(void){
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0

	if(sInitCnt < 500){
 8000df0:	4b1f      	ldr	r3, [pc, #124]	; (8000e70 <Sequence+0x84>)
 8000df2:	881b      	ldrh	r3, [r3, #0]
 8000df4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000df8:	d20c      	bcs.n	8000e14 <Sequence+0x28>
		sInitCnt++;
 8000dfa:	4b1d      	ldr	r3, [pc, #116]	; (8000e70 <Sequence+0x84>)
 8000dfc:	881b      	ldrh	r3, [r3, #0]
 8000dfe:	3301      	adds	r3, #1
 8000e00:	b29a      	uxth	r2, r3
 8000e02:	4b1b      	ldr	r3, [pc, #108]	; (8000e70 <Sequence+0x84>)
 8000e04:	801a      	strh	r2, [r3, #0]
		sPosMode = POSMODE_HALL;
 8000e06:	4b1b      	ldr	r3, [pc, #108]	; (8000e74 <Sequence+0x88>)
 8000e08:	2202      	movs	r2, #2
 8000e0a:	701a      	strb	r2, [r3, #0]
		sDrvMode = DRVMODE_OFFDUTY;
 8000e0c:	4b1a      	ldr	r3, [pc, #104]	; (8000e78 <Sequence+0x8c>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	701a      	strb	r2, [r3, #0]
 8000e12:	e00f      	b.n	8000e34 <Sequence+0x48>
	}
	else{
	slctPosMode(gElectFreq, &sPosMode);
 8000e14:	4b19      	ldr	r3, [pc, #100]	; (8000e7c <Sequence+0x90>)
 8000e16:	edd3 7a00 	vldr	s15, [r3]
 8000e1a:	4816      	ldr	r0, [pc, #88]	; (8000e74 <Sequence+0x88>)
 8000e1c:	eeb0 0a67 	vmov.f32	s0, s15
 8000e20:	f000 f83a 	bl	8000e98 <slctPosMode>
	slctDrvMode(gElectFreq, &sDrvMode);
 8000e24:	4b15      	ldr	r3, [pc, #84]	; (8000e7c <Sequence+0x90>)
 8000e26:	edd3 7a00 	vldr	s15, [r3]
 8000e2a:	4813      	ldr	r0, [pc, #76]	; (8000e78 <Sequence+0x8c>)
 8000e2c:	eeb0 0a67 	vmov.f32	s0, s15
 8000e30:	f000 f867 	bl	8000f02 <slctDrvMode>
	}

	slctElectAngleFromPosMode(sPosMode, &sElectAngle, &sElectAngVelo);
 8000e34:	4b0f      	ldr	r3, [pc, #60]	; (8000e74 <Sequence+0x88>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	4a11      	ldr	r2, [pc, #68]	; (8000e80 <Sequence+0x94>)
 8000e3a:	4912      	ldr	r1, [pc, #72]	; (8000e84 <Sequence+0x98>)
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f000 f895 	bl	8000f6c <slctElectAngleFromPosMode>
	gTheta = sElectAngle;
 8000e42:	4b10      	ldr	r3, [pc, #64]	; (8000e84 <Sequence+0x98>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a10      	ldr	r2, [pc, #64]	; (8000e88 <Sequence+0x9c>)
 8000e48:	6013      	str	r3, [r2, #0]
	gElectAngVelo = sElectAngVelo;
 8000e4a:	4b0d      	ldr	r3, [pc, #52]	; (8000e80 <Sequence+0x94>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a0f      	ldr	r2, [pc, #60]	; (8000e8c <Sequence+0xa0>)
 8000e50:	6013      	str	r3, [r2, #0]
	slctCntlFromDrvMode(sDrvMode, sDuty, sOutputMode);
 8000e52:	4b09      	ldr	r3, [pc, #36]	; (8000e78 <Sequence+0x8c>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	4a0e      	ldr	r2, [pc, #56]	; (8000e90 <Sequence+0xa4>)
 8000e58:	490e      	ldr	r1, [pc, #56]	; (8000e94 <Sequence+0xa8>)
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f000 f8de 	bl	800101c <slctCntlFromDrvMode>

	writeOutputMode(sOutputMode);
 8000e60:	480b      	ldr	r0, [pc, #44]	; (8000e90 <Sequence+0xa4>)
 8000e62:	f000 fa95 	bl	8001390 <writeOutputMode>
	writeDuty(sDuty);
 8000e66:	480b      	ldr	r0, [pc, #44]	; (8000e94 <Sequence+0xa8>)
 8000e68:	f000 fad4 	bl	8001414 <writeDuty>

}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	200000c8 	.word	0x200000c8
 8000e74:	200000c6 	.word	0x200000c6
 8000e78:	200000c7 	.word	0x200000c7
 8000e7c:	2000009c 	.word	0x2000009c
 8000e80:	200000d0 	.word	0x200000d0
 8000e84:	200000cc 	.word	0x200000cc
 8000e88:	200000a0 	.word	0x200000a0
 8000e8c:	200000a4 	.word	0x200000a4
 8000e90:	200000d4 	.word	0x200000d4
 8000e94:	200000d8 	.word	0x200000d8

08000e98 <slctPosMode>:

void slctPosMode(float electFreq, uint8_t* posMode){
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000ea2:	6038      	str	r0, [r7, #0]

	if(*posMode != POSMODE_HALL_PLL){
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2b03      	cmp	r3, #3
 8000eaa:	d010      	beq.n	8000ece <slctPosMode+0x36>
		if (electFreq > ELECTFREQ_VALIDPLL)
 8000eac:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eb0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000eb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ebc:	dd03      	ble.n	8000ec6 <slctPosMode+0x2e>
			*posMode = POSMODE_HALL_PLL;
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	2203      	movs	r2, #3
 8000ec2:	701a      	strb	r2, [r3, #0]
		if (electFreq < ELECTFREQ_INVALIDPLL)
			*posMode = POSMODE_HALL;
		else
			*posMode = POSMODE_HALL_PLL;
	}
}
 8000ec4:	e017      	b.n	8000ef6 <slctPosMode+0x5e>
			*posMode = POSMODE_HALL;
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	2202      	movs	r2, #2
 8000eca:	701a      	strb	r2, [r3, #0]
}
 8000ecc:	e013      	b.n	8000ef6 <slctPosMode+0x5e>
	else if(*posMode == POSMODE_HALL_PLL){
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	2b03      	cmp	r3, #3
 8000ed4:	d10f      	bne.n	8000ef6 <slctPosMode+0x5e>
		if (electFreq < ELECTFREQ_INVALIDPLL)
 8000ed6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eda:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000ede:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ee6:	d503      	bpl.n	8000ef0 <slctPosMode+0x58>
			*posMode = POSMODE_HALL;
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	2202      	movs	r2, #2
 8000eec:	701a      	strb	r2, [r3, #0]
}
 8000eee:	e002      	b.n	8000ef6 <slctPosMode+0x5e>
			*posMode = POSMODE_HALL_PLL;
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	2203      	movs	r2, #3
 8000ef4:	701a      	strb	r2, [r3, #0]
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr

08000f02 <slctDrvMode>:

void slctDrvMode(float electFreq, uint8_t* drvMode){
 8000f02:	b480      	push	{r7}
 8000f04:	b083      	sub	sp, #12
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f0c:	6038      	str	r0, [r7, #0]

	if(*drvMode != DRVMODE_VECTORCONTROL){
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	2b03      	cmp	r3, #3
 8000f14:	d010      	beq.n	8000f38 <slctDrvMode+0x36>
		if (electFreq > ELECTFREQ_OPENLOOP2VECTORCONTROL)
 8000f16:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f1a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8000f1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f26:	dd03      	ble.n	8000f30 <slctDrvMode+0x2e>
			*drvMode = DRVMODE_VECTORCONTROL;
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	2203      	movs	r2, #3
 8000f2c:	701a      	strb	r2, [r3, #0]
		if (electFreq < ELECTFREQ_VECTORCONTROL2OPENLOOP)
			*drvMode = DRVMODE_OPENLOOP;
		else
			*drvMode = DRVMODE_VECTORCONTROL;
	}
}
 8000f2e:	e017      	b.n	8000f60 <slctDrvMode+0x5e>
			*drvMode = DRVMODE_OPENLOOP;
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	2202      	movs	r2, #2
 8000f34:	701a      	strb	r2, [r3, #0]
}
 8000f36:	e013      	b.n	8000f60 <slctDrvMode+0x5e>
	else if(*drvMode == DRVMODE_VECTORCONTROL){
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	2b03      	cmp	r3, #3
 8000f3e:	d10f      	bne.n	8000f60 <slctDrvMode+0x5e>
		if (electFreq < ELECTFREQ_VECTORCONTROL2OPENLOOP)
 8000f40:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f44:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000f48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f50:	d503      	bpl.n	8000f5a <slctDrvMode+0x58>
			*drvMode = DRVMODE_OPENLOOP;
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	2202      	movs	r2, #2
 8000f56:	701a      	strb	r2, [r3, #0]
}
 8000f58:	e002      	b.n	8000f60 <slctDrvMode+0x5e>
			*drvMode = DRVMODE_VECTORCONTROL;
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	2203      	movs	r2, #3
 8000f5e:	701a      	strb	r2, [r3, #0]
}
 8000f60:	bf00      	nop
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr

08000f6c <slctElectAngleFromPosMode>:

void slctElectAngleFromPosMode(uint8_t posMode, float *electAngle, float *electAngVelo){
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b086      	sub	sp, #24
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	60b9      	str	r1, [r7, #8]
 8000f76:	607a      	str	r2, [r7, #4]
 8000f78:	73fb      	strb	r3, [r7, #15]
	uint8_t flgPLL;

	switch(posMode){
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	2b03      	cmp	r3, #3
 8000f7e:	d83c      	bhi.n	8000ffa <slctElectAngleFromPosMode+0x8e>
 8000f80:	a201      	add	r2, pc, #4	; (adr r2, 8000f88 <slctElectAngleFromPosMode+0x1c>)
 8000f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f86:	bf00      	nop
 8000f88:	08000f99 	.word	0x08000f99
 8000f8c:	08000fa9 	.word	0x08000fa9
 8000f90:	08000fd7 	.word	0x08000fd7
 8000f94:	08000fe9 	.word	0x08000fe9
	case POSMODE_STOP:
		*electAngle = 0;
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	f04f 0200 	mov.w	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
		*electAngVelo = 0;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	f04f 0200 	mov.w	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]

	case POSMODE_FREERUN:
		sElectAngle = sElectAngle + 2000.0f * CARRIERCYCLE;
 8000fa8:	4b1a      	ldr	r3, [pc, #104]	; (8001014 <slctElectAngleFromPosMode+0xa8>)
 8000faa:	edd3 7a00 	vldr	s15, [r3]
 8000fae:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001018 <slctElectAngleFromPosMode+0xac>
 8000fb2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fb6:	4b17      	ldr	r3, [pc, #92]	; (8001014 <slctElectAngleFromPosMode+0xa8>)
 8000fb8:	edc3 7a00 	vstr	s15, [r3]
		*electAngle = gfWrapTheta(sElectAngle);
 8000fbc:	4b15      	ldr	r3, [pc, #84]	; (8001014 <slctElectAngleFromPosMode+0xa8>)
 8000fbe:	edd3 7a00 	vldr	s15, [r3]
 8000fc2:	eeb0 0a67 	vmov.f32	s0, s15
 8000fc6:	f7ff fe55 	bl	8000c74 <gfWrapTheta>
 8000fca:	eef0 7a40 	vmov.f32	s15, s0
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	edc3 7a00 	vstr	s15, [r3]
		break;
 8000fd4:	e01a      	b.n	800100c <slctElectAngleFromPosMode+0xa0>
	case POSMODE_HALL:
		flgPLL = 0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	75fb      	strb	r3, [r7, #23]
		calcElectAngle(flgPLL, electAngle, electAngVelo);
 8000fda:	7dfb      	ldrb	r3, [r7, #23]
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	68b9      	ldr	r1, [r7, #8]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f000 fa59 	bl	8001498 <calcElectAngle>
		break;
 8000fe6:	e011      	b.n	800100c <slctElectAngleFromPosMode+0xa0>
	case POSMODE_HALL_PLL:
		flgPLL = 1;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	75fb      	strb	r3, [r7, #23]
		calcElectAngle(flgPLL, electAngle, electAngVelo);
 8000fec:	7dfb      	ldrb	r3, [r7, #23]
 8000fee:	687a      	ldr	r2, [r7, #4]
 8000ff0:	68b9      	ldr	r1, [r7, #8]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 fa50 	bl	8001498 <calcElectAngle>
		break;
 8000ff8:	e008      	b.n	800100c <slctElectAngleFromPosMode+0xa0>
	default:
		*electAngle = 0;
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	f04f 0200 	mov.w	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
		*electAngVelo = 0;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f04f 0200 	mov.w	r2, #0
 8001008:	601a      	str	r2, [r3, #0]
		break;
 800100a:	bf00      	nop
	}
}
 800100c:	bf00      	nop
 800100e:	3718      	adds	r7, #24
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200000cc 	.word	0x200000cc
 8001018:	3e924925 	.word	0x3e924925

0800101c <slctCntlFromDrvMode>:

void slctCntlFromDrvMode(uint8_t drvMode, float* Duty, int8_t* outputMode){
 800101c:	b580      	push	{r7, lr}
 800101e:	b08a      	sub	sp, #40	; 0x28
 8001020:	af02      	add	r7, sp, #8
 8001022:	4603      	mov	r3, r0
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
 8001028:	73fb      	strb	r3, [r7, #15]
	uint8_t flgFB;
	// MotorDrive

	float Idq_ref[2];
	Idq_ref[0] = 0.0f;//gVolume * 2;//-0.0f;//gVolume;//0.05f;
 800102a:	f04f 0300 	mov.w	r3, #0
 800102e:	617b      	str	r3, [r7, #20]
	Idq_ref[1] = IQREFMAX * gVolume;
 8001030:	4b30      	ldr	r3, [pc, #192]	; (80010f4 <slctCntlFromDrvMode+0xd8>)
 8001032:	edd3 7a00 	vldr	s15, [r3]
 8001036:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80010f8 <slctCntlFromDrvMode+0xdc>
 800103a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800103e:	edc7 7a06 	vstr	s15, [r7, #24]

	switch(drvMode){
 8001042:	7bfb      	ldrb	r3, [r7, #15]
 8001044:	2b03      	cmp	r3, #3
 8001046:	d02b      	beq.n	80010a0 <slctCntlFromDrvMode+0x84>
 8001048:	2b03      	cmp	r3, #3
 800104a:	dc49      	bgt.n	80010e0 <slctCntlFromDrvMode+0xc4>
 800104c:	2b00      	cmp	r3, #0
 800104e:	d002      	beq.n	8001056 <slctCntlFromDrvMode+0x3a>
 8001050:	2b02      	cmp	r3, #2
 8001052:	d005      	beq.n	8001060 <slctCntlFromDrvMode+0x44>
 8001054:	e044      	b.n	80010e0 <slctCntlFromDrvMode+0xc4>
		case DRVMODE_OFFDUTY:
			gOffDuty(Duty, outputMode);
 8001056:	6879      	ldr	r1, [r7, #4]
 8001058:	68b8      	ldr	r0, [r7, #8]
 800105a:	f7ff fe72 	bl	8000d42 <gOffDuty>
			break;
 800105e:	e044      	b.n	80010ea <slctCntlFromDrvMode+0xce>
		case DRVMODE_OPENLOOP:
			flgFB = 0;
 8001060:	2300      	movs	r3, #0
 8001062:	77fb      	strb	r3, [r7, #31]
			VectorControlTasks(Idq_ref, gTheta, gElectAngVelo, gIuvw, gVdc, gTwoDivVdc, flgFB, Duty, outputMode);
 8001064:	4b25      	ldr	r3, [pc, #148]	; (80010fc <slctCntlFromDrvMode+0xe0>)
 8001066:	edd3 7a00 	vldr	s15, [r3]
 800106a:	4b25      	ldr	r3, [pc, #148]	; (8001100 <slctCntlFromDrvMode+0xe4>)
 800106c:	ed93 7a00 	vldr	s14, [r3]
 8001070:	4b24      	ldr	r3, [pc, #144]	; (8001104 <slctCntlFromDrvMode+0xe8>)
 8001072:	edd3 6a00 	vldr	s13, [r3]
 8001076:	4b24      	ldr	r3, [pc, #144]	; (8001108 <slctCntlFromDrvMode+0xec>)
 8001078:	ed93 6a00 	vldr	s12, [r3]
 800107c:	7ffa      	ldrb	r2, [r7, #31]
 800107e:	f107 0014 	add.w	r0, r7, #20
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	9300      	str	r3, [sp, #0]
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	eef0 1a46 	vmov.f32	s3, s12
 800108c:	eeb0 1a66 	vmov.f32	s2, s13
 8001090:	491e      	ldr	r1, [pc, #120]	; (800110c <slctCntlFromDrvMode+0xf0>)
 8001092:	eef0 0a47 	vmov.f32	s1, s14
 8001096:	eeb0 0a67 	vmov.f32	s0, s15
 800109a:	f000 fc29 	bl	80018f0 <VectorControlTasks>
			break;
 800109e:	e024      	b.n	80010ea <slctCntlFromDrvMode+0xce>
		case DRVMODE_VECTORCONTROL:
			flgFB = 1;
 80010a0:	2301      	movs	r3, #1
 80010a2:	77fb      	strb	r3, [r7, #31]
			VectorControlTasks(Idq_ref, gTheta, gElectAngVelo, gIuvw, gVdc, gTwoDivVdc, flgFB, Duty, outputMode);
 80010a4:	4b15      	ldr	r3, [pc, #84]	; (80010fc <slctCntlFromDrvMode+0xe0>)
 80010a6:	edd3 7a00 	vldr	s15, [r3]
 80010aa:	4b15      	ldr	r3, [pc, #84]	; (8001100 <slctCntlFromDrvMode+0xe4>)
 80010ac:	ed93 7a00 	vldr	s14, [r3]
 80010b0:	4b14      	ldr	r3, [pc, #80]	; (8001104 <slctCntlFromDrvMode+0xe8>)
 80010b2:	edd3 6a00 	vldr	s13, [r3]
 80010b6:	4b14      	ldr	r3, [pc, #80]	; (8001108 <slctCntlFromDrvMode+0xec>)
 80010b8:	ed93 6a00 	vldr	s12, [r3]
 80010bc:	7ffa      	ldrb	r2, [r7, #31]
 80010be:	f107 0014 	add.w	r0, r7, #20
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	eef0 1a46 	vmov.f32	s3, s12
 80010cc:	eeb0 1a66 	vmov.f32	s2, s13
 80010d0:	490e      	ldr	r1, [pc, #56]	; (800110c <slctCntlFromDrvMode+0xf0>)
 80010d2:	eef0 0a47 	vmov.f32	s1, s14
 80010d6:	eeb0 0a67 	vmov.f32	s0, s15
 80010da:	f000 fc09 	bl	80018f0 <VectorControlTasks>
			break;
 80010de:	e004      	b.n	80010ea <slctCntlFromDrvMode+0xce>
		default :
			gOffDuty(Duty, outputMode);
 80010e0:	6879      	ldr	r1, [r7, #4]
 80010e2:	68b8      	ldr	r0, [r7, #8]
 80010e4:	f7ff fe2d 	bl	8000d42 <gOffDuty>
	}
}
 80010e8:	bf00      	nop
 80010ea:	bf00      	nop
 80010ec:	3720      	adds	r7, #32
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	200000b0 	.word	0x200000b0
 80010f8:	42f00000 	.word	0x42f00000
 80010fc:	200000a0 	.word	0x200000a0
 8001100:	200000a4 	.word	0x200000a4
 8001104:	200000a8 	.word	0x200000a8
 8001108:	200000ac 	.word	0x200000ac
 800110c:	200000b4 	.word	0x200000b4

08001110 <readButton1>:
#include "SignalReadWrite.h"


uint16_t Bemf_AD[3];

uint8_t readButton1(void){
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
	volatile uint8_t B1;

	B1 = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8001116:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800111a:	4805      	ldr	r0, [pc, #20]	; (8001130 <readButton1+0x20>)
 800111c:	f005 fd6e 	bl	8006bfc <HAL_GPIO_ReadPin>
 8001120:	4603      	mov	r3, r0
 8001122:	71fb      	strb	r3, [r7, #7]
	return B1;
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	b2db      	uxtb	r3, r3
}
 8001128:	4618      	mov	r0, r3
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	48000800 	.word	0x48000800

08001134 <readInputCaptureCnt>:

uint32_t readInputCaptureCnt(void){
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
	// Read Input Capture Count of GPIO
	// CCR1:TIM2 Channel1 = H1, CCR2:Channel2 = H2, CCR3:Channel3 = H3
	volatile uint32_t inputCaptureCnt;

	inputCaptureCnt = TIM2 -> CCR1;
 800113a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800113e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001140:	607b      	str	r3, [r7, #4]

	return inputCaptureCnt;
 8001142:	687b      	ldr	r3, [r7, #4]
}
 8001144:	4618      	mov	r0, r3
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <readTimeInterval>:

float readTimeInterval(uint32_t inputCaptureCnt, uint32_t inputCaptureCnt_pre){
 8001150:	b480      	push	{r7}
 8001152:	b087      	sub	sp, #28
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	6039      	str	r1, [r7, #0]
	float timeInterval;
	uint32_t inputCaptureCntMax;
	uint32_t inputCaptureCntHalf;

	// TIM2 -> ARR Means Counter Period of TIM2
	inputCaptureCntMax = TIM2 -> ARR;
 800115a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800115e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001160:	613b      	str	r3, [r7, #16]
	inputCaptureCntHalf = (inputCaptureCntMax + 1) >> 1;
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	3301      	adds	r3, #1
 8001166:	085b      	lsrs	r3, r3, #1
 8001168:	60fb      	str	r3, [r7, #12]


	inputCaptureCntDiff = (float)inputCaptureCnt - (float)inputCaptureCnt_pre;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	ee07 3a90 	vmov	s15, r3
 8001170:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	ee07 3a90 	vmov	s15, r3
 800117a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800117e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001182:	edc7 7a05 	vstr	s15, [r7, #20]

	if( inputCaptureCntDiff < - (float)inputCaptureCntHalf)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	ee07 3a90 	vmov	s15, r3
 800118c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001190:	eef1 7a67 	vneg.f32	s15, s15
 8001194:	ed97 7a05 	vldr	s14, [r7, #20]
 8001198:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800119c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a0:	d50a      	bpl.n	80011b8 <readTimeInterval+0x68>
	  inputCaptureCntDiff += (float)inputCaptureCntMax;
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	ee07 3a90 	vmov	s15, r3
 80011a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011ac:	ed97 7a05 	vldr	s14, [r7, #20]
 80011b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011b4:	edc7 7a05 	vstr	s15, [r7, #20]

	timeInterval = inputCaptureCntDiff * SYSTEMCLOCKCYCLE;
 80011b8:	ed97 7a05 	vldr	s14, [r7, #20]
 80011bc:	eddf 6a07 	vldr	s13, [pc, #28]	; 80011dc <readTimeInterval+0x8c>
 80011c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011c4:	edc7 7a02 	vstr	s15, [r7, #8]

	return timeInterval;
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	ee07 3a90 	vmov	s15, r3
}
 80011ce:	eeb0 0a67 	vmov.f32	s0, s15
 80011d2:	371c      	adds	r7, #28
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	4c895440 	.word	0x4c895440

080011e0 <readVolume>:

float readVolume(void){
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
	// P-NUCLEO-IHM001(or 002), Volume is connected to PB1(ADC12)
	// BLM_KIT_Ver1_5, Accel is connected  is connected to PC2(ADC8)
	float Volume;
	uint16_t Volume_ad = gAdcValue[1];
 80011e6:	4b12      	ldr	r3, [pc, #72]	; (8001230 <readVolume+0x50>)
 80011e8:	885b      	ldrh	r3, [r3, #2]
 80011ea:	807b      	strh	r3, [r7, #2]

	//Volume = ((int16_t)Volume_ad - 99)* 0.0002442f;
	Volume = ((int16_t)Volume_ad - 950) * 0.000573394f;
 80011ec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80011f0:	f2a3 33b6 	subw	r3, r3, #950	; 0x3b6
 80011f4:	ee07 3a90 	vmov	s15, r3
 80011f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011fc:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001234 <readVolume+0x54>
 8001200:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001204:	edc7 7a01 	vstr	s15, [r7, #4]
	if( Volume < 0) Volume = 0;
 8001208:	edd7 7a01 	vldr	s15, [r7, #4]
 800120c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001214:	d502      	bpl.n	800121c <readVolume+0x3c>
 8001216:	f04f 0300 	mov.w	r3, #0
 800121a:	607b      	str	r3, [r7, #4]
	return Volume;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	ee07 3a90 	vmov	s15, r3
}
 8001222:	eeb0 0a67 	vmov.f32	s0, s15
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr
 8001230:	2000008c 	.word	0x2000008c
 8001234:	3a164fd2 	.word	0x3a164fd2

08001238 <readCurrent>:
	uint16_t Vdc_ad = gAdcValue[0];
	Vdc = Vdc_ad * AD2VOLTAGE;
	return Vdc;
}

void readCurrent(uint16_t* Iuvw_AD, float* Iuvw){
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	6039      	str	r1, [r7, #0]
	Iuvw_AD[0] = ADC1 -> JDR1; // Iu
 8001242:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001246:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800124a:	b29a      	uxth	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	801a      	strh	r2, [r3, #0]
	Iuvw_AD[1] = ADC1 -> JDR2; // Iv
 8001250:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001254:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	3302      	adds	r3, #2
 800125c:	b292      	uxth	r2, r2
 800125e:	801a      	strh	r2, [r3, #0]
	Iuvw_AD[2] = ADC1 -> JDR3; // Iw
 8001260:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001264:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	3304      	adds	r3, #4
 800126c:	b292      	uxth	r2, r2
 800126e:	801a      	strh	r2, [r3, #0]

	Iuvw[0] = ((float)Iuvw_AD[0] - IU_ADOffSET) * AD2CURRENT;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	881b      	ldrh	r3, [r3, #0]
 8001274:	ee07 3a90 	vmov	s15, r3
 8001278:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800127c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001338 <readCurrent+0x100>
 8001280:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001284:	ee17 0a90 	vmov	r0, s15
 8001288:	f7ff fa54 	bl	8000734 <__aeabi_f2d>
 800128c:	a328      	add	r3, pc, #160	; (adr r3, 8001330 <readCurrent+0xf8>)
 800128e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001292:	f7fe ffc1 	bl	8000218 <__aeabi_dmul>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4610      	mov	r0, r2
 800129c:	4619      	mov	r1, r3
 800129e:	f7ff faa1 	bl	80007e4 <__aeabi_d2f>
 80012a2:	4602      	mov	r2, r0
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	601a      	str	r2, [r3, #0]
	Iuvw[1] = ((float)Iuvw_AD[1] - IV_ADOffSET) * AD2CURRENT;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	3302      	adds	r3, #2
 80012ac:	881b      	ldrh	r3, [r3, #0]
 80012ae:	ee07 3a90 	vmov	s15, r3
 80012b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012b6:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800133c <readCurrent+0x104>
 80012ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012be:	ee17 0a90 	vmov	r0, s15
 80012c2:	f7ff fa37 	bl	8000734 <__aeabi_f2d>
 80012c6:	a31a      	add	r3, pc, #104	; (adr r3, 8001330 <readCurrent+0xf8>)
 80012c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012cc:	f7fe ffa4 	bl	8000218 <__aeabi_dmul>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	4610      	mov	r0, r2
 80012d6:	4619      	mov	r1, r3
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	1d1c      	adds	r4, r3, #4
 80012dc:	f7ff fa82 	bl	80007e4 <__aeabi_d2f>
 80012e0:	4603      	mov	r3, r0
 80012e2:	6023      	str	r3, [r4, #0]
	Iuvw[2] = ((float)Iuvw_AD[2] - IW_ADOffSET) * AD2CURRENT;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	3304      	adds	r3, #4
 80012e8:	881b      	ldrh	r3, [r3, #0]
 80012ea:	ee07 3a90 	vmov	s15, r3
 80012ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012f2:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001340 <readCurrent+0x108>
 80012f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012fa:	ee17 0a90 	vmov	r0, s15
 80012fe:	f7ff fa19 	bl	8000734 <__aeabi_f2d>
 8001302:	a30b      	add	r3, pc, #44	; (adr r3, 8001330 <readCurrent+0xf8>)
 8001304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001308:	f7fe ff86 	bl	8000218 <__aeabi_dmul>
 800130c:	4602      	mov	r2, r0
 800130e:	460b      	mov	r3, r1
 8001310:	4610      	mov	r0, r2
 8001312:	4619      	mov	r1, r3
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	f103 0408 	add.w	r4, r3, #8
 800131a:	f7ff fa63 	bl	80007e4 <__aeabi_d2f>
 800131e:	4603      	mov	r3, r0
 8001320:	6023      	str	r3, [r4, #0]
}
 8001322:	bf00      	nop
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	bd90      	pop	{r4, r7, pc}
 800132a:	bf00      	nop
 800132c:	f3af 8000 	nop.w
 8001330:	f83914d2 	.word	0xf83914d2
 8001334:	bfd6f74d 	.word	0xbfd6f74d
 8001338:	44f24000 	.word	0x44f24000
 800133c:	44f40000 	.word	0x44f40000
 8001340:	44f30000 	.word	0x44f30000

08001344 <readHallSignal>:

void readHallSignal(uint8_t* Hall){
 8001344:	b590      	push	{r4, r7, lr}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
	//Hall[0] = u, Hall[1] = v, Hall[2] = w
	Hall[0] = HAL_GPIO_ReadPin(H1_GPIO_Port, H1_Pin);
 800134c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001350:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001354:	f005 fc52 	bl	8006bfc <HAL_GPIO_ReadPin>
 8001358:	4603      	mov	r3, r0
 800135a:	461a      	mov	r2, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	701a      	strb	r2, [r3, #0]
	Hall[1] = HAL_GPIO_ReadPin(GPIOB, H2_Pin);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	1c5c      	adds	r4, r3, #1
 8001364:	2108      	movs	r1, #8
 8001366:	4809      	ldr	r0, [pc, #36]	; (800138c <readHallSignal+0x48>)
 8001368:	f005 fc48 	bl	8006bfc <HAL_GPIO_ReadPin>
 800136c:	4603      	mov	r3, r0
 800136e:	7023      	strb	r3, [r4, #0]
	Hall[2] = HAL_GPIO_ReadPin(GPIOB, H3_Pin);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	1c9c      	adds	r4, r3, #2
 8001374:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001378:	4804      	ldr	r0, [pc, #16]	; (800138c <readHallSignal+0x48>)
 800137a:	f005 fc3f 	bl	8006bfc <HAL_GPIO_ReadPin>
 800137e:	4603      	mov	r3, r0
 8001380:	7023      	strb	r3, [r4, #0]
}
 8001382:	bf00      	nop
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	bd90      	pop	{r4, r7, pc}
 800138a:	bf00      	nop
 800138c:	48000400 	.word	0x48000400

08001390 <writeOutputMode>:

void writeOutputMode(int8_t* outputMode){
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]

	// if the outputMode is OPEN, set Enable Pin to RESET.
	if(outputMode[0] == OUTPUTMODE_OPEN )
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f993 3000 	ldrsb.w	r3, [r3]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d106      	bne.n	80013b0 <writeOutputMode+0x20>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80013a2:	2200      	movs	r2, #0
 80013a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013a8:	4819      	ldr	r0, [pc, #100]	; (8001410 <writeOutputMode+0x80>)
 80013aa:	f005 fc3f 	bl	8006c2c <HAL_GPIO_WritePin>
 80013ae:	e005      	b.n	80013bc <writeOutputMode+0x2c>
	else
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80013b0:	2201      	movs	r2, #1
 80013b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013b6:	4816      	ldr	r0, [pc, #88]	; (8001410 <writeOutputMode+0x80>)
 80013b8:	f005 fc38 	bl	8006c2c <HAL_GPIO_WritePin>

	if(outputMode[1] == OUTPUTMODE_OPEN )
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3301      	adds	r3, #1
 80013c0:	f993 3000 	ldrsb.w	r3, [r3]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d106      	bne.n	80013d6 <writeOutputMode+0x46>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 80013c8:	2200      	movs	r2, #0
 80013ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013ce:	4810      	ldr	r0, [pc, #64]	; (8001410 <writeOutputMode+0x80>)
 80013d0:	f005 fc2c 	bl	8006c2c <HAL_GPIO_WritePin>
 80013d4:	e005      	b.n	80013e2 <writeOutputMode+0x52>
	else
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80013d6:	2201      	movs	r2, #1
 80013d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013dc:	480c      	ldr	r0, [pc, #48]	; (8001410 <writeOutputMode+0x80>)
 80013de:	f005 fc25 	bl	8006c2c <HAL_GPIO_WritePin>

	if(outputMode[2] == OUTPUTMODE_OPEN )
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	3302      	adds	r3, #2
 80013e6:	f993 3000 	ldrsb.w	r3, [r3]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d106      	bne.n	80013fc <writeOutputMode+0x6c>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80013ee:	2200      	movs	r2, #0
 80013f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013f4:	4806      	ldr	r0, [pc, #24]	; (8001410 <writeOutputMode+0x80>)
 80013f6:	f005 fc19 	bl	8006c2c <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
}
 80013fa:	e005      	b.n	8001408 <writeOutputMode+0x78>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80013fc:	2201      	movs	r2, #1
 80013fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001402:	4803      	ldr	r0, [pc, #12]	; (8001410 <writeOutputMode+0x80>)
 8001404:	f005 fc12 	bl	8006c2c <HAL_GPIO_WritePin>
}
 8001408:	bf00      	nop
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	48000800 	.word	0x48000800

08001414 <writeDuty>:

void writeDuty(float* Duty){
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
	// TIM1 -> ARR Means Counter Period of TIM1
	TIM1 -> CCR1 = Duty[0] * (TIM1 -> ARR);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	ed93 7a00 	vldr	s14, [r3]
 8001422:	4b1c      	ldr	r3, [pc, #112]	; (8001494 <writeDuty+0x80>)
 8001424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001426:	ee07 3a90 	vmov	s15, r3
 800142a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800142e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001432:	4b18      	ldr	r3, [pc, #96]	; (8001494 <writeDuty+0x80>)
 8001434:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001438:	ee17 2a90 	vmov	r2, s15
 800143c:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1 -> CCR2 = Duty[1] * (TIM1 -> ARR);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	3304      	adds	r3, #4
 8001442:	ed93 7a00 	vldr	s14, [r3]
 8001446:	4b13      	ldr	r3, [pc, #76]	; (8001494 <writeDuty+0x80>)
 8001448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800144a:	ee07 3a90 	vmov	s15, r3
 800144e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001452:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001456:	4b0f      	ldr	r3, [pc, #60]	; (8001494 <writeDuty+0x80>)
 8001458:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800145c:	ee17 2a90 	vmov	r2, s15
 8001460:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1 -> CCR3 = Duty[2] * (TIM1 -> ARR);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	3308      	adds	r3, #8
 8001466:	ed93 7a00 	vldr	s14, [r3]
 800146a:	4b0a      	ldr	r3, [pc, #40]	; (8001494 <writeDuty+0x80>)
 800146c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800146e:	ee07 3a90 	vmov	s15, r3
 8001472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001476:	ee67 7a27 	vmul.f32	s15, s14, s15
 800147a:	4b06      	ldr	r3, [pc, #24]	; (8001494 <writeDuty+0x80>)
 800147c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001480:	ee17 2a90 	vmov	r2, s15
 8001484:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001486:	bf00      	nop
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	40012c00 	.word	0x40012c00

08001498 <calcElectAngle>:
	outputMode[1] = sOutputMode[1];
	outputMode[2] = sOutputMode[2];

}

void calcElectAngle(uint8_t flgPLL, float* electAngle, float* electAngVelo){
 8001498:	b580      	push	{r7, lr}
 800149a:	b08a      	sub	sp, #40	; 0x28
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
 80014a4:	73fb      	strb	r3, [r7, #15]
	float Ki_PLL;
	float Ts_PLL;
	float timeInterval;

	// Read Hall Signals
	readHallSignal(gHall);
 80014a6:	4896      	ldr	r0, [pc, #600]	; (8001700 <calcElectAngle+0x268>)
 80014a8:	f7ff ff4c 	bl	8001344 <readHallSignal>

	// Hold & Read Input Capture Count
	gInputCaptureCnt_pre = gInputCaptureCnt;
 80014ac:	4b95      	ldr	r3, [pc, #596]	; (8001704 <calcElectAngle+0x26c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a95      	ldr	r2, [pc, #596]	; (8001708 <calcElectAngle+0x270>)
 80014b2:	6013      	str	r3, [r2, #0]
	gInputCaptureCnt = readInputCaptureCnt();
 80014b4:	f7ff fe3e 	bl	8001134 <readInputCaptureCnt>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4a92      	ldr	r2, [pc, #584]	; (8001704 <calcElectAngle+0x26c>)
 80014bc:	6013      	str	r3, [r2, #0]

	// Calculate Electrical Freq From Input Capture Count
	if(gInputCaptureCnt != gInputCaptureCnt_pre){
 80014be:	4b91      	ldr	r3, [pc, #580]	; (8001704 <calcElectAngle+0x26c>)
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	4b91      	ldr	r3, [pc, #580]	; (8001708 <calcElectAngle+0x270>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d023      	beq.n	8001512 <calcElectAngle+0x7a>
		timeInterval = readTimeInterval(gInputCaptureCnt, gInputCaptureCnt_pre);
 80014ca:	4b8e      	ldr	r3, [pc, #568]	; (8001704 <calcElectAngle+0x26c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a8e      	ldr	r2, [pc, #568]	; (8001708 <calcElectAngle+0x270>)
 80014d0:	6812      	ldr	r2, [r2, #0]
 80014d2:	4611      	mov	r1, r2
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff fe3b 	bl	8001150 <readTimeInterval>
 80014da:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
		if( timeInterval > 0.0001f)
 80014de:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80014e2:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800170c <calcElectAngle+0x274>
 80014e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ee:	dd0c      	ble.n	800150a <calcElectAngle+0x72>
			gElectFreq = gfDivideAvoidZero(1.0f, timeInterval, SYSTEMCLOCKCYCLE);
 80014f0:	ed9f 1a87 	vldr	s2, [pc, #540]	; 8001710 <calcElectAngle+0x278>
 80014f4:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 80014f8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80014fc:	f7ff fb73 	bl	8000be6 <gfDivideAvoidZero>
 8001500:	eef0 7a40 	vmov.f32	s15, s0
 8001504:	4b83      	ldr	r3, [pc, #524]	; (8001714 <calcElectAngle+0x27c>)
 8001506:	edc3 7a00 	vstr	s15, [r3]

		sNoInputCaptureCnt = 0;
 800150a:	4b83      	ldr	r3, [pc, #524]	; (8001718 <calcElectAngle+0x280>)
 800150c:	2200      	movs	r2, #0
 800150e:	801a      	strh	r2, [r3, #0]
 8001510:	e00f      	b.n	8001532 <calcElectAngle+0x9a>
	}
	else if(sNoInputCaptureCnt < 2000)
 8001512:	4b81      	ldr	r3, [pc, #516]	; (8001718 <calcElectAngle+0x280>)
 8001514:	881b      	ldrh	r3, [r3, #0]
 8001516:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800151a:	d206      	bcs.n	800152a <calcElectAngle+0x92>
		sNoInputCaptureCnt ++;
 800151c:	4b7e      	ldr	r3, [pc, #504]	; (8001718 <calcElectAngle+0x280>)
 800151e:	881b      	ldrh	r3, [r3, #0]
 8001520:	3301      	adds	r3, #1
 8001522:	b29a      	uxth	r2, r3
 8001524:	4b7c      	ldr	r3, [pc, #496]	; (8001718 <calcElectAngle+0x280>)
 8001526:	801a      	strh	r2, [r3, #0]
 8001528:	e003      	b.n	8001532 <calcElectAngle+0x9a>
	else
		gElectFreq = 0;
 800152a:	4b7a      	ldr	r3, [pc, #488]	; (8001714 <calcElectAngle+0x27c>)
 800152c:	f04f 0200 	mov.w	r2, #0
 8001530:	601a      	str	r2, [r3, #0]


	// Calculate PLL Gain based on Electrical Angle Velocity
	wc_PLL = sElectAngVeloEstimate * 0.5f;
 8001532:	4b7a      	ldr	r3, [pc, #488]	; (800171c <calcElectAngle+0x284>)
 8001534:	edd3 7a00 	vldr	s15, [r3]
 8001538:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800153c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001540:	edc7 7a08 	vstr	s15, [r7, #32]
	Ts_PLL = 1.0f / (sElectAngVeloEstimate * ONEDIVTWOPI * 6.0f);
 8001544:	4b75      	ldr	r3, [pc, #468]	; (800171c <calcElectAngle+0x284>)
 8001546:	edd3 7a00 	vldr	s15, [r3]
 800154a:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8001720 <calcElectAngle+0x288>
 800154e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001552:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8001556:	ee27 7a87 	vmul.f32	s14, s15, s14
 800155a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800155e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001562:	edc7 7a07 	vstr	s15, [r7, #28]
	Kp_PLL = wc_PLL;
 8001566:	6a3b      	ldr	r3, [r7, #32]
 8001568:	61bb      	str	r3, [r7, #24]
	Ki_PLL = 0.2f * wc_PLL * wc_PLL * Ts_PLL;
 800156a:	edd7 7a08 	vldr	s15, [r7, #32]
 800156e:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8001724 <calcElectAngle+0x28c>
 8001572:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001576:	edd7 7a08 	vldr	s15, [r7, #32]
 800157a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800157e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001582:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001586:	edc7 7a05 	vstr	s15, [r7, #20]


	// Hold & Calculate Voltage Mode Based on Hall Signals
	sVoltageMode_pre = sVoltageMode;
 800158a:	4b67      	ldr	r3, [pc, #412]	; (8001728 <calcElectAngle+0x290>)
 800158c:	781a      	ldrb	r2, [r3, #0]
 800158e:	4b67      	ldr	r3, [pc, #412]	; (800172c <calcElectAngle+0x294>)
 8001590:	701a      	strb	r2, [r3, #0]
	sVoltageMode = calcVoltageMode(gHall);
 8001592:	485b      	ldr	r0, [pc, #364]	; (8001700 <calcElectAngle+0x268>)
 8001594:	f000 f8e0 	bl	8001758 <calcVoltageMode>
 8001598:	4603      	mov	r3, r0
 800159a:	461a      	mov	r2, r3
 800159c:	4b62      	ldr	r3, [pc, #392]	; (8001728 <calcElectAngle+0x290>)
 800159e:	701a      	strb	r2, [r3, #0]


	// Hold & Read Actual Electrical Angle Based on Voltage Mode (Consider with Rotational Direction)
	sElectAngleActual_pre = sElectAngleActual;
 80015a0:	4b63      	ldr	r3, [pc, #396]	; (8001730 <calcElectAngle+0x298>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a63      	ldr	r2, [pc, #396]	; (8001734 <calcElectAngle+0x29c>)
 80015a6:	6013      	str	r3, [r2, #0]
	calcRotDirFromVoltageMode(sVoltageMode_pre, sVoltageMode, &sRotDir);
 80015a8:	4b60      	ldr	r3, [pc, #384]	; (800172c <calcElectAngle+0x294>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	4a5e      	ldr	r2, [pc, #376]	; (8001728 <calcElectAngle+0x290>)
 80015ae:	7811      	ldrb	r1, [r2, #0]
 80015b0:	4a61      	ldr	r2, [pc, #388]	; (8001738 <calcElectAngle+0x2a0>)
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 f916 	bl	80017e4 <calcRotDirFromVoltageMode>
	sElectAngleActual = calcElectAngleFromVoltageMode(sVoltageMode, sRotDir);
 80015b8:	4b5b      	ldr	r3, [pc, #364]	; (8001728 <calcElectAngle+0x290>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	4a5e      	ldr	r2, [pc, #376]	; (8001738 <calcElectAngle+0x2a0>)
 80015be:	f992 2000 	ldrsb.w	r2, [r2]
 80015c2:	4611      	mov	r1, r2
 80015c4:	4618      	mov	r0, r3
 80015c6:	f000 f939 	bl	800183c <calcElectAngleFromVoltageMode>
 80015ca:	eef0 7a40 	vmov.f32	s15, s0
 80015ce:	4b58      	ldr	r3, [pc, #352]	; (8001730 <calcElectAngle+0x298>)
 80015d0:	edc3 7a00 	vstr	s15, [r3]
	sElectAngleActual = gfWrapTheta(sElectAngleActual);
 80015d4:	4b56      	ldr	r3, [pc, #344]	; (8001730 <calcElectAngle+0x298>)
 80015d6:	edd3 7a00 	vldr	s15, [r3]
 80015da:	eeb0 0a67 	vmov.f32	s0, s15
 80015de:	f7ff fb49 	bl	8000c74 <gfWrapTheta>
 80015e2:	eef0 7a40 	vmov.f32	s15, s0
 80015e6:	4b52      	ldr	r3, [pc, #328]	; (8001730 <calcElectAngle+0x298>)
 80015e8:	edc3 7a00 	vstr	s15, [r3]

	// Hold & Calculate Whether to Use Lead Angle Control Mode.
	sFlgPLL_pre = sFlgPLL;
 80015ec:	4b53      	ldr	r3, [pc, #332]	; (800173c <calcElectAngle+0x2a4>)
 80015ee:	781a      	ldrb	r2, [r3, #0]
 80015f0:	4b53      	ldr	r3, [pc, #332]	; (8001740 <calcElectAngle+0x2a8>)
 80015f2:	701a      	strb	r2, [r3, #0]
	sFlgPLL = flgPLL;
 80015f4:	4a51      	ldr	r2, [pc, #324]	; (800173c <calcElectAngle+0x2a4>)
 80015f6:	7bfb      	ldrb	r3, [r7, #15]
 80015f8:	7013      	strb	r3, [r2, #0]

	if(flgPLL == 1){
 80015fa:	7bfb      	ldrb	r3, [r7, #15]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d164      	bne.n	80016ca <calcElectAngle+0x232>
		// Six Step Control using Electrical Angle Consider with Lead Angle
		// Reset EstOmega
		if ( sFlgPLL_pre == 0 ){
 8001600:	4b4f      	ldr	r3, [pc, #316]	; (8001740 <calcElectAngle+0x2a8>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d111      	bne.n	800162c <calcElectAngle+0x194>
			sElectAngVeloEstimate = gElectFreq * TWOPI;
 8001608:	4b42      	ldr	r3, [pc, #264]	; (8001714 <calcElectAngle+0x27c>)
 800160a:	edd3 7a00 	vldr	s15, [r3]
 800160e:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8001744 <calcElectAngle+0x2ac>
 8001612:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001616:	4b41      	ldr	r3, [pc, #260]	; (800171c <calcElectAngle+0x284>)
 8001618:	edc3 7a00 	vstr	s15, [r3]
			sIntegral_ElectAngleErr_Ki = sElectAngVeloEstimate;
 800161c:	4b3f      	ldr	r3, [pc, #252]	; (800171c <calcElectAngle+0x284>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a49      	ldr	r2, [pc, #292]	; (8001748 <calcElectAngle+0x2b0>)
 8001622:	6013      	str	r3, [r2, #0]
			sElectAngleEstimate = sElectAngleActual;
 8001624:	4b42      	ldr	r3, [pc, #264]	; (8001730 <calcElectAngle+0x298>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a48      	ldr	r2, [pc, #288]	; (800174c <calcElectAngle+0x2b4>)
 800162a:	6013      	str	r3, [r2, #0]
		}

		// Estimate Electrical Angle & Velocity using PLL
		sElectAngleEstimate += sElectAngVeloEstimate * CARRIERCYCLE;
 800162c:	4b3b      	ldr	r3, [pc, #236]	; (800171c <calcElectAngle+0x284>)
 800162e:	edd3 7a00 	vldr	s15, [r3]
 8001632:	eddf 6a47 	vldr	s13, [pc, #284]	; 8001750 <calcElectAngle+0x2b8>
 8001636:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800163a:	4b44      	ldr	r3, [pc, #272]	; (800174c <calcElectAngle+0x2b4>)
 800163c:	edd3 7a00 	vldr	s15, [r3]
 8001640:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001644:	4b41      	ldr	r3, [pc, #260]	; (800174c <calcElectAngle+0x2b4>)
 8001646:	edc3 7a00 	vstr	s15, [r3]
		sElectAngleEstimate = gfWrapTheta(sElectAngleEstimate);
 800164a:	4b40      	ldr	r3, [pc, #256]	; (800174c <calcElectAngle+0x2b4>)
 800164c:	edd3 7a00 	vldr	s15, [r3]
 8001650:	eeb0 0a67 	vmov.f32	s0, s15
 8001654:	f7ff fb0e 	bl	8000c74 <gfWrapTheta>
 8001658:	eef0 7a40 	vmov.f32	s15, s0
 800165c:	4b3b      	ldr	r3, [pc, #236]	; (800174c <calcElectAngle+0x2b4>)
 800165e:	edc3 7a00 	vstr	s15, [r3]

		if( sElectAngleActual != sElectAngleActual_pre){
 8001662:	4b33      	ldr	r3, [pc, #204]	; (8001730 <calcElectAngle+0x298>)
 8001664:	ed93 7a00 	vldr	s14, [r3]
 8001668:	4b32      	ldr	r3, [pc, #200]	; (8001734 <calcElectAngle+0x29c>)
 800166a:	edd3 7a00 	vldr	s15, [r3]
 800166e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001676:	d036      	beq.n	80016e6 <calcElectAngle+0x24e>
			sElectAngleErr = sElectAngleActual - sElectAngleEstimate;
 8001678:	4b2d      	ldr	r3, [pc, #180]	; (8001730 <calcElectAngle+0x298>)
 800167a:	ed93 7a00 	vldr	s14, [r3]
 800167e:	4b33      	ldr	r3, [pc, #204]	; (800174c <calcElectAngle+0x2b4>)
 8001680:	edd3 7a00 	vldr	s15, [r3]
 8001684:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001688:	4b32      	ldr	r3, [pc, #200]	; (8001754 <calcElectAngle+0x2bc>)
 800168a:	edc3 7a00 	vstr	s15, [r3]

			// wrap Electrical Angle Err
			sElectAngleErr = gfWrapTheta(sElectAngleErr);
 800168e:	4b31      	ldr	r3, [pc, #196]	; (8001754 <calcElectAngle+0x2bc>)
 8001690:	edd3 7a00 	vldr	s15, [r3]
 8001694:	eeb0 0a67 	vmov.f32	s0, s15
 8001698:	f7ff faec 	bl	8000c74 <gfWrapTheta>
 800169c:	eef0 7a40 	vmov.f32	s15, s0
 80016a0:	4b2c      	ldr	r3, [pc, #176]	; (8001754 <calcElectAngle+0x2bc>)
 80016a2:	edc3 7a00 	vstr	s15, [r3]

			//PLL
			sElectAngVeloEstimate = cfPhaseLockedLoop(sElectAngleErr, Kp_PLL, Ki_PLL, &sIntegral_ElectAngleErr_Ki);
 80016a6:	4b2b      	ldr	r3, [pc, #172]	; (8001754 <calcElectAngle+0x2bc>)
 80016a8:	edd3 7a00 	vldr	s15, [r3]
 80016ac:	4826      	ldr	r0, [pc, #152]	; (8001748 <calcElectAngle+0x2b0>)
 80016ae:	ed97 1a05 	vldr	s2, [r7, #20]
 80016b2:	edd7 0a06 	vldr	s1, [r7, #24]
 80016b6:	eeb0 0a67 	vmov.f32	s0, s15
 80016ba:	f7ff fa65 	bl	8000b88 <cfPhaseLockedLoop>
 80016be:	eef0 7a40 	vmov.f32	s15, s0
 80016c2:	4b16      	ldr	r3, [pc, #88]	; (800171c <calcElectAngle+0x284>)
 80016c4:	edc3 7a00 	vstr	s15, [r3]
 80016c8:	e00d      	b.n	80016e6 <calcElectAngle+0x24e>
		}
	}
	else{
		sElectAngleEstimate = sElectAngleActual;
 80016ca:	4b19      	ldr	r3, [pc, #100]	; (8001730 <calcElectAngle+0x298>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a1f      	ldr	r2, [pc, #124]	; (800174c <calcElectAngle+0x2b4>)
 80016d0:	6013      	str	r3, [r2, #0]
		sElectAngVeloEstimate = gElectFreq * TWOPI;
 80016d2:	4b10      	ldr	r3, [pc, #64]	; (8001714 <calcElectAngle+0x27c>)
 80016d4:	edd3 7a00 	vldr	s15, [r3]
 80016d8:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001744 <calcElectAngle+0x2ac>
 80016dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016e0:	4b0e      	ldr	r3, [pc, #56]	; (800171c <calcElectAngle+0x284>)
 80016e2:	edc3 7a00 	vstr	s15, [r3]
	}

	*electAngle = sElectAngleEstimate;
 80016e6:	4b19      	ldr	r3, [pc, #100]	; (800174c <calcElectAngle+0x2b4>)
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	601a      	str	r2, [r3, #0]
	*electAngVelo = sElectAngVeloEstimate;
 80016ee:	4b0b      	ldr	r3, [pc, #44]	; (800171c <calcElectAngle+0x284>)
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	601a      	str	r2, [r3, #0]


}
 80016f6:	bf00      	nop
 80016f8:	3728      	adds	r7, #40	; 0x28
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20000090 	.word	0x20000090
 8001704:	20000094 	.word	0x20000094
 8001708:	20000098 	.word	0x20000098
 800170c:	38d1b717 	.word	0x38d1b717
 8001710:	326e9bfb 	.word	0x326e9bfb
 8001714:	2000009c 	.word	0x2000009c
 8001718:	200000e6 	.word	0x200000e6
 800171c:	200000fc 	.word	0x200000fc
 8001720:	3e22f983 	.word	0x3e22f983
 8001724:	3e4ccccd 	.word	0x3e4ccccd
 8001728:	200000e4 	.word	0x200000e4
 800172c:	200000e5 	.word	0x200000e5
 8001730:	200000ec 	.word	0x200000ec
 8001734:	200000f0 	.word	0x200000f0
 8001738:	200000e8 	.word	0x200000e8
 800173c:	200000e9 	.word	0x200000e9
 8001740:	200000ea 	.word	0x200000ea
 8001744:	40c90fdb 	.word	0x40c90fdb
 8001748:	200000f8 	.word	0x200000f8
 800174c:	200000f4 	.word	0x200000f4
 8001750:	45dac000 	.word	0x45dac000
 8001754:	20000100 	.word	0x20000100

08001758 <calcVoltageMode>:
else
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

}*/

static uint8_t calcVoltageMode(uint8_t* Hall){
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
	uint8_t hallInput;
	uint8_t voltageMode = 0;
 8001760:	2300      	movs	r3, #0
 8001762:	73fb      	strb	r3, [r7, #15]

	// Convert hall input to digital signal
	hallInput = (Hall[2] << 2) + (Hall[1] << 1) + Hall[0];
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3302      	adds	r3, #2
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	b2da      	uxtb	r2, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	3301      	adds	r3, #1
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	b2db      	uxtb	r3, r3
 8001778:	4413      	add	r3, r2
 800177a:	b2da      	uxtb	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	4413      	add	r3, r2
 8001782:	73bb      	strb	r3, [r7, #14]

	// Decode digital signal to voltage mode
	switch(hallInput){
 8001784:	7bbb      	ldrb	r3, [r7, #14]
 8001786:	3b01      	subs	r3, #1
 8001788:	2b05      	cmp	r3, #5
 800178a:	d821      	bhi.n	80017d0 <calcVoltageMode+0x78>
 800178c:	a201      	add	r2, pc, #4	; (adr r2, 8001794 <calcVoltageMode+0x3c>)
 800178e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001792:	bf00      	nop
 8001794:	080017cb 	.word	0x080017cb
 8001798:	080017b3 	.word	0x080017b3
 800179c:	080017ad 	.word	0x080017ad
 80017a0:	080017bf 	.word	0x080017bf
 80017a4:	080017c5 	.word	0x080017c5
 80017a8:	080017b9 	.word	0x080017b9
	  case 3:
		voltageMode = 3;
 80017ac:	2303      	movs	r3, #3
 80017ae:	73fb      	strb	r3, [r7, #15]
		break;
 80017b0:	e011      	b.n	80017d6 <calcVoltageMode+0x7e>
	  case 2:
		voltageMode = 4;
 80017b2:	2304      	movs	r3, #4
 80017b4:	73fb      	strb	r3, [r7, #15]
		break;
 80017b6:	e00e      	b.n	80017d6 <calcVoltageMode+0x7e>
	  case 6:
		voltageMode = 5;
 80017b8:	2305      	movs	r3, #5
 80017ba:	73fb      	strb	r3, [r7, #15]
		break;
 80017bc:	e00b      	b.n	80017d6 <calcVoltageMode+0x7e>
	  case 4:
		voltageMode = 6;
 80017be:	2306      	movs	r3, #6
 80017c0:	73fb      	strb	r3, [r7, #15]
		break;
 80017c2:	e008      	b.n	80017d6 <calcVoltageMode+0x7e>
	  case 5:
		voltageMode = 1;
 80017c4:	2301      	movs	r3, #1
 80017c6:	73fb      	strb	r3, [r7, #15]
		break;
 80017c8:	e005      	b.n	80017d6 <calcVoltageMode+0x7e>
	  case 1:
		voltageMode = 2;
 80017ca:	2302      	movs	r3, #2
 80017cc:	73fb      	strb	r3, [r7, #15]
		break;
 80017ce:	e002      	b.n	80017d6 <calcVoltageMode+0x7e>
	  default :
		voltageMode = 0;
 80017d0:	2300      	movs	r3, #0
 80017d2:	73fb      	strb	r3, [r7, #15]
	  break;
 80017d4:	bf00      	nop
	}
	return voltageMode;
 80017d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3714      	adds	r7, #20
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <calcRotDirFromVoltageMode>:
static void calcRotDirFromVoltageMode(uint8_t voltageMode_pre, uint8_t voltageMode, int8_t* rotDir){
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	603a      	str	r2, [r7, #0]
 80017ee:	71fb      	strb	r3, [r7, #7]
 80017f0:	460b      	mov	r3, r1
 80017f2:	71bb      	strb	r3, [r7, #6]
	int8_t voltageMode_Diff;

	voltageMode_Diff = (int8_t)voltageMode - (int8_t)voltageMode_pre;
 80017f4:	79ba      	ldrb	r2, [r7, #6]
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	73fb      	strb	r3, [r7, #15]

	// Limit voltageMode_Diff minus1-prus1
	if(voltageMode_Diff > 1)
 80017fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001802:	2b01      	cmp	r3, #1
 8001804:	dd04      	ble.n	8001810 <calcRotDirFromVoltageMode+0x2c>
		voltageMode_Diff -= 6;
 8001806:	7bfb      	ldrb	r3, [r7, #15]
 8001808:	3b06      	subs	r3, #6
 800180a:	b2db      	uxtb	r3, r3
 800180c:	73fb      	strb	r3, [r7, #15]
 800180e:	e008      	b.n	8001822 <calcRotDirFromVoltageMode+0x3e>
	else if(voltageMode_Diff < -1)
 8001810:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001818:	da03      	bge.n	8001822 <calcRotDirFromVoltageMode+0x3e>
		voltageMode_Diff += 6;
 800181a:	7bfb      	ldrb	r3, [r7, #15]
 800181c:	3306      	adds	r3, #6
 800181e:	b2db      	uxtb	r3, r3
 8001820:	73fb      	strb	r3, [r7, #15]

	// if voltageMode changed, Calculate Rotation direction
	if(voltageMode_Diff != 0)
 8001822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d002      	beq.n	8001830 <calcRotDirFromVoltageMode+0x4c>
		*rotDir = voltageMode_Diff;
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	7bfa      	ldrb	r2, [r7, #15]
 800182e:	701a      	strb	r2, [r3, #0]

}
 8001830:	bf00      	nop
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <calcElectAngleFromVoltageMode>:

static float calcElectAngleFromVoltageMode(uint8_t voltageMode, int8_t rotDir){
 800183c:	b480      	push	{r7}
 800183e:	b085      	sub	sp, #20
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	460a      	mov	r2, r1
 8001846:	71fb      	strb	r3, [r7, #7]
 8001848:	4613      	mov	r3, r2
 800184a:	71bb      	strb	r3, [r7, #6]
		// Calculate ElectAngle in consideration of rotation direction
		float electAngle;
		float electAngle_Center;

		// Calculate Center ElectAngle of the Area
		switch(voltageMode){
 800184c:	79fb      	ldrb	r3, [r7, #7]
 800184e:	3b01      	subs	r3, #1
 8001850:	2b05      	cmp	r3, #5
 8001852:	d822      	bhi.n	800189a <calcElectAngleFromVoltageMode+0x5e>
 8001854:	a201      	add	r2, pc, #4	; (adr r2, 800185c <calcElectAngleFromVoltageMode+0x20>)
 8001856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800185a:	bf00      	nop
 800185c:	0800188f 	.word	0x0800188f
 8001860:	08001895 	.word	0x08001895
 8001864:	08001875 	.word	0x08001875
 8001868:	0800187d 	.word	0x0800187d
 800186c:	08001883 	.word	0x08001883
 8001870:	08001889 	.word	0x08001889
		  case 3:
			  electAngle_Center = 0.0f;
 8001874:	f04f 0300 	mov.w	r3, #0
 8001878:	60fb      	str	r3, [r7, #12]
			break;
 800187a:	e012      	b.n	80018a2 <calcElectAngleFromVoltageMode+0x66>
		  case 4:
			  electAngle_Center = PIDIV3;
 800187c:	4b16      	ldr	r3, [pc, #88]	; (80018d8 <calcElectAngleFromVoltageMode+0x9c>)
 800187e:	60fb      	str	r3, [r7, #12]
			break;
 8001880:	e00f      	b.n	80018a2 <calcElectAngleFromVoltageMode+0x66>
		  case 5:
			  electAngle_Center = PIDIV3 * 2.0f;
 8001882:	4b16      	ldr	r3, [pc, #88]	; (80018dc <calcElectAngleFromVoltageMode+0xa0>)
 8001884:	60fb      	str	r3, [r7, #12]
			break;
 8001886:	e00c      	b.n	80018a2 <calcElectAngleFromVoltageMode+0x66>
		  case 6:
			  electAngle_Center = PI;
 8001888:	4b15      	ldr	r3, [pc, #84]	; (80018e0 <calcElectAngleFromVoltageMode+0xa4>)
 800188a:	60fb      	str	r3, [r7, #12]
			break;
 800188c:	e009      	b.n	80018a2 <calcElectAngleFromVoltageMode+0x66>
		  case 1:
			  electAngle_Center = -PIDIV3 * 2.0f;
 800188e:	4b15      	ldr	r3, [pc, #84]	; (80018e4 <calcElectAngleFromVoltageMode+0xa8>)
 8001890:	60fb      	str	r3, [r7, #12]
			break;
 8001892:	e006      	b.n	80018a2 <calcElectAngleFromVoltageMode+0x66>
		  case 2:
			  electAngle_Center = -PIDIV3;
 8001894:	4b14      	ldr	r3, [pc, #80]	; (80018e8 <calcElectAngleFromVoltageMode+0xac>)
 8001896:	60fb      	str	r3, [r7, #12]
			break;
 8001898:	e003      	b.n	80018a2 <calcElectAngleFromVoltageMode+0x66>
		  default :
			  electAngle_Center = 0.0f;
 800189a:	f04f 0300 	mov.w	r3, #0
 800189e:	60fb      	str	r3, [r7, #12]
		  break;
 80018a0:	bf00      	nop
		}

		electAngle = electAngle_Center - PIDIV6 * (float)rotDir;
 80018a2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80018a6:	ee07 3a90 	vmov	s15, r3
 80018aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018ae:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80018ec <calcElectAngleFromVoltageMode+0xb0>
 80018b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018b6:	ed97 7a03 	vldr	s14, [r7, #12]
 80018ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018be:	edc7 7a02 	vstr	s15, [r7, #8]

		return electAngle;
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	ee07 3a90 	vmov	s15, r3
}
 80018c8:	eeb0 0a67 	vmov.f32	s0, s15
 80018cc:	3714      	adds	r7, #20
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	3f860a92 	.word	0x3f860a92
 80018dc:	40060a92 	.word	0x40060a92
 80018e0:	40490fdb 	.word	0x40490fdb
 80018e4:	c0060a92 	.word	0xc0060a92
 80018e8:	bf860a92 	.word	0xbf860a92
 80018ec:	3f060a92 	.word	0x3f060a92

080018f0 <VectorControlTasks>:
static inline float calcAmpFromVect(float* Vect);
static inline float calcModFromVamp(float Vamp, float twoDivVdc);
static inline void Vuvw2Duty(float twoDivVdc, float *Vuvw, float *Duty);
static inline void CurrentFbControl(float *Igd_ref, float *Igd, float electAngVelo, float Vdc, float *Vgd, float* Vamp);

void VectorControlTasks(float *Idq_ref, float theta, float electAngVelo, float *Iuvw, float Vdc, float twoDivVdc, uint8_t flgFB, float* Duty, int8_t* outputMode){
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08a      	sub	sp, #40	; 0x28
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	61f8      	str	r0, [r7, #28]
 80018f8:	ed87 0a06 	vstr	s0, [r7, #24]
 80018fc:	edc7 0a05 	vstr	s1, [r7, #20]
 8001900:	6139      	str	r1, [r7, #16]
 8001902:	ed87 1a03 	vstr	s2, [r7, #12]
 8001906:	edc7 1a02 	vstr	s3, [r7, #8]
 800190a:	603b      	str	r3, [r7, #0]
 800190c:	4613      	mov	r3, r2
 800190e:	71fb      	strb	r3, [r7, #7]
	float Vq_ref_open;
	if ( flgFB == 0 ){
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d12a      	bne.n	800196c <VectorControlTasks+0x7c>
		Vq_ref_open = Idq_ref[1] * 2.0f * Ra;//Vdc * SQRT3DIV2_DIV2 * gVolume;
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	3304      	adds	r3, #4
 800191a:	edd3 7a00 	vldr	s15, [r3]
 800191e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001922:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8001b18 <VectorControlTasks+0x228>
 8001926:	ee67 7a87 	vmul.f32	s15, s15, s14
 800192a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			OpenLoopTasks(Vq_ref_open, theta, Iuvw, twoDivVdc, Duty, outputMode);
 800192e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001930:	6839      	ldr	r1, [r7, #0]
 8001932:	ed97 1a02 	vldr	s2, [r7, #8]
 8001936:	6938      	ldr	r0, [r7, #16]
 8001938:	edd7 0a06 	vldr	s1, [r7, #24]
 800193c:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8001940:	f000 f916 	bl	8001b70 <OpenLoopTasks>
			sVdq[0] = 0.0f;
 8001944:	4b75      	ldr	r3, [pc, #468]	; (8001b1c <VectorControlTasks+0x22c>)
 8001946:	f04f 0200 	mov.w	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
			sVdq[1] = Vq_ref_open;
 800194c:	4a73      	ldr	r2, [pc, #460]	; (8001b1c <VectorControlTasks+0x22c>)
 800194e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001950:	6053      	str	r3, [r2, #4]
			sVdq_i[0] = 0.0f;
 8001952:	4b73      	ldr	r3, [pc, #460]	; (8001b20 <VectorControlTasks+0x230>)
 8001954:	f04f 0200 	mov.w	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
			sVdq_i[1] = 0.0f;
 800195a:	4b71      	ldr	r3, [pc, #452]	; (8001b20 <VectorControlTasks+0x230>)
 800195c:	f04f 0200 	mov.w	r2, #0
 8001960:	605a      	str	r2, [r3, #4]
			sIq_ref_LPF = sIq_LPF;
 8001962:	4b70      	ldr	r3, [pc, #448]	; (8001b24 <VectorControlTasks+0x234>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a70      	ldr	r2, [pc, #448]	; (8001b28 <VectorControlTasks+0x238>)
 8001968:	6013      	str	r3, [r2, #0]
 800196a:	e0c5      	b.n	8001af8 <VectorControlTasks+0x208>
		}
	else{

		outputMode[0] = OUTPUTMODE_POSITIVE;
 800196c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800196e:	2201      	movs	r2, #1
 8001970:	701a      	strb	r2, [r3, #0]
		outputMode[1] = OUTPUTMODE_POSITIVE;
 8001972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001974:	3301      	adds	r3, #1
 8001976:	2201      	movs	r2, #1
 8001978:	701a      	strb	r2, [r3, #0]
		outputMode[2] = OUTPUTMODE_POSITIVE;
 800197a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800197c:	3302      	adds	r3, #2
 800197e:	2201      	movs	r2, #1
 8001980:	701a      	strb	r2, [r3, #0]


		uvw2ab(gIuvw, sIab);
 8001982:	496a      	ldr	r1, [pc, #424]	; (8001b2c <VectorControlTasks+0x23c>)
 8001984:	486a      	ldr	r0, [pc, #424]	; (8001b30 <VectorControlTasks+0x240>)
 8001986:	f000 f953 	bl	8001c30 <uvw2ab>
		ab2dq(theta, sIab, sIdq);
 800198a:	496a      	ldr	r1, [pc, #424]	; (8001b34 <VectorControlTasks+0x244>)
 800198c:	4867      	ldr	r0, [pc, #412]	; (8001b2c <VectorControlTasks+0x23c>)
 800198e:	ed97 0a06 	vldr	s0, [r7, #24]
 8001992:	f000 f9d7 	bl	8001d44 <ab2dq>

		gLPF(Idq_ref[1], 62.8f, CARRIERCYCLE, &sIq_ref_LPF);
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	3304      	adds	r3, #4
 800199a:	edd3 7a00 	vldr	s15, [r3]
 800199e:	4862      	ldr	r0, [pc, #392]	; (8001b28 <VectorControlTasks+0x238>)
 80019a0:	ed9f 1a65 	vldr	s2, [pc, #404]	; 8001b38 <VectorControlTasks+0x248>
 80019a4:	eddf 0a65 	vldr	s1, [pc, #404]	; 8001b3c <VectorControlTasks+0x24c>
 80019a8:	eeb0 0a67 	vmov.f32	s0, s15
 80019ac:	f7ff f9ed 	bl	8000d8a <gLPF>
		Idq_ref[1] = sIq_ref_LPF; // zanteisyori
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	3304      	adds	r3, #4
 80019b4:	4a5c      	ldr	r2, [pc, #368]	; (8001b28 <VectorControlTasks+0x238>)
 80019b6:	6812      	ldr	r2, [r2, #0]
 80019b8:	601a      	str	r2, [r3, #0]
		CurrentFbControl(Idq_ref, sIdq, electAngVelo, Vdc, sVdq, &sVamp);
 80019ba:	4b61      	ldr	r3, [pc, #388]	; (8001b40 <VectorControlTasks+0x250>)
 80019bc:	4a57      	ldr	r2, [pc, #348]	; (8001b1c <VectorControlTasks+0x22c>)
 80019be:	edd7 0a03 	vldr	s1, [r7, #12]
 80019c2:	ed97 0a05 	vldr	s0, [r7, #20]
 80019c6:	495b      	ldr	r1, [pc, #364]	; (8001b34 <VectorControlTasks+0x244>)
 80019c8:	69f8      	ldr	r0, [r7, #28]
 80019ca:	f000 fb19 	bl	8002000 <CurrentFbControl>
		sMod = calcModFromVamp(sVamp, gTwoDivVdc);
 80019ce:	4b5c      	ldr	r3, [pc, #368]	; (8001b40 <VectorControlTasks+0x250>)
 80019d0:	edd3 7a00 	vldr	s15, [r3]
 80019d4:	4b5b      	ldr	r3, [pc, #364]	; (8001b44 <VectorControlTasks+0x254>)
 80019d6:	ed93 7a00 	vldr	s14, [r3]
 80019da:	eef0 0a47 	vmov.f32	s1, s14
 80019de:	eeb0 0a67 	vmov.f32	s0, s15
 80019e2:	f000 fa19 	bl	8001e18 <calcModFromVamp>
 80019e6:	eef0 7a40 	vmov.f32	s15, s0
 80019ea:	4b57      	ldr	r3, [pc, #348]	; (8001b48 <VectorControlTasks+0x258>)
 80019ec:	edc3 7a00 	vstr	s15, [r3]

		sEdq[0] = sVdq[0] - Ra * sIdq[0] + La * electAngVelo * sIdq[1];
 80019f0:	4b4a      	ldr	r3, [pc, #296]	; (8001b1c <VectorControlTasks+0x22c>)
 80019f2:	ed93 7a00 	vldr	s14, [r3]
 80019f6:	4b4f      	ldr	r3, [pc, #316]	; (8001b34 <VectorControlTasks+0x244>)
 80019f8:	edd3 7a00 	vldr	s15, [r3]
 80019fc:	eddf 6a46 	vldr	s13, [pc, #280]	; 8001b18 <VectorControlTasks+0x228>
 8001a00:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a04:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a08:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a0c:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8001b4c <VectorControlTasks+0x25c>
 8001a10:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001a14:	4b47      	ldr	r3, [pc, #284]	; (8001b34 <VectorControlTasks+0x244>)
 8001a16:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a22:	4b4b      	ldr	r3, [pc, #300]	; (8001b50 <VectorControlTasks+0x260>)
 8001a24:	edc3 7a00 	vstr	s15, [r3]
		sEdq[1] = sVdq[1] - Ra * sIdq[1] - La * electAngVelo * sIdq[0];
 8001a28:	4b3c      	ldr	r3, [pc, #240]	; (8001b1c <VectorControlTasks+0x22c>)
 8001a2a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a2e:	4b41      	ldr	r3, [pc, #260]	; (8001b34 <VectorControlTasks+0x244>)
 8001a30:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a34:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001b18 <VectorControlTasks+0x228>
 8001a38:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a40:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a44:	eddf 6a41 	vldr	s13, [pc, #260]	; 8001b4c <VectorControlTasks+0x25c>
 8001a48:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001a4c:	4b39      	ldr	r3, [pc, #228]	; (8001b34 <VectorControlTasks+0x244>)
 8001a4e:	edd3 7a00 	vldr	s15, [r3]
 8001a52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a5a:	4b3d      	ldr	r3, [pc, #244]	; (8001b50 <VectorControlTasks+0x260>)
 8001a5c:	edc3 7a01 	vstr	s15, [r3, #4]
		sAngleErr = atan2f(-1.0f * sEdq[0], sEdq[1]);
 8001a60:	4b3b      	ldr	r3, [pc, #236]	; (8001b50 <VectorControlTasks+0x260>)
 8001a62:	edd3 7a00 	vldr	s15, [r3]
 8001a66:	eef1 7a67 	vneg.f32	s15, s15
 8001a6a:	4b39      	ldr	r3, [pc, #228]	; (8001b50 <VectorControlTasks+0x260>)
 8001a6c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a70:	eef0 0a47 	vmov.f32	s1, s14
 8001a74:	eeb0 0a67 	vmov.f32	s0, s15
 8001a78:	f008 fda0 	bl	800a5bc <atan2f>
 8001a7c:	eef0 7a40 	vmov.f32	s15, s0
 8001a80:	4b34      	ldr	r3, [pc, #208]	; (8001b54 <VectorControlTasks+0x264>)
 8001a82:	edc3 7a00 	vstr	s15, [r3]

		dq2ab(theta, sVdq, sVab);
 8001a86:	4934      	ldr	r1, [pc, #208]	; (8001b58 <VectorControlTasks+0x268>)
 8001a88:	4824      	ldr	r0, [pc, #144]	; (8001b1c <VectorControlTasks+0x22c>)
 8001a8a:	ed97 0a06 	vldr	s0, [r7, #24]
 8001a8e:	f000 f9e3 	bl	8001e58 <dq2ab>
		ab2uvw(sVab, sVuvw);
 8001a92:	4932      	ldr	r1, [pc, #200]	; (8001b5c <VectorControlTasks+0x26c>)
 8001a94:	4830      	ldr	r0, [pc, #192]	; (8001b58 <VectorControlTasks+0x268>)
 8001a96:	f000 f913 	bl	8001cc0 <ab2uvw>
		Vuvw2Duty(twoDivVdc, sVuvw, Duty);
 8001a9a:	6839      	ldr	r1, [r7, #0]
 8001a9c:	482f      	ldr	r0, [pc, #188]	; (8001b5c <VectorControlTasks+0x26c>)
 8001a9e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001aa2:	f000 fa19 	bl	8001ed8 <Vuvw2Duty>

		sIdq_ref_1000[0] = Idq_ref[0] * 1000.0f;
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	edd3 7a00 	vldr	s15, [r3]
 8001aac:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001b60 <VectorControlTasks+0x270>
 8001ab0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ab4:	4b2b      	ldr	r3, [pc, #172]	; (8001b64 <VectorControlTasks+0x274>)
 8001ab6:	edc3 7a00 	vstr	s15, [r3]
		sIdq_ref_1000[1] = Idq_ref[1] * 1000.0f;
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	3304      	adds	r3, #4
 8001abe:	edd3 7a00 	vldr	s15, [r3]
 8001ac2:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001b60 <VectorControlTasks+0x270>
 8001ac6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aca:	4b26      	ldr	r3, [pc, #152]	; (8001b64 <VectorControlTasks+0x274>)
 8001acc:	edc3 7a01 	vstr	s15, [r3, #4]
		sIdq_1000[0] = sIdq[0] * 1000.0f;
 8001ad0:	4b18      	ldr	r3, [pc, #96]	; (8001b34 <VectorControlTasks+0x244>)
 8001ad2:	edd3 7a00 	vldr	s15, [r3]
 8001ad6:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8001b60 <VectorControlTasks+0x270>
 8001ada:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ade:	4b22      	ldr	r3, [pc, #136]	; (8001b68 <VectorControlTasks+0x278>)
 8001ae0:	edc3 7a00 	vstr	s15, [r3]
		sIdq_1000[1] = sIdq[1] * 1000.0f;
 8001ae4:	4b13      	ldr	r3, [pc, #76]	; (8001b34 <VectorControlTasks+0x244>)
 8001ae6:	edd3 7a01 	vldr	s15, [r3, #4]
 8001aea:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001b60 <VectorControlTasks+0x270>
 8001aee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001af2:	4b1d      	ldr	r3, [pc, #116]	; (8001b68 <VectorControlTasks+0x278>)
 8001af4:	edc3 7a01 	vstr	s15, [r3, #4]
	}

	gLPF(sIdq[1], 125.6f, CARRIERCYCLE, &sIq_LPF);
 8001af8:	4b0e      	ldr	r3, [pc, #56]	; (8001b34 <VectorControlTasks+0x244>)
 8001afa:	edd3 7a01 	vldr	s15, [r3, #4]
 8001afe:	4809      	ldr	r0, [pc, #36]	; (8001b24 <VectorControlTasks+0x234>)
 8001b00:	ed9f 1a0d 	vldr	s2, [pc, #52]	; 8001b38 <VectorControlTasks+0x248>
 8001b04:	eddf 0a19 	vldr	s1, [pc, #100]	; 8001b6c <VectorControlTasks+0x27c>
 8001b08:	eeb0 0a67 	vmov.f32	s0, s15
 8001b0c:	f7ff f93d 	bl	8000d8a <gLPF>

}
 8001b10:	bf00      	nop
 8001b12:	3728      	adds	r7, #40	; 0x28
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	3cdd2f1b 	.word	0x3cdd2f1b
 8001b1c:	2000012c 	.word	0x2000012c
 8001b20:	20000134 	.word	0x20000134
 8001b24:	20000114 	.word	0x20000114
 8001b28:	20000118 	.word	0x20000118
 8001b2c:	20000104 	.word	0x20000104
 8001b30:	200000b4 	.word	0x200000b4
 8001b34:	2000010c 	.word	0x2000010c
 8001b38:	3915cbec 	.word	0x3915cbec
 8001b3c:	427b3333 	.word	0x427b3333
 8001b40:	20000150 	.word	0x20000150
 8001b44:	200000ac 	.word	0x200000ac
 8001b48:	20000154 	.word	0x20000154
 8001b4c:	3812ccf7 	.word	0x3812ccf7
 8001b50:	20000158 	.word	0x20000158
 8001b54:	20000160 	.word	0x20000160
 8001b58:	2000013c 	.word	0x2000013c
 8001b5c:	20000144 	.word	0x20000144
 8001b60:	447a0000 	.word	0x447a0000
 8001b64:	2000011c 	.word	0x2000011c
 8001b68:	20000124 	.word	0x20000124
 8001b6c:	42fb3333 	.word	0x42fb3333

08001b70 <OpenLoopTasks>:

void OpenLoopTasks(float VamRef, float theta, float *Iuvw, float twoDivVdc, float* Duty, int8_t* outputMode){
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	ed87 0a05 	vstr	s0, [r7, #20]
 8001b7a:	edc7 0a04 	vstr	s1, [r7, #16]
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	ed87 1a02 	vstr	s2, [r7, #8]
 8001b84:	6079      	str	r1, [r7, #4]
 8001b86:	603a      	str	r2, [r7, #0]
	outputMode[0] = OUTPUTMODE_POSITIVE;
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	701a      	strb	r2, [r3, #0]
	outputMode[1] = OUTPUTMODE_POSITIVE;
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	3301      	adds	r3, #1
 8001b92:	2201      	movs	r2, #1
 8001b94:	701a      	strb	r2, [r3, #0]
	outputMode[2] = OUTPUTMODE_POSITIVE;
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	3302      	adds	r3, #2
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	701a      	strb	r2, [r3, #0]

	uvw2ab(gIuvw, sIab);
 8001b9e:	491c      	ldr	r1, [pc, #112]	; (8001c10 <OpenLoopTasks+0xa0>)
 8001ba0:	481c      	ldr	r0, [pc, #112]	; (8001c14 <OpenLoopTasks+0xa4>)
 8001ba2:	f000 f845 	bl	8001c30 <uvw2ab>
	ab2dq(theta, sIab, sIdq);
 8001ba6:	491c      	ldr	r1, [pc, #112]	; (8001c18 <OpenLoopTasks+0xa8>)
 8001ba8:	4819      	ldr	r0, [pc, #100]	; (8001c10 <OpenLoopTasks+0xa0>)
 8001baa:	ed97 0a04 	vldr	s0, [r7, #16]
 8001bae:	f000 f8c9 	bl	8001d44 <ab2dq>
	sVdq[0] = 0.0f;
 8001bb2:	4b1a      	ldr	r3, [pc, #104]	; (8001c1c <OpenLoopTasks+0xac>)
 8001bb4:	f04f 0200 	mov.w	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
	sVdq[1] = VamRef;
 8001bba:	4a18      	ldr	r2, [pc, #96]	; (8001c1c <OpenLoopTasks+0xac>)
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	6053      	str	r3, [r2, #4]
	dq2ab(theta, sVdq, sVab);
 8001bc0:	4917      	ldr	r1, [pc, #92]	; (8001c20 <OpenLoopTasks+0xb0>)
 8001bc2:	4816      	ldr	r0, [pc, #88]	; (8001c1c <OpenLoopTasks+0xac>)
 8001bc4:	ed97 0a04 	vldr	s0, [r7, #16]
 8001bc8:	f000 f946 	bl	8001e58 <dq2ab>
	ab2uvw(sVab, sVuvw);
 8001bcc:	4915      	ldr	r1, [pc, #84]	; (8001c24 <OpenLoopTasks+0xb4>)
 8001bce:	4814      	ldr	r0, [pc, #80]	; (8001c20 <OpenLoopTasks+0xb0>)
 8001bd0:	f000 f876 	bl	8001cc0 <ab2uvw>
	Vuvw2Duty(twoDivVdc, sVuvw, Duty);
 8001bd4:	6879      	ldr	r1, [r7, #4]
 8001bd6:	4813      	ldr	r0, [pc, #76]	; (8001c24 <OpenLoopTasks+0xb4>)
 8001bd8:	ed97 0a02 	vldr	s0, [r7, #8]
 8001bdc:	f000 f97c 	bl	8001ed8 <Vuvw2Duty>

	sIdq_1000[0] = sIdq[0] * 1000.0f;
 8001be0:	4b0d      	ldr	r3, [pc, #52]	; (8001c18 <OpenLoopTasks+0xa8>)
 8001be2:	edd3 7a00 	vldr	s15, [r3]
 8001be6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001c28 <OpenLoopTasks+0xb8>
 8001bea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bee:	4b0f      	ldr	r3, [pc, #60]	; (8001c2c <OpenLoopTasks+0xbc>)
 8001bf0:	edc3 7a00 	vstr	s15, [r3]
	sIdq_1000[1] = sIdq[1] * 1000.0f;
 8001bf4:	4b08      	ldr	r3, [pc, #32]	; (8001c18 <OpenLoopTasks+0xa8>)
 8001bf6:	edd3 7a01 	vldr	s15, [r3, #4]
 8001bfa:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001c28 <OpenLoopTasks+0xb8>
 8001bfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c02:	4b0a      	ldr	r3, [pc, #40]	; (8001c2c <OpenLoopTasks+0xbc>)
 8001c04:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001c08:	bf00      	nop
 8001c0a:	3718      	adds	r7, #24
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	20000104 	.word	0x20000104
 8001c14:	200000b4 	.word	0x200000b4
 8001c18:	2000010c 	.word	0x2000010c
 8001c1c:	2000012c 	.word	0x2000012c
 8001c20:	2000013c 	.word	0x2000013c
 8001c24:	20000144 	.word	0x20000144
 8001c28:	447a0000 	.word	0x447a0000
 8001c2c:	20000124 	.word	0x20000124

08001c30 <uvw2ab>:

static void uvw2ab(float* uvw, float* ab){
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	6039      	str	r1, [r7, #0]
	ab[0] = SQRT_2DIV3 * ( uvw[0] - 0.5f * uvw[1] - 0.5f * uvw[2] );
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	ed93 7a00 	vldr	s14, [r3]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3304      	adds	r3, #4
 8001c44:	edd3 7a00 	vldr	s15, [r3]
 8001c48:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8001c4c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c50:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	3308      	adds	r3, #8
 8001c58:	edd3 7a00 	vldr	s15, [r3]
 8001c5c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8001c60:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c68:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001cb8 <uvw2ab+0x88>
 8001c6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	edc3 7a00 	vstr	s15, [r3]
	ab[1] = SQRT_2DIV3 * ( SQRT3_DIV3 * uvw[1] - SQRT3_DIV3 * uvw[2] );
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	3304      	adds	r3, #4
 8001c7a:	edd3 7a00 	vldr	s15, [r3]
 8001c7e:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001cbc <uvw2ab+0x8c>
 8001c82:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	3308      	adds	r3, #8
 8001c8a:	edd3 7a00 	vldr	s15, [r3]
 8001c8e:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001cbc <uvw2ab+0x8c>
 8001c92:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001cb8 <uvw2ab+0x88>
 8001ca2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ca6:	edc3 7a00 	vstr	s15, [r3]
}
 8001caa:	bf00      	nop
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	3f5105ec 	.word	0x3f5105ec
 8001cbc:	3f5db3d7 	.word	0x3f5db3d7

08001cc0 <ab2uvw>:

static void ab2uvw(float* ab, float* uvw){
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
 8001cc8:	6039      	str	r1, [r7, #0]
	uvw[0] = SQRT_2DIV3 * ab[0];
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	edd3 7a00 	vldr	s15, [r3]
 8001cd0:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001d3c <ab2uvw+0x7c>
 8001cd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	edc3 7a00 	vstr	s15, [r3]
	uvw[1] = SQRT_2DIV3 * ( -0.5f * ab[0] + SQRT3_DIV3 * ab[1] );
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	edd3 7a00 	vldr	s15, [r3]
 8001ce4:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8001ce8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	3304      	adds	r3, #4
 8001cf0:	edd3 7a00 	vldr	s15, [r3]
 8001cf4:	eddf 6a12 	vldr	s13, [pc, #72]	; 8001d40 <ab2uvw+0x80>
 8001cf8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001cfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	3304      	adds	r3, #4
 8001d04:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001d3c <ab2uvw+0x7c>
 8001d08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d0c:	edc3 7a00 	vstr	s15, [r3]
	uvw[2] = - uvw[0] - uvw[1];
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	edd3 7a00 	vldr	s15, [r3]
 8001d16:	eeb1 7a67 	vneg.f32	s14, s15
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	3304      	adds	r3, #4
 8001d1e:	edd3 7a00 	vldr	s15, [r3]
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	3308      	adds	r3, #8
 8001d26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d2a:	edc3 7a00 	vstr	s15, [r3]
}
 8001d2e:	bf00      	nop
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	3f5105ec 	.word	0x3f5105ec
 8001d40:	3f5db3d7 	.word	0x3f5db3d7

08001d44 <ab2dq>:

static void ab2dq(float theta, float* ab, float* dq){
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	ed87 0a03 	vstr	s0, [r7, #12]
 8001d4e:	60b8      	str	r0, [r7, #8]
 8001d50:	6079      	str	r1, [r7, #4]
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 8001d52:	ed97 0a03 	vldr	s0, [r7, #12]
 8001d56:	f008 fbeb 	bl	800a530 <sinf>
 8001d5a:	ed87 0a05 	vstr	s0, [r7, #20]
	cosTheta = cosf(theta);
 8001d5e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001d62:	f008 fba1 	bl	800a4a8 <cosf>
 8001d66:	ed87 0a04 	vstr	s0, [r7, #16]
	dq[0] = ab[0] * cosTheta + ab[1] * sinTheta;
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	ed93 7a00 	vldr	s14, [r3]
 8001d70:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	3304      	adds	r3, #4
 8001d7c:	edd3 6a00 	vldr	s13, [r3]
 8001d80:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	edc3 7a00 	vstr	s15, [r3]
	dq[1] = - ab[0] * sinTheta + ab[1] * cosTheta;
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	edd3 7a00 	vldr	s15, [r3]
 8001d98:	eeb1 7a67 	vneg.f32	s14, s15
 8001d9c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001da0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	3304      	adds	r3, #4
 8001da8:	edd3 6a00 	vldr	s13, [r3]
 8001dac:	edd7 7a04 	vldr	s15, [r7, #16]
 8001db0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	3304      	adds	r3, #4
 8001db8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dbc:	edc3 7a00 	vstr	s15, [r3]
}
 8001dc0:	bf00      	nop
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <calcAmpFromVect>:

static float calcAmpFromVect(float* Vect){
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
	float amp;
	float amp2;

	amp2 = Vect[0] * Vect[0] + Vect[1] * Vect[1];
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	ed93 7a00 	vldr	s14, [r3]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	edd3 7a00 	vldr	s15, [r3]
 8001ddc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	3304      	adds	r3, #4
 8001de4:	edd3 6a00 	vldr	s13, [r3]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	3304      	adds	r3, #4
 8001dec:	edd3 7a00 	vldr	s15, [r3]
 8001df0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001df4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001df8:	edc7 7a03 	vstr	s15, [r7, #12]
	amp = sqrtf(amp2);
 8001dfc:	ed97 0a03 	vldr	s0, [r7, #12]
 8001e00:	f008 fbfe 	bl	800a600 <sqrtf>
 8001e04:	ed87 0a02 	vstr	s0, [r7, #8]
	return amp;
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	ee07 3a90 	vmov	s15, r3
}
 8001e0e:	eeb0 0a67 	vmov.f32	s0, s15
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <calcModFromVamp>:

static float calcModFromVamp(float Vamp, float twoDivVdc){
 8001e18:	b480      	push	{r7}
 8001e1a:	b085      	sub	sp, #20
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001e22:	edc7 0a00 	vstr	s1, [r7]
	float mod;

	mod = Vamp * twoDivVdc * SQRT_2DIV3;
 8001e26:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e2a:	edd7 7a00 	vldr	s15, [r7]
 8001e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e32:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001e54 <calcModFromVamp+0x3c>
 8001e36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e3a:	edc7 7a03 	vstr	s15, [r7, #12]
	return mod;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	ee07 3a90 	vmov	s15, r3
}
 8001e44:	eeb0 0a67 	vmov.f32	s0, s15
 8001e48:	3714      	adds	r7, #20
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	3f5105ec 	.word	0x3f5105ec

08001e58 <dq2ab>:

static void dq2ab(float theta, float* dq, float* ab){
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b086      	sub	sp, #24
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001e62:	60b8      	str	r0, [r7, #8]
 8001e64:	6079      	str	r1, [r7, #4]
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 8001e66:	ed97 0a03 	vldr	s0, [r7, #12]
 8001e6a:	f008 fb61 	bl	800a530 <sinf>
 8001e6e:	ed87 0a05 	vstr	s0, [r7, #20]
	cosTheta = cosf(theta);
 8001e72:	ed97 0a03 	vldr	s0, [r7, #12]
 8001e76:	f008 fb17 	bl	800a4a8 <cosf>
 8001e7a:	ed87 0a04 	vstr	s0, [r7, #16]
	ab[0] = dq[0] * cosTheta - dq[1] * sinTheta;
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	ed93 7a00 	vldr	s14, [r3]
 8001e84:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	3304      	adds	r3, #4
 8001e90:	edd3 6a00 	vldr	s13, [r3]
 8001e94:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	edc3 7a00 	vstr	s15, [r3]
	ab[1] = dq[0] * sinTheta + dq[1] * cosTheta;
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	ed93 7a00 	vldr	s14, [r3]
 8001eac:	edd7 7a05 	vldr	s15, [r7, #20]
 8001eb0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	3304      	adds	r3, #4
 8001eb8:	edd3 6a00 	vldr	s13, [r3]
 8001ebc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ec0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3304      	adds	r3, #4
 8001ec8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ecc:	edc3 7a00 	vstr	s15, [r3]
}
 8001ed0:	bf00      	nop
 8001ed2:	3718      	adds	r7, #24
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <Vuvw2Duty>:

static void Vuvw2Duty(float twoDivVdc, float* Vuvw, float* Duty){
 8001ed8:	b590      	push	{r4, r7, lr}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	ed87 0a03 	vstr	s0, [r7, #12]
 8001ee2:	60b8      	str	r0, [r7, #8]
 8001ee4:	6079      	str	r1, [r7, #4]
	Duty[0] = (Vuvw[0] * twoDivVdc);
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	ed93 7a00 	vldr	s14, [r3]
 8001eec:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ef0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = (Vuvw[1] * twoDivVdc);
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	3304      	adds	r3, #4
 8001efe:	ed93 7a00 	vldr	s14, [r3]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	3304      	adds	r3, #4
 8001f06:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f0e:	edc3 7a00 	vstr	s15, [r3]
	Duty[2] = -Duty[0] - Duty[1];
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	edd3 7a00 	vldr	s15, [r3]
 8001f18:	eeb1 7a67 	vneg.f32	s14, s15
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	3304      	adds	r3, #4
 8001f20:	edd3 7a00 	vldr	s15, [r3]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	3308      	adds	r3, #8
 8001f28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f2c:	edc3 7a00 	vstr	s15, [r3]

	Duty[0] = gUpperLowerLimit(Duty[0], DUTYUPPER, DUTYLOWER);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	edd3 7a00 	vldr	s15, [r3]
 8001f36:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001f3a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001f3e:	eeb0 0a67 	vmov.f32	s0, s15
 8001f42:	f7fe fed5 	bl	8000cf0 <gUpperLowerLimit>
 8001f46:	eef0 7a40 	vmov.f32	s15, s0
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = gUpperLowerLimit(Duty[1], DUTYUPPER, DUTYLOWER);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	3304      	adds	r3, #4
 8001f54:	edd3 7a00 	vldr	s15, [r3]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	1d1c      	adds	r4, r3, #4
 8001f5c:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001f60:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001f64:	eeb0 0a67 	vmov.f32	s0, s15
 8001f68:	f7fe fec2 	bl	8000cf0 <gUpperLowerLimit>
 8001f6c:	eef0 7a40 	vmov.f32	s15, s0
 8001f70:	edc4 7a00 	vstr	s15, [r4]
	Duty[2] = gUpperLowerLimit(Duty[2], DUTYUPPER, DUTYLOWER);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	3308      	adds	r3, #8
 8001f78:	edd3 7a00 	vldr	s15, [r3]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f103 0408 	add.w	r4, r3, #8
 8001f82:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001f86:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001f8a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f8e:	f7fe feaf 	bl	8000cf0 <gUpperLowerLimit>
 8001f92:	eef0 7a40 	vmov.f32	s15, s0
 8001f96:	edc4 7a00 	vstr	s15, [r4]

	//50% CENTER
	Duty[0] = Duty[0] * 0.5f + 0.5f;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	edd3 7a00 	vldr	s15, [r3]
 8001fa0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001fa4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fa8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001fac:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = Duty[1] * 0.5f + 0.5f;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	3304      	adds	r3, #4
 8001fba:	edd3 7a00 	vldr	s15, [r3]
 8001fbe:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001fc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	3304      	adds	r3, #4
 8001fca:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001fce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fd2:	edc3 7a00 	vstr	s15, [r3]
	Duty[2] = Duty[2] * 0.5f + 0.5f;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	3308      	adds	r3, #8
 8001fda:	edd3 7a00 	vldr	s15, [r3]
 8001fde:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001fe2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	3308      	adds	r3, #8
 8001fea:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001fee:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ff2:	edc3 7a00 	vstr	s15, [r3]

}
 8001ff6:	bf00      	nop
 8001ff8:	3714      	adds	r7, #20
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd90      	pop	{r4, r7, pc}
	...

08002000 <CurrentFbControl>:



static void CurrentFbControl(float* Igd_ref, float* Igd, float electAngVelo, float Vdc, float* Vgd, float* Vamp){
 8002000:	b580      	push	{r7, lr}
 8002002:	b08e      	sub	sp, #56	; 0x38
 8002004:	af00      	add	r7, sp, #0
 8002006:	6178      	str	r0, [r7, #20]
 8002008:	6139      	str	r1, [r7, #16]
 800200a:	ed87 0a03 	vstr	s0, [r7, #12]
 800200e:	edc7 0a02 	vstr	s1, [r7, #8]
 8002012:	607a      	str	r2, [r7, #4]
 8002014:	603b      	str	r3, [r7, #0]
	float Kid;
	float VampLimit;
	float Vphase;
	float wc;

	wc = 10.0f * TWOPI;
 8002016:	4b65      	ldr	r3, [pc, #404]	; (80021ac <CurrentFbControl+0x1ac>)
 8002018:	637b      	str	r3, [r7, #52]	; 0x34

	Kp = La * wc;
 800201a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800201e:	ed9f 7a64 	vldr	s14, [pc, #400]	; 80021b0 <CurrentFbControl+0x1b0>
 8002022:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002026:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	Kig = Ra * wc * CARRIERCYCLE;
 800202a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800202e:	ed9f 7a61 	vldr	s14, [pc, #388]	; 80021b4 <CurrentFbControl+0x1b4>
 8002032:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002036:	eddf 6a60 	vldr	s13, [pc, #384]	; 80021b8 <CurrentFbControl+0x1b8>
 800203a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800203e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	Kid = Kig;
 8002042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002044:	62bb      	str	r3, [r7, #40]	; 0x28

	Ierr[0] = Igd_ref[0] - Igd[0];
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	ed93 7a00 	vldr	s14, [r3]
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	edd3 7a00 	vldr	s15, [r3]
 8002052:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002056:	edc7 7a06 	vstr	s15, [r7, #24]
	Ierr[1] = Igd_ref[1] - Igd[1];
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	3304      	adds	r3, #4
 800205e:	ed93 7a00 	vldr	s14, [r3]
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	3304      	adds	r3, #4
 8002066:	edd3 7a00 	vldr	s15, [r3]
 800206a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800206e:	edc7 7a07 	vstr	s15, [r7, #28]

	sVdq_i[0] += Kig * Ierr[0];
 8002072:	4b52      	ldr	r3, [pc, #328]	; (80021bc <CurrentFbControl+0x1bc>)
 8002074:	ed93 7a00 	vldr	s14, [r3]
 8002078:	edd7 6a06 	vldr	s13, [r7, #24]
 800207c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002080:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002084:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002088:	4b4c      	ldr	r3, [pc, #304]	; (80021bc <CurrentFbControl+0x1bc>)
 800208a:	edc3 7a00 	vstr	s15, [r3]
	sVdq_i[1] += Kid * Ierr[1];
 800208e:	4b4b      	ldr	r3, [pc, #300]	; (80021bc <CurrentFbControl+0x1bc>)
 8002090:	ed93 7a01 	vldr	s14, [r3, #4]
 8002094:	edd7 6a07 	vldr	s13, [r7, #28]
 8002098:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800209c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020a4:	4b45      	ldr	r3, [pc, #276]	; (80021bc <CurrentFbControl+0x1bc>)
 80020a6:	edc3 7a01 	vstr	s15, [r3, #4]

	Vgd[0] = Kp * Ierr[0] + sVdq_i[0];
 80020aa:	ed97 7a06 	vldr	s14, [r7, #24]
 80020ae:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80020b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020b6:	4b41      	ldr	r3, [pc, #260]	; (80021bc <CurrentFbControl+0x1bc>)
 80020b8:	edd3 7a00 	vldr	s15, [r3]
 80020bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	edc3 7a00 	vstr	s15, [r3]
	Vgd[1] = Ke * electAngVelo + Kp * Ierr[1] + sVdq_i[1];// + Vgd[1] + Kid * Ierr[1] + ;
 80020c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80020ca:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80021c0 <CurrentFbControl+0x1c0>
 80020ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80020d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80020d6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80020da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020e2:	4b36      	ldr	r3, [pc, #216]	; (80021bc <CurrentFbControl+0x1bc>)
 80020e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	3304      	adds	r3, #4
 80020ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020f0:	edc3 7a00 	vstr	s15, [r3]

	Vphase = atan2f(Vgd[1], Vgd[0]);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	3304      	adds	r3, #4
 80020f8:	edd3 7a00 	vldr	s15, [r3]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	ed93 7a00 	vldr	s14, [r3]
 8002102:	eef0 0a47 	vmov.f32	s1, s14
 8002106:	eeb0 0a67 	vmov.f32	s0, s15
 800210a:	f008 fa57 	bl	800a5bc <atan2f>
 800210e:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24

	*Vamp = calcAmpFromVect(Vgd);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f7ff fe58 	bl	8001dc8 <calcAmpFromVect>
 8002118:	eef0 7a40 	vmov.f32	s15, s0
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	edc3 7a00 	vstr	s15, [r3]

	VampLimit = Vdc * SQRT3DIV2_DIV2;
 8002122:	edd7 7a02 	vldr	s15, [r7, #8]
 8002126:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80021c4 <CurrentFbControl+0x1c4>
 800212a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800212e:	edc7 7a08 	vstr	s15, [r7, #32]
	if( *Vamp > VampLimit ){
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	edd3 7a00 	vldr	s15, [r3]
 8002138:	ed97 7a08 	vldr	s14, [r7, #32]
 800213c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002144:	d400      	bmi.n	8002148 <CurrentFbControl+0x148>
		sVdq_i[0] = Vgd[0];
		Vgd[1] = VampLimit * sinf(Vphase);
		sVdq_i[1] = Vgd[1] -  Ke * electAngVelo;

	}
}
 8002146:	e02d      	b.n	80021a4 <CurrentFbControl+0x1a4>
		Vgd[0] = VampLimit * cosf(Vphase);
 8002148:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 800214c:	f008 f9ac 	bl	800a4a8 <cosf>
 8002150:	eeb0 7a40 	vmov.f32	s14, s0
 8002154:	edd7 7a08 	vldr	s15, [r7, #32]
 8002158:	ee67 7a27 	vmul.f32	s15, s14, s15
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	edc3 7a00 	vstr	s15, [r3]
		sVdq_i[0] = Vgd[0];
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a15      	ldr	r2, [pc, #84]	; (80021bc <CurrentFbControl+0x1bc>)
 8002168:	6013      	str	r3, [r2, #0]
		Vgd[1] = VampLimit * sinf(Vphase);
 800216a:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 800216e:	f008 f9df 	bl	800a530 <sinf>
 8002172:	eeb0 7a40 	vmov.f32	s14, s0
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	3304      	adds	r3, #4
 800217a:	edd7 7a08 	vldr	s15, [r7, #32]
 800217e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002182:	edc3 7a00 	vstr	s15, [r3]
		sVdq_i[1] = Vgd[1] -  Ke * electAngVelo;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	3304      	adds	r3, #4
 800218a:	ed93 7a00 	vldr	s14, [r3]
 800218e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002192:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80021c0 <CurrentFbControl+0x1c0>
 8002196:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800219a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800219e:	4b07      	ldr	r3, [pc, #28]	; (80021bc <CurrentFbControl+0x1bc>)
 80021a0:	edc3 7a01 	vstr	s15, [r3, #4]
}
 80021a4:	bf00      	nop
 80021a6:	3738      	adds	r7, #56	; 0x38
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	427b53d2 	.word	0x427b53d2
 80021b0:	3812ccf7 	.word	0x3812ccf7
 80021b4:	3cdd2f1b 	.word	0x3cdd2f1b
 80021b8:	45dac000 	.word	0x45dac000
 80021bc:	20000134 	.word	0x20000134
 80021c0:	3c195aaf 	.word	0x3c195aaf
 80021c4:	3f1cc471 	.word	0x3f1cc471

080021c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021ce:	f000 ffb8 	bl	8003142 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021d2:	f000 f885 	bl	80022e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021d6:	f000 fbbb 	bl	8002950 <MX_GPIO_Init>
  MX_DMA_Init();
 80021da:	f000 fb87 	bl	80028ec <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80021de:	f000 f9e1 	bl	80025a4 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 80021e2:	f000 f8c9 	bl	8002378 <MX_ADC1_Init>
  MX_TIM1_Init();
 80021e6:	f000 fa27 	bl	8002638 <MX_TIM1_Init>
  MX_TIM2_Init();
 80021ea:	f000 fadf 	bl	80027ac <MX_TIM2_Init>
  MX_DAC1_Init();
 80021ee:	f000 f99f 	bl	8002530 <MX_DAC1_Init>
  MX_TIM7_Init();
 80021f2:	f000 fb45 	bl	8002880 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 80021f6:	4832      	ldr	r0, [pc, #200]	; (80022c0 <main+0xf8>)
 80021f8:	f005 fe6c 	bl	8007ed4 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 80021fc:	4831      	ldr	r0, [pc, #196]	; (80022c4 <main+0xfc>)
 80021fe:	f002 fe49 	bl	8004e94 <HAL_ADCEx_InjectedStart_IT>
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8002202:	2201      	movs	r2, #1
 8002204:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002208:	482f      	ldr	r0, [pc, #188]	; (80022c8 <main+0x100>)
 800220a:	f004 fd0f 	bl	8006c2c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 800220e:	2201      	movs	r2, #1
 8002210:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002214:	482c      	ldr	r0, [pc, #176]	; (80022c8 <main+0x100>)
 8002216:	f004 fd09 	bl	8006c2c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800221a:	2201      	movs	r2, #1
 800221c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002220:	4829      	ldr	r0, [pc, #164]	; (80022c8 <main+0x100>)
 8002222:	f004 fd03 	bl	8006c2c <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002226:	2100      	movs	r1, #0
 8002228:	4825      	ldr	r0, [pc, #148]	; (80022c0 <main+0xf8>)
 800222a:	f005 ff23 	bl	8008074 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800222e:	2100      	movs	r1, #0
 8002230:	4823      	ldr	r0, [pc, #140]	; (80022c0 <main+0xf8>)
 8002232:	f007 f8d3 	bl	80093dc <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002236:	2104      	movs	r1, #4
 8002238:	4821      	ldr	r0, [pc, #132]	; (80022c0 <main+0xf8>)
 800223a:	f005 ff1b 	bl	8008074 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800223e:	2104      	movs	r1, #4
 8002240:	481f      	ldr	r0, [pc, #124]	; (80022c0 <main+0xf8>)
 8002242:	f007 f8cb 	bl	80093dc <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002246:	2108      	movs	r1, #8
 8002248:	481d      	ldr	r0, [pc, #116]	; (80022c0 <main+0xf8>)
 800224a:	f005 ff13 	bl	8008074 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 800224e:	2108      	movs	r1, #8
 8002250:	481b      	ldr	r0, [pc, #108]	; (80022c0 <main+0xf8>)
 8002252:	f007 f8c3 	bl	80093dc <HAL_TIMEx_PWMN_Start>

  TIM1 -> CCR4 = (TIM1 -> ARR) - 40;//for Carrier Top Interrupt
 8002256:	4b1d      	ldr	r3, [pc, #116]	; (80022cc <main+0x104>)
 8002258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800225a:	4a1c      	ldr	r2, [pc, #112]	; (80022cc <main+0x104>)
 800225c:	3b28      	subs	r3, #40	; 0x28
 800225e:	6413      	str	r3, [r2, #64]	; 0x40

  // Start TIM2 Input Capture
  HAL_TIM_Base_Start_IT(&htim2);
 8002260:	481b      	ldr	r0, [pc, #108]	; (80022d0 <main+0x108>)
 8002262:	f005 fe37 	bl	8007ed4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8002266:	2100      	movs	r1, #0
 8002268:	4819      	ldr	r0, [pc, #100]	; (80022d0 <main+0x108>)
 800226a:	f006 f86d 	bl	8008348 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 800226e:	2104      	movs	r1, #4
 8002270:	4817      	ldr	r0, [pc, #92]	; (80022d0 <main+0x108>)
 8002272:	f006 f869 	bl	8008348 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 8002276:	2108      	movs	r1, #8
 8002278:	4815      	ldr	r0, [pc, #84]	; (80022d0 <main+0x108>)
 800227a:	f006 f865 	bl	8008348 <HAL_TIM_IC_Start_IT>

  // Start TIM7 for DAC
  HAL_TIM_Base_Start(&htim7);
 800227e:	4815      	ldr	r0, [pc, #84]	; (80022d4 <main+0x10c>)
 8002280:	f005 fdb8 	bl	8007df4 <HAL_TIM_Base_Start>
  HAL_TIM_GenerateEvent(&htim7, TIM_EVENTSOURCE_UPDATE);
 8002284:	2101      	movs	r1, #1
 8002286:	4813      	ldr	r0, [pc, #76]	; (80022d4 <main+0x10c>)
 8002288:	f006 fb5e 	bl	8008948 <HAL_TIM_GenerateEvent>

  // Start DMA (This function needs to be called after Starting TIM1 & TIM2)
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)gAdcValue, 2);
 800228c:	2202      	movs	r2, #2
 800228e:	4912      	ldr	r1, [pc, #72]	; (80022d8 <main+0x110>)
 8002290:	480c      	ldr	r0, [pc, #48]	; (80022c4 <main+0xfc>)
 8002292:	f001 fbef 	bl	8003a74 <HAL_ADC_Start_DMA>
  uint16_t data = 2048;
 8002296:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800229a:	80fb      	strh	r3, [r7, #6]
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800229c:	2100      	movs	r1, #0
 800229e:	480f      	ldr	r0, [pc, #60]	; (80022dc <main+0x114>)
 80022a0:	f003 fe95 	bl	8005fce <HAL_DAC_Start>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, data);
 80022a4:	88fb      	ldrh	r3, [r7, #6]
 80022a6:	2200      	movs	r2, #0
 80022a8:	2100      	movs	r1, #0
 80022aa:	480c      	ldr	r0, [pc, #48]	; (80022dc <main+0x114>)
 80022ac:	f003 fee2 	bl	8006074 <HAL_DAC_SetValue>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, data);
 80022b0:	88fb      	ldrh	r3, [r7, #6]
 80022b2:	2200      	movs	r2, #0
 80022b4:	2100      	movs	r1, #0
 80022b6:	4809      	ldr	r0, [pc, #36]	; (80022dc <main+0x114>)
 80022b8:	f003 fedc 	bl	8006074 <HAL_DAC_SetValue>
 80022bc:	e7f8      	b.n	80022b0 <main+0xe8>
 80022be:	bf00      	nop
 80022c0:	20000334 	.word	0x20000334
 80022c4:	20000164 	.word	0x20000164
 80022c8:	48000800 	.word	0x48000800
 80022cc:	40012c00 	.word	0x40012c00
 80022d0:	20000380 	.word	0x20000380
 80022d4:	200003cc 	.word	0x200003cc
 80022d8:	2000008c 	.word	0x2000008c
 80022dc:	20000230 	.word	0x20000230

080022e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b094      	sub	sp, #80	; 0x50
 80022e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022e6:	f107 0318 	add.w	r3, r7, #24
 80022ea:	2238      	movs	r2, #56	; 0x38
 80022ec:	2100      	movs	r1, #0
 80022ee:	4618      	mov	r0, r3
 80022f0:	f008 f8d2 	bl	800a498 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022f4:	1d3b      	adds	r3, r7, #4
 80022f6:	2200      	movs	r2, #0
 80022f8:	601a      	str	r2, [r3, #0]
 80022fa:	605a      	str	r2, [r3, #4]
 80022fc:	609a      	str	r2, [r3, #8]
 80022fe:	60da      	str	r2, [r3, #12]
 8002300:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002302:	2000      	movs	r0, #0
 8002304:	f004 fce8 	bl	8006cd8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002308:	2302      	movs	r3, #2
 800230a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800230c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002310:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002312:	2340      	movs	r3, #64	; 0x40
 8002314:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002316:	2302      	movs	r3, #2
 8002318:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800231a:	2302      	movs	r3, #2
 800231c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800231e:	2304      	movs	r3, #4
 8002320:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002322:	2355      	movs	r3, #85	; 0x55
 8002324:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002326:	2302      	movs	r3, #2
 8002328:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800232a:	2302      	movs	r3, #2
 800232c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800232e:	2302      	movs	r3, #2
 8002330:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002332:	f107 0318 	add.w	r3, r7, #24
 8002336:	4618      	mov	r0, r3
 8002338:	f004 fd82 	bl	8006e40 <HAL_RCC_OscConfig>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002342:	f000 fb89 	bl	8002a58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002346:	230f      	movs	r3, #15
 8002348:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800234a:	2303      	movs	r3, #3
 800234c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800234e:	2300      	movs	r3, #0
 8002350:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002352:	2300      	movs	r3, #0
 8002354:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002356:	2300      	movs	r3, #0
 8002358:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800235a:	1d3b      	adds	r3, r7, #4
 800235c:	2104      	movs	r1, #4
 800235e:	4618      	mov	r0, r3
 8002360:	f005 f886 	bl	8007470 <HAL_RCC_ClockConfig>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800236a:	f000 fb75 	bl	8002a58 <Error_Handler>
  }
}
 800236e:	bf00      	nop
 8002370:	3750      	adds	r7, #80	; 0x50
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
	...

08002378 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b09a      	sub	sp, #104	; 0x68
 800237c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800237e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002382:	2200      	movs	r2, #0
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	605a      	str	r2, [r3, #4]
 8002388:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800238a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800238e:	2220      	movs	r2, #32
 8002390:	2100      	movs	r1, #0
 8002392:	4618      	mov	r0, r3
 8002394:	f008 f880 	bl	800a498 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8002398:	463b      	mov	r3, r7
 800239a:	223c      	movs	r2, #60	; 0x3c
 800239c:	2100      	movs	r1, #0
 800239e:	4618      	mov	r0, r3
 80023a0:	f008 f87a 	bl	800a498 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80023a4:	4b5c      	ldr	r3, [pc, #368]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80023a6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80023aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80023ac:	4b5a      	ldr	r3, [pc, #360]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80023ae:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80023b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80023b4:	4b58      	ldr	r3, [pc, #352]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023ba:	4b57      	ldr	r3, [pc, #348]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80023bc:	2200      	movs	r2, #0
 80023be:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80023c0:	4b55      	ldr	r3, [pc, #340]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80023c6:	4b54      	ldr	r3, [pc, #336]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80023c8:	2201      	movs	r2, #1
 80023ca:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80023cc:	4b52      	ldr	r3, [pc, #328]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80023ce:	2204      	movs	r2, #4
 80023d0:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80023d2:	4b51      	ldr	r3, [pc, #324]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80023d8:	4b4f      	ldr	r3, [pc, #316]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80023da:	2201      	movs	r2, #1
 80023dc:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 80023de:	4b4e      	ldr	r3, [pc, #312]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80023e0:	2202      	movs	r2, #2
 80023e2:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80023e4:	4b4c      	ldr	r3, [pc, #304]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023ec:	4b4a      	ldr	r3, [pc, #296]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80023f2:	4b49      	ldr	r3, [pc, #292]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80023f8:	4b47      	ldr	r3, [pc, #284]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80023fa:	2201      	movs	r2, #1
 80023fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002400:	4b45      	ldr	r3, [pc, #276]	; (8002518 <MX_ADC1_Init+0x1a0>)
 8002402:	2200      	movs	r2, #0
 8002404:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002406:	4b44      	ldr	r3, [pc, #272]	; (8002518 <MX_ADC1_Init+0x1a0>)
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800240e:	4842      	ldr	r0, [pc, #264]	; (8002518 <MX_ADC1_Init+0x1a0>)
 8002410:	f001 f96e 	bl	80036f0 <HAL_ADC_Init>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800241a:	f000 fb1d 	bl	8002a58 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800241e:	2300      	movs	r3, #0
 8002420:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002422:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002426:	4619      	mov	r1, r3
 8002428:	483b      	ldr	r0, [pc, #236]	; (8002518 <MX_ADC1_Init+0x1a0>)
 800242a:	f003 fb97 	bl	8005b5c <HAL_ADCEx_MultiModeConfigChannel>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8002434:	f000 fb10 	bl	8002a58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002438:	4b38      	ldr	r3, [pc, #224]	; (800251c <MX_ADC1_Init+0x1a4>)
 800243a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800243c:	2306      	movs	r3, #6
 800243e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002440:	2300      	movs	r3, #0
 8002442:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002444:	237f      	movs	r3, #127	; 0x7f
 8002446:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002448:	2304      	movs	r3, #4
 800244a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.Offset = 0;
 800244c:	2300      	movs	r3, #0
 800244e:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002450:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002454:	4619      	mov	r1, r3
 8002456:	4830      	ldr	r0, [pc, #192]	; (8002518 <MX_ADC1_Init+0x1a0>)
 8002458:	f001 fe68 	bl	800412c <HAL_ADC_ConfigChannel>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 8002462:	f000 faf9 	bl	8002a58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8002466:	4b2e      	ldr	r3, [pc, #184]	; (8002520 <MX_ADC1_Init+0x1a8>)
 8002468:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800246a:	230c      	movs	r3, #12
 800246c:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800246e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002472:	4619      	mov	r1, r3
 8002474:	4828      	ldr	r0, [pc, #160]	; (8002518 <MX_ADC1_Init+0x1a0>)
 8002476:	f001 fe59 	bl	800412c <HAL_ADC_ConfigChannel>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8002480:	f000 faea 	bl	8002a58 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8002484:	4b27      	ldr	r3, [pc, #156]	; (8002524 <MX_ADC1_Init+0x1ac>)
 8002486:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8002488:	2309      	movs	r3, #9
 800248a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800248c:	2300      	movs	r3, #0
 800248e:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8002490:	237f      	movs	r3, #127	; 0x7f
 8002492:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8002494:	2304      	movs	r3, #4
 8002496:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8002498:	2300      	movs	r3, #0
 800249a:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 3;
 800249c:	2303      	movs	r3, #3
 800249e:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80024a0:	2300      	movs	r3, #0
 80024a2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 80024a6:	2300      	movs	r3, #0
 80024a8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 80024ac:	2300      	movs	r3, #0
 80024ae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 80024b2:	2380      	movs	r3, #128	; 0x80
 80024b4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80024b6:	2380      	movs	r3, #128	; 0x80
 80024b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80024ba:	2300      	movs	r3, #0
 80024bc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80024c0:	463b      	mov	r3, r7
 80024c2:	4619      	mov	r1, r3
 80024c4:	4814      	ldr	r0, [pc, #80]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80024c6:	f002 fe1d 	bl	8005104 <HAL_ADCEx_InjectedConfigChannel>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 80024d0:	f000 fac2 	bl	8002a58 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 80024d4:	4b14      	ldr	r3, [pc, #80]	; (8002528 <MX_ADC1_Init+0x1b0>)
 80024d6:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80024d8:	f240 130f 	movw	r3, #271	; 0x10f
 80024dc:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80024de:	463b      	mov	r3, r7
 80024e0:	4619      	mov	r1, r3
 80024e2:	480d      	ldr	r0, [pc, #52]	; (8002518 <MX_ADC1_Init+0x1a0>)
 80024e4:	f002 fe0e 	bl	8005104 <HAL_ADCEx_InjectedConfigChannel>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 80024ee:	f000 fab3 	bl	8002a58 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 80024f2:	4b0e      	ldr	r3, [pc, #56]	; (800252c <MX_ADC1_Init+0x1b4>)
 80024f4:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 80024f6:	f240 2315 	movw	r3, #533	; 0x215
 80024fa:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80024fc:	463b      	mov	r3, r7
 80024fe:	4619      	mov	r1, r3
 8002500:	4805      	ldr	r0, [pc, #20]	; (8002518 <MX_ADC1_Init+0x1a0>)
 8002502:	f002 fdff 	bl	8005104 <HAL_ADCEx_InjectedConfigChannel>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <MX_ADC1_Init+0x198>
  {
    Error_Handler();
 800250c:	f000 faa4 	bl	8002a58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002510:	bf00      	nop
 8002512:	3768      	adds	r7, #104	; 0x68
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	20000164 	.word	0x20000164
 800251c:	08600004 	.word	0x08600004
 8002520:	32601000 	.word	0x32601000
 8002524:	04300002 	.word	0x04300002
 8002528:	1d500080 	.word	0x1d500080
 800252c:	19200040 	.word	0x19200040

08002530 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b08c      	sub	sp, #48	; 0x30
 8002534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002536:	463b      	mov	r3, r7
 8002538:	2230      	movs	r2, #48	; 0x30
 800253a:	2100      	movs	r1, #0
 800253c:	4618      	mov	r0, r3
 800253e:	f007 ffab 	bl	800a498 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8002542:	4b16      	ldr	r3, [pc, #88]	; (800259c <MX_DAC1_Init+0x6c>)
 8002544:	4a16      	ldr	r2, [pc, #88]	; (80025a0 <MX_DAC1_Init+0x70>)
 8002546:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002548:	4814      	ldr	r0, [pc, #80]	; (800259c <MX_DAC1_Init+0x6c>)
 800254a:	f003 fd1e 	bl	8005f8a <HAL_DAC_Init>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8002554:	f000 fa80 	bl	8002a58 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8002558:	2302      	movs	r3, #2
 800255a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800255c:	2300      	movs	r3, #0
 800255e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8002560:	2300      	movs	r3, #0
 8002562:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002564:	2300      	movs	r3, #0
 8002566:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 8002568:	2302      	movs	r3, #2
 800256a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800256c:	2300      	movs	r3, #0
 800256e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002570:	2300      	movs	r3, #0
 8002572:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8002574:	2301      	movs	r3, #1
 8002576:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002578:	2300      	movs	r3, #0
 800257a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800257c:	463b      	mov	r3, r7
 800257e:	2200      	movs	r2, #0
 8002580:	4619      	mov	r1, r3
 8002582:	4806      	ldr	r0, [pc, #24]	; (800259c <MX_DAC1_Init+0x6c>)
 8002584:	f003 fd9e 	bl	80060c4 <HAL_DAC_ConfigChannel>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800258e:	f000 fa63 	bl	8002a58 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002592:	bf00      	nop
 8002594:	3730      	adds	r7, #48	; 0x30
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20000230 	.word	0x20000230
 80025a0:	50000800 	.word	0x50000800

080025a4 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80025a8:	4b21      	ldr	r3, [pc, #132]	; (8002630 <MX_LPUART1_UART_Init+0x8c>)
 80025aa:	4a22      	ldr	r2, [pc, #136]	; (8002634 <MX_LPUART1_UART_Init+0x90>)
 80025ac:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80025ae:	4b20      	ldr	r3, [pc, #128]	; (8002630 <MX_LPUART1_UART_Init+0x8c>)
 80025b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025b4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025b6:	4b1e      	ldr	r3, [pc, #120]	; (8002630 <MX_LPUART1_UART_Init+0x8c>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80025bc:	4b1c      	ldr	r3, [pc, #112]	; (8002630 <MX_LPUART1_UART_Init+0x8c>)
 80025be:	2200      	movs	r2, #0
 80025c0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80025c2:	4b1b      	ldr	r3, [pc, #108]	; (8002630 <MX_LPUART1_UART_Init+0x8c>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80025c8:	4b19      	ldr	r3, [pc, #100]	; (8002630 <MX_LPUART1_UART_Init+0x8c>)
 80025ca:	220c      	movs	r2, #12
 80025cc:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ce:	4b18      	ldr	r3, [pc, #96]	; (8002630 <MX_LPUART1_UART_Init+0x8c>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025d4:	4b16      	ldr	r3, [pc, #88]	; (8002630 <MX_LPUART1_UART_Init+0x8c>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80025da:	4b15      	ldr	r3, [pc, #84]	; (8002630 <MX_LPUART1_UART_Init+0x8c>)
 80025dc:	2200      	movs	r2, #0
 80025de:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025e0:	4b13      	ldr	r3, [pc, #76]	; (8002630 <MX_LPUART1_UART_Init+0x8c>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80025e6:	4812      	ldr	r0, [pc, #72]	; (8002630 <MX_LPUART1_UART_Init+0x8c>)
 80025e8:	f007 f927 	bl	800983a <HAL_UART_Init>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80025f2:	f000 fa31 	bl	8002a58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025f6:	2100      	movs	r1, #0
 80025f8:	480d      	ldr	r0, [pc, #52]	; (8002630 <MX_LPUART1_UART_Init+0x8c>)
 80025fa:	f007 fe59 	bl	800a2b0 <HAL_UARTEx_SetTxFifoThreshold>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8002604:	f000 fa28 	bl	8002a58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002608:	2100      	movs	r1, #0
 800260a:	4809      	ldr	r0, [pc, #36]	; (8002630 <MX_LPUART1_UART_Init+0x8c>)
 800260c:	f007 fe8e 	bl	800a32c <HAL_UARTEx_SetRxFifoThreshold>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8002616:	f000 fa1f 	bl	8002a58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800261a:	4805      	ldr	r0, [pc, #20]	; (8002630 <MX_LPUART1_UART_Init+0x8c>)
 800261c:	f007 fe0f 	bl	800a23e <HAL_UARTEx_DisableFifoMode>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8002626:	f000 fa17 	bl	8002a58 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800262a:	bf00      	nop
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	200002a4 	.word	0x200002a4
 8002634:	40008000 	.word	0x40008000

08002638 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b098      	sub	sp, #96	; 0x60
 800263c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800263e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002642:	2200      	movs	r2, #0
 8002644:	601a      	str	r2, [r3, #0]
 8002646:	605a      	str	r2, [r3, #4]
 8002648:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800264a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800264e:	2200      	movs	r2, #0
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	605a      	str	r2, [r3, #4]
 8002654:	609a      	str	r2, [r3, #8]
 8002656:	60da      	str	r2, [r3, #12]
 8002658:	611a      	str	r2, [r3, #16]
 800265a:	615a      	str	r2, [r3, #20]
 800265c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800265e:	1d3b      	adds	r3, r7, #4
 8002660:	2234      	movs	r2, #52	; 0x34
 8002662:	2100      	movs	r1, #0
 8002664:	4618      	mov	r0, r3
 8002666:	f007 ff17 	bl	800a498 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800266a:	4b4e      	ldr	r3, [pc, #312]	; (80027a4 <MX_TIM1_Init+0x16c>)
 800266c:	4a4e      	ldr	r2, [pc, #312]	; (80027a8 <MX_TIM1_Init+0x170>)
 800266e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002670:	4b4c      	ldr	r3, [pc, #304]	; (80027a4 <MX_TIM1_Init+0x16c>)
 8002672:	2200      	movs	r2, #0
 8002674:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002676:	4b4b      	ldr	r3, [pc, #300]	; (80027a4 <MX_TIM1_Init+0x16c>)
 8002678:	2220      	movs	r2, #32
 800267a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 800267c:	4b49      	ldr	r3, [pc, #292]	; (80027a4 <MX_TIM1_Init+0x16c>)
 800267e:	f241 3287 	movw	r2, #4999	; 0x1387
 8002682:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002684:	4b47      	ldr	r3, [pc, #284]	; (80027a4 <MX_TIM1_Init+0x16c>)
 8002686:	2200      	movs	r2, #0
 8002688:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800268a:	4b46      	ldr	r3, [pc, #280]	; (80027a4 <MX_TIM1_Init+0x16c>)
 800268c:	2200      	movs	r2, #0
 800268e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002690:	4b44      	ldr	r3, [pc, #272]	; (80027a4 <MX_TIM1_Init+0x16c>)
 8002692:	2200      	movs	r2, #0
 8002694:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002696:	4843      	ldr	r0, [pc, #268]	; (80027a4 <MX_TIM1_Init+0x16c>)
 8002698:	f005 fc94 	bl	8007fc4 <HAL_TIM_PWM_Init>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80026a2:	f000 f9d9 	bl	8002a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80026a6:	2370      	movs	r3, #112	; 0x70
 80026a8:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80026aa:	2300      	movs	r3, #0
 80026ac:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026ae:	2300      	movs	r3, #0
 80026b0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80026b2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80026b6:	4619      	mov	r1, r3
 80026b8:	483a      	ldr	r0, [pc, #232]	; (80027a4 <MX_TIM1_Init+0x16c>)
 80026ba:	f006 ff51 	bl	8009560 <HAL_TIMEx_MasterConfigSynchronization>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80026c4:	f000 f9c8 	bl	8002a58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026c8:	2360      	movs	r3, #96	; 0x60
 80026ca:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80026cc:	2300      	movs	r3, #0
 80026ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026d0:	2300      	movs	r3, #0
 80026d2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80026d4:	2300      	movs	r3, #0
 80026d6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026d8:	2300      	movs	r3, #0
 80026da:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80026dc:	2300      	movs	r3, #0
 80026de:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80026e0:	2300      	movs	r3, #0
 80026e2:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026e4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80026e8:	2200      	movs	r2, #0
 80026ea:	4619      	mov	r1, r3
 80026ec:	482d      	ldr	r0, [pc, #180]	; (80027a4 <MX_TIM1_Init+0x16c>)
 80026ee:	f006 f817 	bl	8008720 <HAL_TIM_PWM_ConfigChannel>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d001      	beq.n	80026fc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80026f8:	f000 f9ae 	bl	8002a58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80026fc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002700:	2204      	movs	r2, #4
 8002702:	4619      	mov	r1, r3
 8002704:	4827      	ldr	r0, [pc, #156]	; (80027a4 <MX_TIM1_Init+0x16c>)
 8002706:	f006 f80b 	bl	8008720 <HAL_TIM_PWM_ConfigChannel>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8002710:	f000 f9a2 	bl	8002a58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002714:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002718:	2208      	movs	r2, #8
 800271a:	4619      	mov	r1, r3
 800271c:	4821      	ldr	r0, [pc, #132]	; (80027a4 <MX_TIM1_Init+0x16c>)
 800271e:	f005 ffff 	bl	8008720 <HAL_TIM_PWM_ConfigChannel>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d001      	beq.n	800272c <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8002728:	f000 f996 	bl	8002a58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800272c:	2370      	movs	r3, #112	; 0x70
 800272e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002730:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002734:	220c      	movs	r2, #12
 8002736:	4619      	mov	r1, r3
 8002738:	481a      	ldr	r0, [pc, #104]	; (80027a4 <MX_TIM1_Init+0x16c>)
 800273a:	f005 fff1 	bl	8008720 <HAL_TIM_PWM_ConfigChannel>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002744:	f000 f988 	bl	8002a58 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002748:	2300      	movs	r3, #0
 800274a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800274c:	2300      	movs	r3, #0
 800274e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002750:	2300      	movs	r3, #0
 8002752:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002754:	2300      	movs	r3, #0
 8002756:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002758:	2300      	movs	r3, #0
 800275a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800275c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002760:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002762:	2300      	movs	r3, #0
 8002764:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002766:	2300      	movs	r3, #0
 8002768:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800276a:	2300      	movs	r3, #0
 800276c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800276e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002772:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002774:	2300      	movs	r3, #0
 8002776:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002778:	2300      	movs	r3, #0
 800277a:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800277c:	2300      	movs	r3, #0
 800277e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002780:	1d3b      	adds	r3, r7, #4
 8002782:	4619      	mov	r1, r3
 8002784:	4807      	ldr	r0, [pc, #28]	; (80027a4 <MX_TIM1_Init+0x16c>)
 8002786:	f006 ff81 	bl	800968c <HAL_TIMEx_ConfigBreakDeadTime>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 8002790:	f000 f962 	bl	8002a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002794:	4803      	ldr	r0, [pc, #12]	; (80027a4 <MX_TIM1_Init+0x16c>)
 8002796:	f000 fbaf 	bl	8002ef8 <HAL_TIM_MspPostInit>

}
 800279a:	bf00      	nop
 800279c:	3760      	adds	r7, #96	; 0x60
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20000334 	.word	0x20000334
 80027a8:	40012c00 	.word	0x40012c00

080027ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b088      	sub	sp, #32
 80027b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027b2:	f107 0314 	add.w	r3, r7, #20
 80027b6:	2200      	movs	r2, #0
 80027b8:	601a      	str	r2, [r3, #0]
 80027ba:	605a      	str	r2, [r3, #4]
 80027bc:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80027be:	1d3b      	adds	r3, r7, #4
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	605a      	str	r2, [r3, #4]
 80027c6:	609a      	str	r2, [r3, #8]
 80027c8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027ca:	4b2c      	ldr	r3, [pc, #176]	; (800287c <MX_TIM2_Init+0xd0>)
 80027cc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80027d0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80027d2:	4b2a      	ldr	r3, [pc, #168]	; (800287c <MX_TIM2_Init+0xd0>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027d8:	4b28      	ldr	r3, [pc, #160]	; (800287c <MX_TIM2_Init+0xd0>)
 80027da:	2200      	movs	r2, #0
 80027dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 80027de:	4b27      	ldr	r3, [pc, #156]	; (800287c <MX_TIM2_Init+0xd0>)
 80027e0:	f04f 32ff 	mov.w	r2, #4294967295
 80027e4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027e6:	4b25      	ldr	r3, [pc, #148]	; (800287c <MX_TIM2_Init+0xd0>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027ec:	4b23      	ldr	r3, [pc, #140]	; (800287c <MX_TIM2_Init+0xd0>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80027f2:	4822      	ldr	r0, [pc, #136]	; (800287c <MX_TIM2_Init+0xd0>)
 80027f4:	f005 fd50 	bl	8008298 <HAL_TIM_IC_Init>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80027fe:	f000 f92b 	bl	8002a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002802:	2300      	movs	r3, #0
 8002804:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002806:	2300      	movs	r3, #0
 8002808:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800280a:	f107 0314 	add.w	r3, r7, #20
 800280e:	4619      	mov	r1, r3
 8002810:	481a      	ldr	r0, [pc, #104]	; (800287c <MX_TIM2_Init+0xd0>)
 8002812:	f006 fea5 	bl	8009560 <HAL_TIMEx_MasterConfigSynchronization>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 800281c:	f000 f91c 	bl	8002a58 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002820:	2300      	movs	r3, #0
 8002822:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002824:	2301      	movs	r3, #1
 8002826:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002828:	2300      	movs	r3, #0
 800282a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 1;
 800282c:	2301      	movs	r3, #1
 800282e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002830:	1d3b      	adds	r3, r7, #4
 8002832:	2200      	movs	r2, #0
 8002834:	4619      	mov	r1, r3
 8002836:	4811      	ldr	r0, [pc, #68]	; (800287c <MX_TIM2_Init+0xd0>)
 8002838:	f005 fed6 	bl	80085e8 <HAL_TIM_IC_ConfigChannel>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002842:	f000 f909 	bl	8002a58 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002846:	1d3b      	adds	r3, r7, #4
 8002848:	2204      	movs	r2, #4
 800284a:	4619      	mov	r1, r3
 800284c:	480b      	ldr	r0, [pc, #44]	; (800287c <MX_TIM2_Init+0xd0>)
 800284e:	f005 fecb 	bl	80085e8 <HAL_TIM_IC_ConfigChannel>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8002858:	f000 f8fe 	bl	8002a58 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800285c:	1d3b      	adds	r3, r7, #4
 800285e:	2208      	movs	r2, #8
 8002860:	4619      	mov	r1, r3
 8002862:	4806      	ldr	r0, [pc, #24]	; (800287c <MX_TIM2_Init+0xd0>)
 8002864:	f005 fec0 	bl	80085e8 <HAL_TIM_IC_ConfigChannel>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 800286e:	f000 f8f3 	bl	8002a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002872:	bf00      	nop
 8002874:	3720      	adds	r7, #32
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	20000380 	.word	0x20000380

08002880 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002886:	1d3b      	adds	r3, r7, #4
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	605a      	str	r2, [r3, #4]
 800288e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002890:	4b14      	ldr	r3, [pc, #80]	; (80028e4 <MX_TIM7_Init+0x64>)
 8002892:	4a15      	ldr	r2, [pc, #84]	; (80028e8 <MX_TIM7_Init+0x68>)
 8002894:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8002896:	4b13      	ldr	r3, [pc, #76]	; (80028e4 <MX_TIM7_Init+0x64>)
 8002898:	2200      	movs	r2, #0
 800289a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800289c:	4b11      	ldr	r3, [pc, #68]	; (80028e4 <MX_TIM7_Init+0x64>)
 800289e:	2200      	movs	r2, #0
 80028a0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 4999;
 80028a2:	4b10      	ldr	r3, [pc, #64]	; (80028e4 <MX_TIM7_Init+0x64>)
 80028a4:	f241 3287 	movw	r2, #4999	; 0x1387
 80028a8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028aa:	4b0e      	ldr	r3, [pc, #56]	; (80028e4 <MX_TIM7_Init+0x64>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80028b0:	480c      	ldr	r0, [pc, #48]	; (80028e4 <MX_TIM7_Init+0x64>)
 80028b2:	f005 fa47 	bl	8007d44 <HAL_TIM_Base_Init>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80028bc:	f000 f8cc 	bl	8002a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80028c0:	2320      	movs	r3, #32
 80028c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028c4:	2300      	movs	r3, #0
 80028c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80028c8:	1d3b      	adds	r3, r7, #4
 80028ca:	4619      	mov	r1, r3
 80028cc:	4805      	ldr	r0, [pc, #20]	; (80028e4 <MX_TIM7_Init+0x64>)
 80028ce:	f006 fe47 	bl	8009560 <HAL_TIMEx_MasterConfigSynchronization>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80028d8:	f000 f8be 	bl	8002a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80028dc:	bf00      	nop
 80028de:	3710      	adds	r7, #16
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	200003cc 	.word	0x200003cc
 80028e8:	40001400 	.word	0x40001400

080028ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80028f2:	4b16      	ldr	r3, [pc, #88]	; (800294c <MX_DMA_Init+0x60>)
 80028f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028f6:	4a15      	ldr	r2, [pc, #84]	; (800294c <MX_DMA_Init+0x60>)
 80028f8:	f043 0304 	orr.w	r3, r3, #4
 80028fc:	6493      	str	r3, [r2, #72]	; 0x48
 80028fe:	4b13      	ldr	r3, [pc, #76]	; (800294c <MX_DMA_Init+0x60>)
 8002900:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002902:	f003 0304 	and.w	r3, r3, #4
 8002906:	607b      	str	r3, [r7, #4]
 8002908:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800290a:	4b10      	ldr	r3, [pc, #64]	; (800294c <MX_DMA_Init+0x60>)
 800290c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800290e:	4a0f      	ldr	r2, [pc, #60]	; (800294c <MX_DMA_Init+0x60>)
 8002910:	f043 0301 	orr.w	r3, r3, #1
 8002914:	6493      	str	r3, [r2, #72]	; 0x48
 8002916:	4b0d      	ldr	r3, [pc, #52]	; (800294c <MX_DMA_Init+0x60>)
 8002918:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	603b      	str	r3, [r7, #0]
 8002920:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002922:	2200      	movs	r2, #0
 8002924:	2100      	movs	r1, #0
 8002926:	200b      	movs	r0, #11
 8002928:	f003 fafb 	bl	8005f22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800292c:	200b      	movs	r0, #11
 800292e:	f003 fb12 	bl	8005f56 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002932:	2200      	movs	r2, #0
 8002934:	2100      	movs	r1, #0
 8002936:	200c      	movs	r0, #12
 8002938:	f003 faf3 	bl	8005f22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800293c:	200c      	movs	r0, #12
 800293e:	f003 fb0a 	bl	8005f56 <HAL_NVIC_EnableIRQ>

}
 8002942:	bf00      	nop
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40021000 	.word	0x40021000

08002950 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b08a      	sub	sp, #40	; 0x28
 8002954:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002956:	f107 0314 	add.w	r3, r7, #20
 800295a:	2200      	movs	r2, #0
 800295c:	601a      	str	r2, [r3, #0]
 800295e:	605a      	str	r2, [r3, #4]
 8002960:	609a      	str	r2, [r3, #8]
 8002962:	60da      	str	r2, [r3, #12]
 8002964:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002966:	4b3a      	ldr	r3, [pc, #232]	; (8002a50 <MX_GPIO_Init+0x100>)
 8002968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800296a:	4a39      	ldr	r2, [pc, #228]	; (8002a50 <MX_GPIO_Init+0x100>)
 800296c:	f043 0304 	orr.w	r3, r3, #4
 8002970:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002972:	4b37      	ldr	r3, [pc, #220]	; (8002a50 <MX_GPIO_Init+0x100>)
 8002974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002976:	f003 0304 	and.w	r3, r3, #4
 800297a:	613b      	str	r3, [r7, #16]
 800297c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800297e:	4b34      	ldr	r3, [pc, #208]	; (8002a50 <MX_GPIO_Init+0x100>)
 8002980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002982:	4a33      	ldr	r2, [pc, #204]	; (8002a50 <MX_GPIO_Init+0x100>)
 8002984:	f043 0320 	orr.w	r3, r3, #32
 8002988:	64d3      	str	r3, [r2, #76]	; 0x4c
 800298a:	4b31      	ldr	r3, [pc, #196]	; (8002a50 <MX_GPIO_Init+0x100>)
 800298c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800298e:	f003 0320 	and.w	r3, r3, #32
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002996:	4b2e      	ldr	r3, [pc, #184]	; (8002a50 <MX_GPIO_Init+0x100>)
 8002998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800299a:	4a2d      	ldr	r2, [pc, #180]	; (8002a50 <MX_GPIO_Init+0x100>)
 800299c:	f043 0301 	orr.w	r3, r3, #1
 80029a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029a2:	4b2b      	ldr	r3, [pc, #172]	; (8002a50 <MX_GPIO_Init+0x100>)
 80029a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	60bb      	str	r3, [r7, #8]
 80029ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ae:	4b28      	ldr	r3, [pc, #160]	; (8002a50 <MX_GPIO_Init+0x100>)
 80029b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029b2:	4a27      	ldr	r2, [pc, #156]	; (8002a50 <MX_GPIO_Init+0x100>)
 80029b4:	f043 0302 	orr.w	r3, r3, #2
 80029b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029ba:	4b25      	ldr	r3, [pc, #148]	; (8002a50 <MX_GPIO_Init+0x100>)
 80029bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029be:	f003 0302 	and.w	r3, r3, #2
 80029c2:	607b      	str	r3, [r7, #4]
 80029c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80029c6:	2200      	movs	r2, #0
 80029c8:	2120      	movs	r1, #32
 80029ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029ce:	f004 f92d 	bl	8006c2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 80029d2:	2200      	movs	r2, #0
 80029d4:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80029d8:	481e      	ldr	r0, [pc, #120]	; (8002a54 <MX_GPIO_Init+0x104>)
 80029da:	f004 f927 	bl	8006c2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80029de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029e4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80029e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ea:	2300      	movs	r3, #0
 80029ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80029ee:	f107 0314 	add.w	r3, r7, #20
 80029f2:	4619      	mov	r1, r3
 80029f4:	4817      	ldr	r0, [pc, #92]	; (8002a54 <MX_GPIO_Init+0x104>)
 80029f6:	f003 ff7f 	bl	80068f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80029fa:	2320      	movs	r3, #32
 80029fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029fe:	2301      	movs	r3, #1
 8002a00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a02:	2300      	movs	r3, #0
 8002a04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a06:	2300      	movs	r3, #0
 8002a08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002a0a:	f107 0314 	add.w	r3, r7, #20
 8002a0e:	4619      	mov	r1, r3
 8002a10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a14:	f003 ff70 	bl	80068f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin;
 8002a18:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002a1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a22:	2300      	movs	r3, #0
 8002a24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a26:	2300      	movs	r3, #0
 8002a28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a2a:	f107 0314 	add.w	r3, r7, #20
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4808      	ldr	r0, [pc, #32]	; (8002a54 <MX_GPIO_Init+0x104>)
 8002a32:	f003 ff61 	bl	80068f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002a36:	2200      	movs	r2, #0
 8002a38:	2100      	movs	r1, #0
 8002a3a:	2028      	movs	r0, #40	; 0x28
 8002a3c:	f003 fa71 	bl	8005f22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002a40:	2028      	movs	r0, #40	; 0x28
 8002a42:	f003 fa88 	bl	8005f56 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002a46:	bf00      	nop
 8002a48:	3728      	adds	r7, #40	; 0x28
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	40021000 	.word	0x40021000
 8002a54:	48000800 	.word	0x48000800

08002a58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a5c:	b672      	cpsid	i
}
 8002a5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a60:	e7fe      	b.n	8002a60 <Error_Handler+0x8>
	...

08002a64 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a6a:	4b0f      	ldr	r3, [pc, #60]	; (8002aa8 <HAL_MspInit+0x44>)
 8002a6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a6e:	4a0e      	ldr	r2, [pc, #56]	; (8002aa8 <HAL_MspInit+0x44>)
 8002a70:	f043 0301 	orr.w	r3, r3, #1
 8002a74:	6613      	str	r3, [r2, #96]	; 0x60
 8002a76:	4b0c      	ldr	r3, [pc, #48]	; (8002aa8 <HAL_MspInit+0x44>)
 8002a78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	607b      	str	r3, [r7, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a82:	4b09      	ldr	r3, [pc, #36]	; (8002aa8 <HAL_MspInit+0x44>)
 8002a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a86:	4a08      	ldr	r2, [pc, #32]	; (8002aa8 <HAL_MspInit+0x44>)
 8002a88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a8c:	6593      	str	r3, [r2, #88]	; 0x58
 8002a8e:	4b06      	ldr	r3, [pc, #24]	; (8002aa8 <HAL_MspInit+0x44>)
 8002a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a96:	603b      	str	r3, [r7, #0]
 8002a98:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002a9a:	f004 f9c1 	bl	8006e20 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a9e:	bf00      	nop
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40021000 	.word	0x40021000

08002aac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b0a0      	sub	sp, #128	; 0x80
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002ab8:	2200      	movs	r2, #0
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	605a      	str	r2, [r3, #4]
 8002abe:	609a      	str	r2, [r3, #8]
 8002ac0:	60da      	str	r2, [r3, #12]
 8002ac2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ac4:	f107 0318 	add.w	r3, r7, #24
 8002ac8:	2254      	movs	r2, #84	; 0x54
 8002aca:	2100      	movs	r1, #0
 8002acc:	4618      	mov	r0, r3
 8002ace:	f007 fce3 	bl	800a498 <memset>
  if(hadc->Instance==ADC1)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ada:	f040 8098 	bne.w	8002c0e <HAL_ADC_MspInit+0x162>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002ade:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ae2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002ae4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002ae8:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002aea:	f107 0318 	add.w	r3, r7, #24
 8002aee:	4618      	mov	r0, r3
 8002af0:	f004 feda 	bl	80078a8 <HAL_RCCEx_PeriphCLKConfig>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8002afa:	f7ff ffad 	bl	8002a58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002afe:	4b46      	ldr	r3, [pc, #280]	; (8002c18 <HAL_ADC_MspInit+0x16c>)
 8002b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b02:	4a45      	ldr	r2, [pc, #276]	; (8002c18 <HAL_ADC_MspInit+0x16c>)
 8002b04:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002b08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b0a:	4b43      	ldr	r3, [pc, #268]	; (8002c18 <HAL_ADC_MspInit+0x16c>)
 8002b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b12:	617b      	str	r3, [r7, #20]
 8002b14:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b16:	4b40      	ldr	r3, [pc, #256]	; (8002c18 <HAL_ADC_MspInit+0x16c>)
 8002b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b1a:	4a3f      	ldr	r2, [pc, #252]	; (8002c18 <HAL_ADC_MspInit+0x16c>)
 8002b1c:	f043 0304 	orr.w	r3, r3, #4
 8002b20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b22:	4b3d      	ldr	r3, [pc, #244]	; (8002c18 <HAL_ADC_MspInit+0x16c>)
 8002b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b26:	f003 0304 	and.w	r3, r3, #4
 8002b2a:	613b      	str	r3, [r7, #16]
 8002b2c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b2e:	4b3a      	ldr	r3, [pc, #232]	; (8002c18 <HAL_ADC_MspInit+0x16c>)
 8002b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b32:	4a39      	ldr	r2, [pc, #228]	; (8002c18 <HAL_ADC_MspInit+0x16c>)
 8002b34:	f043 0301 	orr.w	r3, r3, #1
 8002b38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b3a:	4b37      	ldr	r3, [pc, #220]	; (8002c18 <HAL_ADC_MspInit+0x16c>)
 8002b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b3e:	f003 0301 	and.w	r3, r3, #1
 8002b42:	60fb      	str	r3, [r7, #12]
 8002b44:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b46:	4b34      	ldr	r3, [pc, #208]	; (8002c18 <HAL_ADC_MspInit+0x16c>)
 8002b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b4a:	4a33      	ldr	r2, [pc, #204]	; (8002c18 <HAL_ADC_MspInit+0x16c>)
 8002b4c:	f043 0302 	orr.w	r3, r3, #2
 8002b50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b52:	4b31      	ldr	r3, [pc, #196]	; (8002c18 <HAL_ADC_MspInit+0x16c>)
 8002b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	60bb      	str	r3, [r7, #8]
 8002b5c:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN8
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002b5e:	2307      	movs	r3, #7
 8002b60:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b62:	2303      	movs	r3, #3
 8002b64:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b66:	2300      	movs	r3, #0
 8002b68:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b6a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002b6e:	4619      	mov	r1, r3
 8002b70:	482a      	ldr	r0, [pc, #168]	; (8002c1c <HAL_ADC_MspInit+0x170>)
 8002b72:	f003 fec1 	bl	80068f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002b76:	2303      	movs	r3, #3
 8002b78:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b82:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002b86:	4619      	mov	r1, r3
 8002b88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b8c:	f003 feb4 	bl	80068f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002b90:	2302      	movs	r3, #2
 8002b92:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b94:	2303      	movs	r3, #3
 8002b96:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b9c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	481f      	ldr	r0, [pc, #124]	; (8002c20 <HAL_ADC_MspInit+0x174>)
 8002ba4:	f003 fea8 	bl	80068f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002ba8:	4b1e      	ldr	r3, [pc, #120]	; (8002c24 <HAL_ADC_MspInit+0x178>)
 8002baa:	4a1f      	ldr	r2, [pc, #124]	; (8002c28 <HAL_ADC_MspInit+0x17c>)
 8002bac:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002bae:	4b1d      	ldr	r3, [pc, #116]	; (8002c24 <HAL_ADC_MspInit+0x178>)
 8002bb0:	2205      	movs	r2, #5
 8002bb2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bb4:	4b1b      	ldr	r3, [pc, #108]	; (8002c24 <HAL_ADC_MspInit+0x178>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bba:	4b1a      	ldr	r3, [pc, #104]	; (8002c24 <HAL_ADC_MspInit+0x178>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002bc0:	4b18      	ldr	r3, [pc, #96]	; (8002c24 <HAL_ADC_MspInit+0x178>)
 8002bc2:	2280      	movs	r2, #128	; 0x80
 8002bc4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002bc6:	4b17      	ldr	r3, [pc, #92]	; (8002c24 <HAL_ADC_MspInit+0x178>)
 8002bc8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bcc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002bce:	4b15      	ldr	r3, [pc, #84]	; (8002c24 <HAL_ADC_MspInit+0x178>)
 8002bd0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bd4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002bd6:	4b13      	ldr	r3, [pc, #76]	; (8002c24 <HAL_ADC_MspInit+0x178>)
 8002bd8:	2220      	movs	r2, #32
 8002bda:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002bdc:	4b11      	ldr	r3, [pc, #68]	; (8002c24 <HAL_ADC_MspInit+0x178>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002be2:	4810      	ldr	r0, [pc, #64]	; (8002c24 <HAL_ADC_MspInit+0x178>)
 8002be4:	f003 fc16 	bl	8006414 <HAL_DMA_Init>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <HAL_ADC_MspInit+0x146>
    {
      Error_Handler();
 8002bee:	f7ff ff33 	bl	8002a58 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a0b      	ldr	r2, [pc, #44]	; (8002c24 <HAL_ADC_MspInit+0x178>)
 8002bf6:	655a      	str	r2, [r3, #84]	; 0x54
 8002bf8:	4a0a      	ldr	r2, [pc, #40]	; (8002c24 <HAL_ADC_MspInit+0x178>)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002bfe:	2200      	movs	r2, #0
 8002c00:	2100      	movs	r1, #0
 8002c02:	2012      	movs	r0, #18
 8002c04:	f003 f98d 	bl	8005f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002c08:	2012      	movs	r0, #18
 8002c0a:	f003 f9a4 	bl	8005f56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002c0e:	bf00      	nop
 8002c10:	3780      	adds	r7, #128	; 0x80
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	48000800 	.word	0x48000800
 8002c20:	48000400 	.word	0x48000400
 8002c24:	200001d0 	.word	0x200001d0
 8002c28:	40020008 	.word	0x40020008

08002c2c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b08a      	sub	sp, #40	; 0x28
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c34:	f107 0314 	add.w	r3, r7, #20
 8002c38:	2200      	movs	r2, #0
 8002c3a:	601a      	str	r2, [r3, #0]
 8002c3c:	605a      	str	r2, [r3, #4]
 8002c3e:	609a      	str	r2, [r3, #8]
 8002c40:	60da      	str	r2, [r3, #12]
 8002c42:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a2b      	ldr	r2, [pc, #172]	; (8002cf8 <HAL_DAC_MspInit+0xcc>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d14f      	bne.n	8002cee <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002c4e:	4b2b      	ldr	r3, [pc, #172]	; (8002cfc <HAL_DAC_MspInit+0xd0>)
 8002c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c52:	4a2a      	ldr	r2, [pc, #168]	; (8002cfc <HAL_DAC_MspInit+0xd0>)
 8002c54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c5a:	4b28      	ldr	r3, [pc, #160]	; (8002cfc <HAL_DAC_MspInit+0xd0>)
 8002c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c62:	613b      	str	r3, [r7, #16]
 8002c64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c66:	4b25      	ldr	r3, [pc, #148]	; (8002cfc <HAL_DAC_MspInit+0xd0>)
 8002c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c6a:	4a24      	ldr	r2, [pc, #144]	; (8002cfc <HAL_DAC_MspInit+0xd0>)
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c72:	4b22      	ldr	r3, [pc, #136]	; (8002cfc <HAL_DAC_MspInit+0xd0>)
 8002c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002c7e:	2310      	movs	r3, #16
 8002c80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c82:	2303      	movs	r3, #3
 8002c84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c86:	2300      	movs	r3, #0
 8002c88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c8a:	f107 0314 	add.w	r3, r7, #20
 8002c8e:	4619      	mov	r1, r3
 8002c90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c94:	f003 fe30 	bl	80068f8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8002c98:	4b19      	ldr	r3, [pc, #100]	; (8002d00 <HAL_DAC_MspInit+0xd4>)
 8002c9a:	4a1a      	ldr	r2, [pc, #104]	; (8002d04 <HAL_DAC_MspInit+0xd8>)
 8002c9c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8002c9e:	4b18      	ldr	r3, [pc, #96]	; (8002d00 <HAL_DAC_MspInit+0xd4>)
 8002ca0:	2206      	movs	r2, #6
 8002ca2:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ca4:	4b16      	ldr	r3, [pc, #88]	; (8002d00 <HAL_DAC_MspInit+0xd4>)
 8002ca6:	2210      	movs	r2, #16
 8002ca8:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002caa:	4b15      	ldr	r3, [pc, #84]	; (8002d00 <HAL_DAC_MspInit+0xd4>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002cb0:	4b13      	ldr	r3, [pc, #76]	; (8002d00 <HAL_DAC_MspInit+0xd4>)
 8002cb2:	2280      	movs	r2, #128	; 0x80
 8002cb4:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002cb6:	4b12      	ldr	r3, [pc, #72]	; (8002d00 <HAL_DAC_MspInit+0xd4>)
 8002cb8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002cbc:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002cbe:	4b10      	ldr	r3, [pc, #64]	; (8002d00 <HAL_DAC_MspInit+0xd4>)
 8002cc0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cc4:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002cc6:	4b0e      	ldr	r3, [pc, #56]	; (8002d00 <HAL_DAC_MspInit+0xd4>)
 8002cc8:	2220      	movs	r2, #32
 8002cca:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002ccc:	4b0c      	ldr	r3, [pc, #48]	; (8002d00 <HAL_DAC_MspInit+0xd4>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002cd2:	480b      	ldr	r0, [pc, #44]	; (8002d00 <HAL_DAC_MspInit+0xd4>)
 8002cd4:	f003 fb9e 	bl	8006414 <HAL_DMA_Init>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8002cde:	f7ff febb 	bl	8002a58 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a06      	ldr	r2, [pc, #24]	; (8002d00 <HAL_DAC_MspInit+0xd4>)
 8002ce6:	609a      	str	r2, [r3, #8]
 8002ce8:	4a05      	ldr	r2, [pc, #20]	; (8002d00 <HAL_DAC_MspInit+0xd4>)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002cee:	bf00      	nop
 8002cf0:	3728      	adds	r7, #40	; 0x28
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	50000800 	.word	0x50000800
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	20000244 	.word	0x20000244
 8002d04:	4002001c 	.word	0x4002001c

08002d08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b09e      	sub	sp, #120	; 0x78
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d10:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002d14:	2200      	movs	r2, #0
 8002d16:	601a      	str	r2, [r3, #0]
 8002d18:	605a      	str	r2, [r3, #4]
 8002d1a:	609a      	str	r2, [r3, #8]
 8002d1c:	60da      	str	r2, [r3, #12]
 8002d1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d20:	f107 0310 	add.w	r3, r7, #16
 8002d24:	2254      	movs	r2, #84	; 0x54
 8002d26:	2100      	movs	r1, #0
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f007 fbb5 	bl	800a498 <memset>
  if(huart->Instance==LPUART1)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a1f      	ldr	r2, [pc, #124]	; (8002db0 <HAL_UART_MspInit+0xa8>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d136      	bne.n	8002da6 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002d38:	2320      	movs	r3, #32
 8002d3a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d40:	f107 0310 	add.w	r3, r7, #16
 8002d44:	4618      	mov	r0, r3
 8002d46:	f004 fdaf 	bl	80078a8 <HAL_RCCEx_PeriphCLKConfig>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d001      	beq.n	8002d54 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002d50:	f7ff fe82 	bl	8002a58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002d54:	4b17      	ldr	r3, [pc, #92]	; (8002db4 <HAL_UART_MspInit+0xac>)
 8002d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d58:	4a16      	ldr	r2, [pc, #88]	; (8002db4 <HAL_UART_MspInit+0xac>)
 8002d5a:	f043 0301 	orr.w	r3, r3, #1
 8002d5e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002d60:	4b14      	ldr	r3, [pc, #80]	; (8002db4 <HAL_UART_MspInit+0xac>)
 8002d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d64:	f003 0301 	and.w	r3, r3, #1
 8002d68:	60fb      	str	r3, [r7, #12]
 8002d6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d6c:	4b11      	ldr	r3, [pc, #68]	; (8002db4 <HAL_UART_MspInit+0xac>)
 8002d6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d70:	4a10      	ldr	r2, [pc, #64]	; (8002db4 <HAL_UART_MspInit+0xac>)
 8002d72:	f043 0301 	orr.w	r3, r3, #1
 8002d76:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d78:	4b0e      	ldr	r3, [pc, #56]	; (8002db4 <HAL_UART_MspInit+0xac>)
 8002d7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	60bb      	str	r3, [r7, #8]
 8002d82:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8002d84:	230c      	movs	r3, #12
 8002d86:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d88:	2302      	movs	r3, #2
 8002d8a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d90:	2300      	movs	r3, #0
 8002d92:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002d94:	230c      	movs	r3, #12
 8002d96:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d98:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002da2:	f003 fda9 	bl	80068f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8002da6:	bf00      	nop
 8002da8:	3778      	adds	r7, #120	; 0x78
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	40008000 	.word	0x40008000
 8002db4:	40021000 	.word	0x40021000

08002db8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a0a      	ldr	r2, [pc, #40]	; (8002df0 <HAL_TIM_PWM_MspInit+0x38>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d10b      	bne.n	8002de2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002dca:	4b0a      	ldr	r3, [pc, #40]	; (8002df4 <HAL_TIM_PWM_MspInit+0x3c>)
 8002dcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dce:	4a09      	ldr	r2, [pc, #36]	; (8002df4 <HAL_TIM_PWM_MspInit+0x3c>)
 8002dd0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002dd4:	6613      	str	r3, [r2, #96]	; 0x60
 8002dd6:	4b07      	ldr	r3, [pc, #28]	; (8002df4 <HAL_TIM_PWM_MspInit+0x3c>)
 8002dd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dde:	60fb      	str	r3, [r7, #12]
 8002de0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002de2:	bf00      	nop
 8002de4:	3714      	adds	r7, #20
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	40012c00 	.word	0x40012c00
 8002df4:	40021000 	.word	0x40021000

08002df8 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b08a      	sub	sp, #40	; 0x28
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e00:	f107 0314 	add.w	r3, r7, #20
 8002e04:	2200      	movs	r2, #0
 8002e06:	601a      	str	r2, [r3, #0]
 8002e08:	605a      	str	r2, [r3, #4]
 8002e0a:	609a      	str	r2, [r3, #8]
 8002e0c:	60da      	str	r2, [r3, #12]
 8002e0e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e18:	d146      	bne.n	8002ea8 <HAL_TIM_IC_MspInit+0xb0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e1a:	4b25      	ldr	r3, [pc, #148]	; (8002eb0 <HAL_TIM_IC_MspInit+0xb8>)
 8002e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e1e:	4a24      	ldr	r2, [pc, #144]	; (8002eb0 <HAL_TIM_IC_MspInit+0xb8>)
 8002e20:	f043 0301 	orr.w	r3, r3, #1
 8002e24:	6593      	str	r3, [r2, #88]	; 0x58
 8002e26:	4b22      	ldr	r3, [pc, #136]	; (8002eb0 <HAL_TIM_IC_MspInit+0xb8>)
 8002e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	613b      	str	r3, [r7, #16]
 8002e30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e32:	4b1f      	ldr	r3, [pc, #124]	; (8002eb0 <HAL_TIM_IC_MspInit+0xb8>)
 8002e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e36:	4a1e      	ldr	r2, [pc, #120]	; (8002eb0 <HAL_TIM_IC_MspInit+0xb8>)
 8002e38:	f043 0302 	orr.w	r3, r3, #2
 8002e3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e3e:	4b1c      	ldr	r3, [pc, #112]	; (8002eb0 <HAL_TIM_IC_MspInit+0xb8>)
 8002e40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	60fb      	str	r3, [r7, #12]
 8002e48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e4a:	4b19      	ldr	r3, [pc, #100]	; (8002eb0 <HAL_TIM_IC_MspInit+0xb8>)
 8002e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e4e:	4a18      	ldr	r2, [pc, #96]	; (8002eb0 <HAL_TIM_IC_MspInit+0xb8>)
 8002e50:	f043 0301 	orr.w	r3, r3, #1
 8002e54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e56:	4b16      	ldr	r3, [pc, #88]	; (8002eb0 <HAL_TIM_IC_MspInit+0xb8>)
 8002e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	60bb      	str	r3, [r7, #8]
 8002e60:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = H3_Pin|H2_Pin;
 8002e62:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8002e66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e68:	2302      	movs	r3, #2
 8002e6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e70:	2300      	movs	r3, #0
 8002e72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002e74:	2301      	movs	r3, #1
 8002e76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e78:	f107 0314 	add.w	r3, r7, #20
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	480d      	ldr	r0, [pc, #52]	; (8002eb4 <HAL_TIM_IC_MspInit+0xbc>)
 8002e80:	f003 fd3a 	bl	80068f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = H1_Pin;
 8002e84:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e92:	2300      	movs	r3, #0
 8002e94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002e96:	2301      	movs	r3, #1
 8002e98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(H1_GPIO_Port, &GPIO_InitStruct);
 8002e9a:	f107 0314 	add.w	r3, r7, #20
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ea4:	f003 fd28 	bl	80068f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002ea8:	bf00      	nop
 8002eaa:	3728      	adds	r7, #40	; 0x28
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	40021000 	.word	0x40021000
 8002eb4:	48000400 	.word	0x48000400

08002eb8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a0a      	ldr	r2, [pc, #40]	; (8002ef0 <HAL_TIM_Base_MspInit+0x38>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d10b      	bne.n	8002ee2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002eca:	4b0a      	ldr	r3, [pc, #40]	; (8002ef4 <HAL_TIM_Base_MspInit+0x3c>)
 8002ecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ece:	4a09      	ldr	r2, [pc, #36]	; (8002ef4 <HAL_TIM_Base_MspInit+0x3c>)
 8002ed0:	f043 0320 	orr.w	r3, r3, #32
 8002ed4:	6593      	str	r3, [r2, #88]	; 0x58
 8002ed6:	4b07      	ldr	r3, [pc, #28]	; (8002ef4 <HAL_TIM_Base_MspInit+0x3c>)
 8002ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eda:	f003 0320 	and.w	r3, r3, #32
 8002ede:	60fb      	str	r3, [r7, #12]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002ee2:	bf00      	nop
 8002ee4:	3714      	adds	r7, #20
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	40001400 	.word	0x40001400
 8002ef4:	40021000 	.word	0x40021000

08002ef8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b08a      	sub	sp, #40	; 0x28
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f00:	f107 0314 	add.w	r3, r7, #20
 8002f04:	2200      	movs	r2, #0
 8002f06:	601a      	str	r2, [r3, #0]
 8002f08:	605a      	str	r2, [r3, #4]
 8002f0a:	609a      	str	r2, [r3, #8]
 8002f0c:	60da      	str	r2, [r3, #12]
 8002f0e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a20      	ldr	r2, [pc, #128]	; (8002f98 <HAL_TIM_MspPostInit+0xa0>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d139      	bne.n	8002f8e <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f1a:	4b20      	ldr	r3, [pc, #128]	; (8002f9c <HAL_TIM_MspPostInit+0xa4>)
 8002f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f1e:	4a1f      	ldr	r2, [pc, #124]	; (8002f9c <HAL_TIM_MspPostInit+0xa4>)
 8002f20:	f043 0304 	orr.w	r3, r3, #4
 8002f24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f26:	4b1d      	ldr	r3, [pc, #116]	; (8002f9c <HAL_TIM_MspPostInit+0xa4>)
 8002f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f2a:	f003 0304 	and.w	r3, r3, #4
 8002f2e:	613b      	str	r3, [r7, #16]
 8002f30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f32:	4b1a      	ldr	r3, [pc, #104]	; (8002f9c <HAL_TIM_MspPostInit+0xa4>)
 8002f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f36:	4a19      	ldr	r2, [pc, #100]	; (8002f9c <HAL_TIM_MspPostInit+0xa4>)
 8002f38:	f043 0301 	orr.w	r3, r3, #1
 8002f3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f3e:	4b17      	ldr	r3, [pc, #92]	; (8002f9c <HAL_TIM_MspPostInit+0xa4>)
 8002f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	60fb      	str	r3, [r7, #12]
 8002f48:	68fb      	ldr	r3, [r7, #12]
    PC3     ------> TIM1_CH4
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002f4a:	2308      	movs	r3, #8
 8002f4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f4e:	2302      	movs	r3, #2
 8002f50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f52:	2300      	movs	r3, #0
 8002f54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f56:	2300      	movs	r3, #0
 8002f58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f5e:	f107 0314 	add.w	r3, r7, #20
 8002f62:	4619      	mov	r1, r3
 8002f64:	480e      	ldr	r0, [pc, #56]	; (8002fa0 <HAL_TIM_MspPostInit+0xa8>)
 8002f66:	f003 fcc7 	bl	80068f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002f6a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002f6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f70:	2302      	movs	r3, #2
 8002f72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f74:	2300      	movs	r3, #0
 8002f76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002f7c:	2306      	movs	r3, #6
 8002f7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f80:	f107 0314 	add.w	r3, r7, #20
 8002f84:	4619      	mov	r1, r3
 8002f86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f8a:	f003 fcb5 	bl	80068f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002f8e:	bf00      	nop
 8002f90:	3728      	adds	r7, #40	; 0x28
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	40012c00 	.word	0x40012c00
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	48000800 	.word	0x48000800

08002fa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002fa8:	e7fe      	b.n	8002fa8 <NMI_Handler+0x4>

08002faa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002faa:	b480      	push	{r7}
 8002fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fae:	e7fe      	b.n	8002fae <HardFault_Handler+0x4>

08002fb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fb4:	e7fe      	b.n	8002fb4 <MemManage_Handler+0x4>

08002fb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fba:	e7fe      	b.n	8002fba <BusFault_Handler+0x4>

08002fbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fc0:	e7fe      	b.n	8002fc0 <UsageFault_Handler+0x4>

08002fc2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fc6:	bf00      	nop
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fd4:	bf00      	nop
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr

08002fde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fe2:	bf00      	nop
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ff0:	f000 f8fa 	bl	80031e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ff4:	bf00      	nop
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002ffc:	4802      	ldr	r0, [pc, #8]	; (8003008 <DMA1_Channel1_IRQHandler+0x10>)
 8002ffe:	f003 fb2c 	bl	800665a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003002:	bf00      	nop
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	200001d0 	.word	0x200001d0

0800300c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003010:	4802      	ldr	r0, [pc, #8]	; (800301c <DMA1_Channel2_IRQHandler+0x10>)
 8003012:	f003 fb22 	bl	800665a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003016:	bf00      	nop
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	20000244 	.word	0x20000244

08003020 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
	int8_t rotDir;
	float ErectFreqRef = 100.0f;
 8003026:	4b1c      	ldr	r3, [pc, #112]	; (8003098 <ADC1_2_IRQHandler+0x78>)
 8003028:	60fb      	str	r3, [r7, #12]
	float Idq_ref[2];
	uint8_t leadAngleModeFlg;
	uint8_t flgFB;
  int8_t outputMode[3];
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800302a:	481c      	ldr	r0, [pc, #112]	; (800309c <ADC1_2_IRQHandler+0x7c>)
 800302c:	f000 fdf6 	bl	8003c1c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8003030:	2120      	movs	r1, #32
 8003032:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003036:	f003 fe11 	bl	8006c5c <HAL_GPIO_TogglePin>

	//read IO signals
	gButton1 = readButton1();
 800303a:	f7fe f869 	bl	8001110 <readButton1>
 800303e:	4603      	mov	r3, r0
 8003040:	461a      	mov	r2, r3
 8003042:	4b17      	ldr	r3, [pc, #92]	; (80030a0 <ADC1_2_IRQHandler+0x80>)
 8003044:	701a      	strb	r2, [r3, #0]
	gVolume = readVolume();
 8003046:	f7fe f8cb 	bl	80011e0 <readVolume>
 800304a:	eef0 7a40 	vmov.f32	s15, s0
 800304e:	4b15      	ldr	r3, [pc, #84]	; (80030a4 <ADC1_2_IRQHandler+0x84>)
 8003050:	edc3 7a00 	vstr	s15, [r3]
	readCurrent(gIuvw_AD, gIuvw);
 8003054:	4914      	ldr	r1, [pc, #80]	; (80030a8 <ADC1_2_IRQHandler+0x88>)
 8003056:	4815      	ldr	r0, [pc, #84]	; (80030ac <ADC1_2_IRQHandler+0x8c>)
 8003058:	f7fe f8ee 	bl	8001238 <readCurrent>
	gVdc = 12.0f;//readVdc();
 800305c:	4b14      	ldr	r3, [pc, #80]	; (80030b0 <ADC1_2_IRQHandler+0x90>)
 800305e:	4a15      	ldr	r2, [pc, #84]	; (80030b4 <ADC1_2_IRQHandler+0x94>)
 8003060:	601a      	str	r2, [r3, #0]
	gTwoDivVdc = gfDivideAvoidZero(2.0f, gVdc, 1.0f);
 8003062:	4b13      	ldr	r3, [pc, #76]	; (80030b0 <ADC1_2_IRQHandler+0x90>)
 8003064:	edd3 7a00 	vldr	s15, [r3]
 8003068:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 800306c:	eef0 0a67 	vmov.f32	s1, s15
 8003070:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8003074:	f7fd fdb7 	bl	8000be6 <gfDivideAvoidZero>
 8003078:	eef0 7a40 	vmov.f32	s15, s0
 800307c:	4b0e      	ldr	r3, [pc, #56]	; (80030b8 <ADC1_2_IRQHandler+0x98>)
 800307e:	edc3 7a00 	vstr	s15, [r3]

	// Sequence Control
	Sequence();
 8003082:	f7fd feb3 	bl	8000dec <Sequence>

	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8003086:	2120      	movs	r1, #32
 8003088:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800308c:	f003 fde6 	bl	8006c5c <HAL_GPIO_TogglePin>

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003090:	bf00      	nop
 8003092:	3710      	adds	r7, #16
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	42c80000 	.word	0x42c80000
 800309c:	20000164 	.word	0x20000164
 80030a0:	20000093 	.word	0x20000093
 80030a4:	200000b0 	.word	0x200000b0
 80030a8:	200000b4 	.word	0x200000b4
 80030ac:	200000c0 	.word	0x200000c0
 80030b0:	200000a8 	.word	0x200000a8
 80030b4:	41400000 	.word	0x41400000
 80030b8:	200000ac 	.word	0x200000ac

080030bc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80030c0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80030c4:	f003 fde4 	bl	8006c90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80030c8:	bf00      	nop
 80030ca:	bd80      	pop	{r7, pc}

080030cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80030d0:	4b06      	ldr	r3, [pc, #24]	; (80030ec <SystemInit+0x20>)
 80030d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030d6:	4a05      	ldr	r2, [pc, #20]	; (80030ec <SystemInit+0x20>)
 80030d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80030dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030e0:	bf00      	nop
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	e000ed00 	.word	0xe000ed00

080030f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80030f0:	480d      	ldr	r0, [pc, #52]	; (8003128 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80030f2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80030f4:	480d      	ldr	r0, [pc, #52]	; (800312c <LoopForever+0x6>)
  ldr r1, =_edata
 80030f6:	490e      	ldr	r1, [pc, #56]	; (8003130 <LoopForever+0xa>)
  ldr r2, =_sidata
 80030f8:	4a0e      	ldr	r2, [pc, #56]	; (8003134 <LoopForever+0xe>)
  movs r3, #0
 80030fa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80030fc:	e002      	b.n	8003104 <LoopCopyDataInit>

080030fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003100:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003102:	3304      	adds	r3, #4

08003104 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003104:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003106:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003108:	d3f9      	bcc.n	80030fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800310a:	4a0b      	ldr	r2, [pc, #44]	; (8003138 <LoopForever+0x12>)
  ldr r4, =_ebss
 800310c:	4c0b      	ldr	r4, [pc, #44]	; (800313c <LoopForever+0x16>)
  movs r3, #0
 800310e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003110:	e001      	b.n	8003116 <LoopFillZerobss>

08003112 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003112:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003114:	3204      	adds	r2, #4

08003116 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003116:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003118:	d3fb      	bcc.n	8003112 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800311a:	f7ff ffd7 	bl	80030cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800311e:	f007 f997 	bl	800a450 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003122:	f7ff f851 	bl	80021c8 <main>

08003126 <LoopForever>:

LoopForever:
    b LoopForever
 8003126:	e7fe      	b.n	8003126 <LoopForever>
  ldr   r0, =_estack
 8003128:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800312c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003130:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8003134:	0800b8d4 	.word	0x0800b8d4
  ldr r2, =_sbss
 8003138:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800313c:	2000041c 	.word	0x2000041c

08003140 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003140:	e7fe      	b.n	8003140 <ADC3_IRQHandler>

08003142 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003142:	b580      	push	{r7, lr}
 8003144:	b082      	sub	sp, #8
 8003146:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003148:	2300      	movs	r3, #0
 800314a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800314c:	2003      	movs	r0, #3
 800314e:	f002 fedd 	bl	8005f0c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003152:	2000      	movs	r0, #0
 8003154:	f000 f80e 	bl	8003174 <HAL_InitTick>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d002      	beq.n	8003164 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	71fb      	strb	r3, [r7, #7]
 8003162:	e001      	b.n	8003168 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003164:	f7ff fc7e 	bl	8002a64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003168:	79fb      	ldrb	r3, [r7, #7]

}
 800316a:	4618      	mov	r0, r3
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
	...

08003174 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800317c:	2300      	movs	r3, #0
 800317e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003180:	4b16      	ldr	r3, [pc, #88]	; (80031dc <HAL_InitTick+0x68>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d022      	beq.n	80031ce <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003188:	4b15      	ldr	r3, [pc, #84]	; (80031e0 <HAL_InitTick+0x6c>)
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	4b13      	ldr	r3, [pc, #76]	; (80031dc <HAL_InitTick+0x68>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003194:	fbb1 f3f3 	udiv	r3, r1, r3
 8003198:	fbb2 f3f3 	udiv	r3, r2, r3
 800319c:	4618      	mov	r0, r3
 800319e:	f002 fee8 	bl	8005f72 <HAL_SYSTICK_Config>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d10f      	bne.n	80031c8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b0f      	cmp	r3, #15
 80031ac:	d809      	bhi.n	80031c2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031ae:	2200      	movs	r2, #0
 80031b0:	6879      	ldr	r1, [r7, #4]
 80031b2:	f04f 30ff 	mov.w	r0, #4294967295
 80031b6:	f002 feb4 	bl	8005f22 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80031ba:	4a0a      	ldr	r2, [pc, #40]	; (80031e4 <HAL_InitTick+0x70>)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6013      	str	r3, [r2, #0]
 80031c0:	e007      	b.n	80031d2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	73fb      	strb	r3, [r7, #15]
 80031c6:	e004      	b.n	80031d2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	73fb      	strb	r3, [r7, #15]
 80031cc:	e001      	b.n	80031d2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80031d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3710      	adds	r7, #16
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	20000008 	.word	0x20000008
 80031e0:	20000000 	.word	0x20000000
 80031e4:	20000004 	.word	0x20000004

080031e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031ec:	4b05      	ldr	r3, [pc, #20]	; (8003204 <HAL_IncTick+0x1c>)
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	4b05      	ldr	r3, [pc, #20]	; (8003208 <HAL_IncTick+0x20>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4413      	add	r3, r2
 80031f6:	4a03      	ldr	r2, [pc, #12]	; (8003204 <HAL_IncTick+0x1c>)
 80031f8:	6013      	str	r3, [r2, #0]
}
 80031fa:	bf00      	nop
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr
 8003204:	20000418 	.word	0x20000418
 8003208:	20000008 	.word	0x20000008

0800320c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
  return uwTick;
 8003210:	4b03      	ldr	r3, [pc, #12]	; (8003220 <HAL_GetTick+0x14>)
 8003212:	681b      	ldr	r3, [r3, #0]
}
 8003214:	4618      	mov	r0, r3
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	20000418 	.word	0x20000418

08003224 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800322c:	f7ff ffee 	bl	800320c <HAL_GetTick>
 8003230:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800323c:	d004      	beq.n	8003248 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800323e:	4b09      	ldr	r3, [pc, #36]	; (8003264 <HAL_Delay+0x40>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68fa      	ldr	r2, [r7, #12]
 8003244:	4413      	add	r3, r2
 8003246:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003248:	bf00      	nop
 800324a:	f7ff ffdf 	bl	800320c <HAL_GetTick>
 800324e:	4602      	mov	r2, r0
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	68fa      	ldr	r2, [r7, #12]
 8003256:	429a      	cmp	r2, r3
 8003258:	d8f7      	bhi.n	800324a <HAL_Delay+0x26>
  {
  }
}
 800325a:	bf00      	nop
 800325c:	bf00      	nop
 800325e:	3710      	adds	r7, #16
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	20000008 	.word	0x20000008

08003268 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	431a      	orrs	r2, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	609a      	str	r2, [r3, #8]
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr

0800328e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800328e:	b480      	push	{r7}
 8003290:	b083      	sub	sp, #12
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
 8003296:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	431a      	orrs	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	609a      	str	r2, [r3, #8]
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b087      	sub	sp, #28
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
 80032dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	3360      	adds	r3, #96	; 0x60
 80032e2:	461a      	mov	r2, r3
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	4413      	add	r3, r2
 80032ea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	4b08      	ldr	r3, [pc, #32]	; (8003314 <LL_ADC_SetOffset+0x44>)
 80032f2:	4013      	ands	r3, r2
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80032fa:	683a      	ldr	r2, [r7, #0]
 80032fc:	430a      	orrs	r2, r1
 80032fe:	4313      	orrs	r3, r2
 8003300:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003308:	bf00      	nop
 800330a:	371c      	adds	r7, #28
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr
 8003314:	03fff000 	.word	0x03fff000

08003318 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003318:	b480      	push	{r7}
 800331a:	b085      	sub	sp, #20
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	3360      	adds	r3, #96	; 0x60
 8003326:	461a      	mov	r2, r3
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4413      	add	r3, r2
 800332e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003338:	4618      	mov	r0, r3
 800333a:	3714      	adds	r7, #20
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003344:	b480      	push	{r7}
 8003346:	b087      	sub	sp, #28
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	3360      	adds	r3, #96	; 0x60
 8003354:	461a      	mov	r2, r3
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	4413      	add	r3, r2
 800335c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	431a      	orrs	r2, r3
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800336e:	bf00      	nop
 8003370:	371c      	adds	r7, #28
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr

0800337a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800337a:	b480      	push	{r7}
 800337c:	b087      	sub	sp, #28
 800337e:	af00      	add	r7, sp, #0
 8003380:	60f8      	str	r0, [r7, #12]
 8003382:	60b9      	str	r1, [r7, #8]
 8003384:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	3360      	adds	r3, #96	; 0x60
 800338a:	461a      	mov	r2, r3
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	4413      	add	r3, r2
 8003392:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	431a      	orrs	r2, r3
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80033a4:	bf00      	nop
 80033a6:	371c      	adds	r7, #28
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b087      	sub	sp, #28
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	3360      	adds	r3, #96	; 0x60
 80033c0:	461a      	mov	r2, r3
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	4413      	add	r3, r2
 80033c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	431a      	orrs	r2, r3
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80033da:	bf00      	nop
 80033dc:	371c      	adds	r7, #28
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr

080033e6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80033e6:	b480      	push	{r7}
 80033e8:	b083      	sub	sp, #12
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
 80033ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	695b      	ldr	r3, [r3, #20]
 80033f4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	431a      	orrs	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	615a      	str	r2, [r3, #20]
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800341c:	2b00      	cmp	r3, #0
 800341e:	d101      	bne.n	8003424 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003420:	2301      	movs	r3, #1
 8003422:	e000      	b.n	8003426 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	370c      	adds	r7, #12
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr

08003432 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003432:	b480      	push	{r7}
 8003434:	b087      	sub	sp, #28
 8003436:	af00      	add	r7, sp, #0
 8003438:	60f8      	str	r0, [r7, #12]
 800343a:	60b9      	str	r1, [r7, #8]
 800343c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	3330      	adds	r3, #48	; 0x30
 8003442:	461a      	mov	r2, r3
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	0a1b      	lsrs	r3, r3, #8
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	f003 030c 	and.w	r3, r3, #12
 800344e:	4413      	add	r3, r2
 8003450:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	f003 031f 	and.w	r3, r3, #31
 800345c:	211f      	movs	r1, #31
 800345e:	fa01 f303 	lsl.w	r3, r1, r3
 8003462:	43db      	mvns	r3, r3
 8003464:	401a      	ands	r2, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	0e9b      	lsrs	r3, r3, #26
 800346a:	f003 011f 	and.w	r1, r3, #31
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	f003 031f 	and.w	r3, r3, #31
 8003474:	fa01 f303 	lsl.w	r3, r1, r3
 8003478:	431a      	orrs	r2, r3
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800347e:	bf00      	nop
 8003480:	371c      	adds	r7, #28
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr

0800348a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800348a:	b480      	push	{r7}
 800348c:	b083      	sub	sp, #12
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003496:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800349e:	2301      	movs	r3, #1
 80034a0:	e000      	b.n	80034a4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b087      	sub	sp, #28
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	3314      	adds	r3, #20
 80034c0:	461a      	mov	r2, r3
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	0e5b      	lsrs	r3, r3, #25
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	f003 0304 	and.w	r3, r3, #4
 80034cc:	4413      	add	r3, r2
 80034ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	0d1b      	lsrs	r3, r3, #20
 80034d8:	f003 031f 	and.w	r3, r3, #31
 80034dc:	2107      	movs	r1, #7
 80034de:	fa01 f303 	lsl.w	r3, r1, r3
 80034e2:	43db      	mvns	r3, r3
 80034e4:	401a      	ands	r2, r3
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	0d1b      	lsrs	r3, r3, #20
 80034ea:	f003 031f 	and.w	r3, r3, #31
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	fa01 f303 	lsl.w	r3, r1, r3
 80034f4:	431a      	orrs	r2, r3
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80034fa:	bf00      	nop
 80034fc:	371c      	adds	r7, #28
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
	...

08003508 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003508:	b480      	push	{r7}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a0f      	ldr	r2, [pc, #60]	; (8003554 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d10a      	bne.n	8003532 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003528:	431a      	orrs	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8003530:	e00a      	b.n	8003548 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800353e:	43db      	mvns	r3, r3
 8003540:	401a      	ands	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003548:	bf00      	nop
 800354a:	3714      	adds	r7, #20
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	407f0000 	.word	0x407f0000

08003558 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	f003 031f 	and.w	r3, r3, #31
}
 8003568:	4618      	mov	r0, r3
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003584:	4618      	mov	r0, r3
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80035a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	6093      	str	r3, [r2, #8]
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80035c8:	d101      	bne.n	80035ce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80035ca:	2301      	movs	r3, #1
 80035cc:	e000      	b.n	80035d0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80035ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80035f0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003614:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003618:	d101      	bne.n	800361e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800361a:	2301      	movs	r3, #1
 800361c:	e000      	b.n	8003620 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800361e:	2300      	movs	r3, #0
}
 8003620:	4618      	mov	r0, r3
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800363c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003640:	f043 0201 	orr.w	r2, r3, #1
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003648:	bf00      	nop
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f003 0301 	and.w	r3, r3, #1
 8003664:	2b01      	cmp	r3, #1
 8003666:	d101      	bne.n	800366c <LL_ADC_IsEnabled+0x18>
 8003668:	2301      	movs	r3, #1
 800366a:	e000      	b.n	800366e <LL_ADC_IsEnabled+0x1a>
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	370c      	adds	r7, #12
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr

0800367a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800367a:	b480      	push	{r7}
 800367c:	b083      	sub	sp, #12
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800368a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800368e:	f043 0204 	orr.w	r2, r3, #4
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003696:	bf00      	nop
 8003698:	370c      	adds	r7, #12
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr

080036a2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80036a2:	b480      	push	{r7}
 80036a4:	b083      	sub	sp, #12
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f003 0304 	and.w	r3, r3, #4
 80036b2:	2b04      	cmp	r3, #4
 80036b4:	d101      	bne.n	80036ba <LL_ADC_REG_IsConversionOngoing+0x18>
 80036b6:	2301      	movs	r3, #1
 80036b8:	e000      	b.n	80036bc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80036ba:	2300      	movs	r3, #0
}
 80036bc:	4618      	mov	r0, r3
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr

080036c8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f003 0308 	and.w	r3, r3, #8
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d101      	bne.n	80036e0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80036dc:	2301      	movs	r3, #1
 80036de:	e000      	b.n	80036e2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr
	...

080036f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80036f0:	b590      	push	{r4, r7, lr}
 80036f2:	b089      	sub	sp, #36	; 0x24
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036f8:	2300      	movs	r3, #0
 80036fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80036fc:	2300      	movs	r3, #0
 80036fe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e1af      	b.n	8003a6a <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003714:	2b00      	cmp	r3, #0
 8003716:	d109      	bne.n	800372c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f7ff f9c7 	bl	8002aac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4618      	mov	r0, r3
 8003732:	f7ff ff3f 	bl	80035b4 <LL_ADC_IsDeepPowerDownEnabled>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d004      	beq.n	8003746 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4618      	mov	r0, r3
 8003742:	f7ff ff25 	bl	8003590 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4618      	mov	r0, r3
 800374c:	f7ff ff5a 	bl	8003604 <LL_ADC_IsInternalRegulatorEnabled>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d115      	bne.n	8003782 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4618      	mov	r0, r3
 800375c:	f7ff ff3e 	bl	80035dc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003760:	4b9f      	ldr	r3, [pc, #636]	; (80039e0 <HAL_ADC_Init+0x2f0>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	099b      	lsrs	r3, r3, #6
 8003766:	4a9f      	ldr	r2, [pc, #636]	; (80039e4 <HAL_ADC_Init+0x2f4>)
 8003768:	fba2 2303 	umull	r2, r3, r2, r3
 800376c:	099b      	lsrs	r3, r3, #6
 800376e:	3301      	adds	r3, #1
 8003770:	005b      	lsls	r3, r3, #1
 8003772:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003774:	e002      	b.n	800377c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	3b01      	subs	r3, #1
 800377a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d1f9      	bne.n	8003776 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff ff3c 	bl	8003604 <LL_ADC_IsInternalRegulatorEnabled>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d10d      	bne.n	80037ae <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003796:	f043 0210 	orr.w	r2, r3, #16
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037a2:	f043 0201 	orr.w	r2, r3, #1
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7ff ff75 	bl	80036a2 <LL_ADC_REG_IsConversionOngoing>
 80037b8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037be:	f003 0310 	and.w	r3, r3, #16
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	f040 8148 	bne.w	8003a58 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	f040 8144 	bne.w	8003a58 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80037d8:	f043 0202 	orr.w	r2, r3, #2
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4618      	mov	r0, r3
 80037e6:	f7ff ff35 	bl	8003654 <LL_ADC_IsEnabled>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d141      	bne.n	8003874 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037f8:	d004      	beq.n	8003804 <HAL_ADC_Init+0x114>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a7a      	ldr	r2, [pc, #488]	; (80039e8 <HAL_ADC_Init+0x2f8>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d10f      	bne.n	8003824 <HAL_ADC_Init+0x134>
 8003804:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003808:	f7ff ff24 	bl	8003654 <LL_ADC_IsEnabled>
 800380c:	4604      	mov	r4, r0
 800380e:	4876      	ldr	r0, [pc, #472]	; (80039e8 <HAL_ADC_Init+0x2f8>)
 8003810:	f7ff ff20 	bl	8003654 <LL_ADC_IsEnabled>
 8003814:	4603      	mov	r3, r0
 8003816:	4323      	orrs	r3, r4
 8003818:	2b00      	cmp	r3, #0
 800381a:	bf0c      	ite	eq
 800381c:	2301      	moveq	r3, #1
 800381e:	2300      	movne	r3, #0
 8003820:	b2db      	uxtb	r3, r3
 8003822:	e012      	b.n	800384a <HAL_ADC_Init+0x15a>
 8003824:	4871      	ldr	r0, [pc, #452]	; (80039ec <HAL_ADC_Init+0x2fc>)
 8003826:	f7ff ff15 	bl	8003654 <LL_ADC_IsEnabled>
 800382a:	4604      	mov	r4, r0
 800382c:	4870      	ldr	r0, [pc, #448]	; (80039f0 <HAL_ADC_Init+0x300>)
 800382e:	f7ff ff11 	bl	8003654 <LL_ADC_IsEnabled>
 8003832:	4603      	mov	r3, r0
 8003834:	431c      	orrs	r4, r3
 8003836:	486f      	ldr	r0, [pc, #444]	; (80039f4 <HAL_ADC_Init+0x304>)
 8003838:	f7ff ff0c 	bl	8003654 <LL_ADC_IsEnabled>
 800383c:	4603      	mov	r3, r0
 800383e:	4323      	orrs	r3, r4
 8003840:	2b00      	cmp	r3, #0
 8003842:	bf0c      	ite	eq
 8003844:	2301      	moveq	r3, #1
 8003846:	2300      	movne	r3, #0
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b00      	cmp	r3, #0
 800384c:	d012      	beq.n	8003874 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003856:	d004      	beq.n	8003862 <HAL_ADC_Init+0x172>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a62      	ldr	r2, [pc, #392]	; (80039e8 <HAL_ADC_Init+0x2f8>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d101      	bne.n	8003866 <HAL_ADC_Init+0x176>
 8003862:	4a65      	ldr	r2, [pc, #404]	; (80039f8 <HAL_ADC_Init+0x308>)
 8003864:	e000      	b.n	8003868 <HAL_ADC_Init+0x178>
 8003866:	4a65      	ldr	r2, [pc, #404]	; (80039fc <HAL_ADC_Init+0x30c>)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	4619      	mov	r1, r3
 800386e:	4610      	mov	r0, r2
 8003870:	f7ff fcfa 	bl	8003268 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	7f5b      	ldrb	r3, [r3, #29]
 8003878:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800387e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003884:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800388a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003892:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003894:	4313      	orrs	r3, r2
 8003896:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d106      	bne.n	80038b0 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a6:	3b01      	subs	r3, #1
 80038a8:	045b      	lsls	r3, r3, #17
 80038aa:	69ba      	ldr	r2, [r7, #24]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d009      	beq.n	80038cc <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038bc:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68da      	ldr	r2, [r3, #12]
 80038d2:	4b4b      	ldr	r3, [pc, #300]	; (8003a00 <HAL_ADC_Init+0x310>)
 80038d4:	4013      	ands	r3, r2
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	6812      	ldr	r2, [r2, #0]
 80038da:	69b9      	ldr	r1, [r7, #24]
 80038dc:	430b      	orrs	r3, r1
 80038de:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	430a      	orrs	r2, r1
 80038f4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7ff fed1 	bl	80036a2 <LL_ADC_REG_IsConversionOngoing>
 8003900:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4618      	mov	r0, r3
 8003908:	f7ff fede 	bl	80036c8 <LL_ADC_INJ_IsConversionOngoing>
 800390c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d17f      	bne.n	8003a14 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d17c      	bne.n	8003a14 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800391e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003926:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003928:	4313      	orrs	r3, r2
 800392a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003936:	f023 0302 	bic.w	r3, r3, #2
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	6812      	ldr	r2, [r2, #0]
 800393e:	69b9      	ldr	r1, [r7, #24]
 8003940:	430b      	orrs	r3, r1
 8003942:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d017      	beq.n	800397c <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	691a      	ldr	r2, [r3, #16]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800395a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003964:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003968:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	6911      	ldr	r1, [r2, #16]
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	6812      	ldr	r2, [r2, #0]
 8003974:	430b      	orrs	r3, r1
 8003976:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800397a:	e013      	b.n	80039a4 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800398a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	6812      	ldr	r2, [r2, #0]
 8003998:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800399c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80039a0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d12a      	bne.n	8003a04 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	691b      	ldr	r3, [r3, #16]
 80039b4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80039b8:	f023 0304 	bic.w	r3, r3, #4
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80039c4:	4311      	orrs	r1, r2
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80039ca:	4311      	orrs	r1, r2
 80039cc:	687a      	ldr	r2, [r7, #4]
 80039ce:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80039d0:	430a      	orrs	r2, r1
 80039d2:	431a      	orrs	r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f042 0201 	orr.w	r2, r2, #1
 80039dc:	611a      	str	r2, [r3, #16]
 80039de:	e019      	b.n	8003a14 <HAL_ADC_Init+0x324>
 80039e0:	20000000 	.word	0x20000000
 80039e4:	053e2d63 	.word	0x053e2d63
 80039e8:	50000100 	.word	0x50000100
 80039ec:	50000400 	.word	0x50000400
 80039f0:	50000500 	.word	0x50000500
 80039f4:	50000600 	.word	0x50000600
 80039f8:	50000300 	.word	0x50000300
 80039fc:	50000700 	.word	0x50000700
 8003a00:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	691a      	ldr	r2, [r3, #16]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f022 0201 	bic.w	r2, r2, #1
 8003a12:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	695b      	ldr	r3, [r3, #20]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d10c      	bne.n	8003a36 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a22:	f023 010f 	bic.w	r1, r3, #15
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a1b      	ldr	r3, [r3, #32]
 8003a2a:	1e5a      	subs	r2, r3, #1
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	631a      	str	r2, [r3, #48]	; 0x30
 8003a34:	e007      	b.n	8003a46 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f022 020f 	bic.w	r2, r2, #15
 8003a44:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4a:	f023 0303 	bic.w	r3, r3, #3
 8003a4e:	f043 0201 	orr.w	r2, r3, #1
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	65da      	str	r2, [r3, #92]	; 0x5c
 8003a56:	e007      	b.n	8003a68 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a5c:	f043 0210 	orr.w	r2, r3, #16
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a68:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3724      	adds	r7, #36	; 0x24
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd90      	pop	{r4, r7, pc}
 8003a72:	bf00      	nop

08003a74 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b086      	sub	sp, #24
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a88:	d004      	beq.n	8003a94 <HAL_ADC_Start_DMA+0x20>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a5a      	ldr	r2, [pc, #360]	; (8003bf8 <HAL_ADC_Start_DMA+0x184>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d101      	bne.n	8003a98 <HAL_ADC_Start_DMA+0x24>
 8003a94:	4b59      	ldr	r3, [pc, #356]	; (8003bfc <HAL_ADC_Start_DMA+0x188>)
 8003a96:	e000      	b.n	8003a9a <HAL_ADC_Start_DMA+0x26>
 8003a98:	4b59      	ldr	r3, [pc, #356]	; (8003c00 <HAL_ADC_Start_DMA+0x18c>)
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7ff fd5c 	bl	8003558 <LL_ADC_GetMultimode>
 8003aa0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f7ff fdfb 	bl	80036a2 <LL_ADC_REG_IsConversionOngoing>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	f040 809b 	bne.w	8003bea <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d101      	bne.n	8003ac2 <HAL_ADC_Start_DMA+0x4e>
 8003abe:	2302      	movs	r3, #2
 8003ac0:	e096      	b.n	8003bf0 <HAL_ADC_Start_DMA+0x17c>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a4d      	ldr	r2, [pc, #308]	; (8003c04 <HAL_ADC_Start_DMA+0x190>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d008      	beq.n	8003ae6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d005      	beq.n	8003ae6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	2b05      	cmp	r3, #5
 8003ade:	d002      	beq.n	8003ae6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	2b09      	cmp	r3, #9
 8003ae4:	d17a      	bne.n	8003bdc <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f000 ff60 	bl	80049ac <ADC_Enable>
 8003aec:	4603      	mov	r3, r0
 8003aee:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003af0:	7dfb      	ldrb	r3, [r7, #23]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d16d      	bne.n	8003bd2 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003afa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003afe:	f023 0301 	bic.w	r3, r3, #1
 8003b02:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a3a      	ldr	r2, [pc, #232]	; (8003bf8 <HAL_ADC_Start_DMA+0x184>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d009      	beq.n	8003b28 <HAL_ADC_Start_DMA+0xb4>
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a3b      	ldr	r2, [pc, #236]	; (8003c08 <HAL_ADC_Start_DMA+0x194>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d002      	beq.n	8003b24 <HAL_ADC_Start_DMA+0xb0>
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	e003      	b.n	8003b2c <HAL_ADC_Start_DMA+0xb8>
 8003b24:	4b39      	ldr	r3, [pc, #228]	; (8003c0c <HAL_ADC_Start_DMA+0x198>)
 8003b26:	e001      	b.n	8003b2c <HAL_ADC_Start_DMA+0xb8>
 8003b28:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003b2c:	68fa      	ldr	r2, [r7, #12]
 8003b2e:	6812      	ldr	r2, [r2, #0]
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d002      	beq.n	8003b3a <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d105      	bne.n	8003b46 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b3e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d006      	beq.n	8003b60 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b56:	f023 0206 	bic.w	r2, r3, #6
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	661a      	str	r2, [r3, #96]	; 0x60
 8003b5e:	e002      	b.n	8003b66 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b6a:	4a29      	ldr	r2, [pc, #164]	; (8003c10 <HAL_ADC_Start_DMA+0x19c>)
 8003b6c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b72:	4a28      	ldr	r2, [pc, #160]	; (8003c14 <HAL_ADC_Start_DMA+0x1a0>)
 8003b74:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b7a:	4a27      	ldr	r2, [pc, #156]	; (8003c18 <HAL_ADC_Start_DMA+0x1a4>)
 8003b7c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	221c      	movs	r2, #28
 8003b84:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	685a      	ldr	r2, [r3, #4]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f042 0210 	orr.w	r2, r2, #16
 8003b9c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	68da      	ldr	r2, [r3, #12]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f042 0201 	orr.w	r2, r2, #1
 8003bac:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	3340      	adds	r3, #64	; 0x40
 8003bb8:	4619      	mov	r1, r3
 8003bba:	68ba      	ldr	r2, [r7, #8]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f002 fcd1 	bl	8006564 <HAL_DMA_Start_IT>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7ff fd55 	bl	800367a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003bd0:	e00d      	b.n	8003bee <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8003bda:	e008      	b.n	8003bee <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003be8:	e001      	b.n	8003bee <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003bea:	2302      	movs	r3, #2
 8003bec:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003bee:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3718      	adds	r7, #24
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	50000100 	.word	0x50000100
 8003bfc:	50000300 	.word	0x50000300
 8003c00:	50000700 	.word	0x50000700
 8003c04:	50000600 	.word	0x50000600
 8003c08:	50000500 	.word	0x50000500
 8003c0c:	50000400 	.word	0x50000400
 8003c10:	08004a71 	.word	0x08004a71
 8003c14:	08004b49 	.word	0x08004b49
 8003c18:	08004b65 	.word	0x08004b65

08003c1c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b08a      	sub	sp, #40	; 0x28
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003c24:	2300      	movs	r3, #0
 8003c26:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c40:	d004      	beq.n	8003c4c <HAL_ADC_IRQHandler+0x30>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a8e      	ldr	r2, [pc, #568]	; (8003e80 <HAL_ADC_IRQHandler+0x264>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d101      	bne.n	8003c50 <HAL_ADC_IRQHandler+0x34>
 8003c4c:	4b8d      	ldr	r3, [pc, #564]	; (8003e84 <HAL_ADC_IRQHandler+0x268>)
 8003c4e:	e000      	b.n	8003c52 <HAL_ADC_IRQHandler+0x36>
 8003c50:	4b8d      	ldr	r3, [pc, #564]	; (8003e88 <HAL_ADC_IRQHandler+0x26c>)
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7ff fc80 	bl	8003558 <LL_ADC_GetMultimode>
 8003c58:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	f003 0302 	and.w	r3, r3, #2
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d017      	beq.n	8003c94 <HAL_ADC_IRQHandler+0x78>
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	f003 0302 	and.w	r3, r3, #2
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d012      	beq.n	8003c94 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c72:	f003 0310 	and.w	r3, r3, #16
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d105      	bne.n	8003c86 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c7e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f001 fa32 	bl	80050f0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2202      	movs	r2, #2
 8003c92:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	f003 0304 	and.w	r3, r3, #4
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d004      	beq.n	8003ca8 <HAL_ADC_IRQHandler+0x8c>
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	f003 0304 	and.w	r3, r3, #4
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d10b      	bne.n	8003cc0 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	f000 8094 	beq.w	8003ddc <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	f003 0308 	and.w	r3, r3, #8
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 808e 	beq.w	8003ddc <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc4:	f003 0310 	and.w	r3, r3, #16
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d105      	bne.n	8003cd8 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cd0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7ff fb95 	bl	800340c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d072      	beq.n	8003dce <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a64      	ldr	r2, [pc, #400]	; (8003e80 <HAL_ADC_IRQHandler+0x264>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d009      	beq.n	8003d06 <HAL_ADC_IRQHandler+0xea>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a65      	ldr	r2, [pc, #404]	; (8003e8c <HAL_ADC_IRQHandler+0x270>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d002      	beq.n	8003d02 <HAL_ADC_IRQHandler+0xe6>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	e003      	b.n	8003d0a <HAL_ADC_IRQHandler+0xee>
 8003d02:	4b63      	ldr	r3, [pc, #396]	; (8003e90 <HAL_ADC_IRQHandler+0x274>)
 8003d04:	e001      	b.n	8003d0a <HAL_ADC_IRQHandler+0xee>
 8003d06:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	6812      	ldr	r2, [r2, #0]
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d008      	beq.n	8003d24 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d005      	beq.n	8003d24 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	2b05      	cmp	r3, #5
 8003d1c:	d002      	beq.n	8003d24 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	2b09      	cmp	r3, #9
 8003d22:	d104      	bne.n	8003d2e <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	623b      	str	r3, [r7, #32]
 8003d2c:	e014      	b.n	8003d58 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a53      	ldr	r2, [pc, #332]	; (8003e80 <HAL_ADC_IRQHandler+0x264>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d009      	beq.n	8003d4c <HAL_ADC_IRQHandler+0x130>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a53      	ldr	r2, [pc, #332]	; (8003e8c <HAL_ADC_IRQHandler+0x270>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d002      	beq.n	8003d48 <HAL_ADC_IRQHandler+0x12c>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	e003      	b.n	8003d50 <HAL_ADC_IRQHandler+0x134>
 8003d48:	4b51      	ldr	r3, [pc, #324]	; (8003e90 <HAL_ADC_IRQHandler+0x274>)
 8003d4a:	e001      	b.n	8003d50 <HAL_ADC_IRQHandler+0x134>
 8003d4c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003d50:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003d58:	6a3b      	ldr	r3, [r7, #32]
 8003d5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d135      	bne.n	8003dce <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0308 	and.w	r3, r3, #8
 8003d6c:	2b08      	cmp	r3, #8
 8003d6e:	d12e      	bne.n	8003dce <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7ff fc94 	bl	80036a2 <LL_ADC_REG_IsConversionOngoing>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d11a      	bne.n	8003db6 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	685a      	ldr	r2, [r3, #4]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f022 020c 	bic.w	r2, r2, #12
 8003d8e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d94:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003da0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d112      	bne.n	8003dce <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dac:	f043 0201 	orr.w	r2, r3, #1
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	65da      	str	r2, [r3, #92]	; 0x5c
 8003db4:	e00b      	b.n	8003dce <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dba:	f043 0210 	orr.w	r2, r3, #16
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dc6:	f043 0201 	orr.w	r2, r3, #1
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 f984 	bl	80040dc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	220c      	movs	r2, #12
 8003dda:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	f003 0320 	and.w	r3, r3, #32
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d004      	beq.n	8003df0 <HAL_ADC_IRQHandler+0x1d4>
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	f003 0320 	and.w	r3, r3, #32
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d10b      	bne.n	8003e08 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f000 80b3 	beq.w	8003f62 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	f000 80ad 	beq.w	8003f62 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e0c:	f003 0310 	and.w	r3, r3, #16
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d105      	bne.n	8003e20 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e18:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7ff fb30 	bl	800348a <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003e2a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7ff faeb 	bl	800340c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e36:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a10      	ldr	r2, [pc, #64]	; (8003e80 <HAL_ADC_IRQHandler+0x264>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d009      	beq.n	8003e56 <HAL_ADC_IRQHandler+0x23a>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a11      	ldr	r2, [pc, #68]	; (8003e8c <HAL_ADC_IRQHandler+0x270>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d002      	beq.n	8003e52 <HAL_ADC_IRQHandler+0x236>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	e003      	b.n	8003e5a <HAL_ADC_IRQHandler+0x23e>
 8003e52:	4b0f      	ldr	r3, [pc, #60]	; (8003e90 <HAL_ADC_IRQHandler+0x274>)
 8003e54:	e001      	b.n	8003e5a <HAL_ADC_IRQHandler+0x23e>
 8003e56:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	6812      	ldr	r2, [r2, #0]
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d008      	beq.n	8003e74 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d005      	beq.n	8003e74 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	2b06      	cmp	r3, #6
 8003e6c:	d002      	beq.n	8003e74 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	2b07      	cmp	r3, #7
 8003e72:	d10f      	bne.n	8003e94 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	623b      	str	r3, [r7, #32]
 8003e7c:	e01f      	b.n	8003ebe <HAL_ADC_IRQHandler+0x2a2>
 8003e7e:	bf00      	nop
 8003e80:	50000100 	.word	0x50000100
 8003e84:	50000300 	.word	0x50000300
 8003e88:	50000700 	.word	0x50000700
 8003e8c:	50000500 	.word	0x50000500
 8003e90:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a8b      	ldr	r2, [pc, #556]	; (80040c8 <HAL_ADC_IRQHandler+0x4ac>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d009      	beq.n	8003eb2 <HAL_ADC_IRQHandler+0x296>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a8a      	ldr	r2, [pc, #552]	; (80040cc <HAL_ADC_IRQHandler+0x4b0>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d002      	beq.n	8003eae <HAL_ADC_IRQHandler+0x292>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	e003      	b.n	8003eb6 <HAL_ADC_IRQHandler+0x29a>
 8003eae:	4b88      	ldr	r3, [pc, #544]	; (80040d0 <HAL_ADC_IRQHandler+0x4b4>)
 8003eb0:	e001      	b.n	8003eb6 <HAL_ADC_IRQHandler+0x29a>
 8003eb2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003eb6:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d047      	beq.n	8003f54 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003ec4:	6a3b      	ldr	r3, [r7, #32]
 8003ec6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d007      	beq.n	8003ede <HAL_ADC_IRQHandler+0x2c2>
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d03f      	beq.n	8003f54 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003ed4:	6a3b      	ldr	r3, [r7, #32]
 8003ed6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d13a      	bne.n	8003f54 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ee8:	2b40      	cmp	r3, #64	; 0x40
 8003eea:	d133      	bne.n	8003f54 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d12e      	bne.n	8003f54 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7ff fbe4 	bl	80036c8 <LL_ADC_INJ_IsConversionOngoing>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d11a      	bne.n	8003f3c <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003f14:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f1a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d112      	bne.n	8003f54 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f32:	f043 0201 	orr.w	r2, r3, #1
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f3a:	e00b      	b.n	8003f54 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f40:	f043 0210 	orr.w	r2, r3, #16
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f4c:	f043 0201 	orr.w	r2, r3, #1
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f001 f8a3 	bl	80050a0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2260      	movs	r2, #96	; 0x60
 8003f60:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d011      	beq.n	8003f90 <HAL_ADC_IRQHandler+0x374>
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00c      	beq.n	8003f90 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f7a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f000 f8be 	bl	8004104 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2280      	movs	r2, #128	; 0x80
 8003f8e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d012      	beq.n	8003fc0 <HAL_ADC_IRQHandler+0x3a4>
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d00d      	beq.n	8003fc0 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f001 f889 	bl	80050c8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003fbe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d012      	beq.n	8003ff0 <HAL_ADC_IRQHandler+0x3d4>
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00d      	beq.n	8003ff0 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f001 f87b 	bl	80050dc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fee:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	f003 0310 	and.w	r3, r3, #16
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d043      	beq.n	8004082 <HAL_ADC_IRQHandler+0x466>
 8003ffa:	69bb      	ldr	r3, [r7, #24]
 8003ffc:	f003 0310 	and.w	r3, r3, #16
 8004000:	2b00      	cmp	r3, #0
 8004002:	d03e      	beq.n	8004082 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004008:	2b00      	cmp	r3, #0
 800400a:	d102      	bne.n	8004012 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 800400c:	2301      	movs	r3, #1
 800400e:	627b      	str	r3, [r7, #36]	; 0x24
 8004010:	e021      	b.n	8004056 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d015      	beq.n	8004044 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004020:	d004      	beq.n	800402c <HAL_ADC_IRQHandler+0x410>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a28      	ldr	r2, [pc, #160]	; (80040c8 <HAL_ADC_IRQHandler+0x4ac>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d101      	bne.n	8004030 <HAL_ADC_IRQHandler+0x414>
 800402c:	4b29      	ldr	r3, [pc, #164]	; (80040d4 <HAL_ADC_IRQHandler+0x4b8>)
 800402e:	e000      	b.n	8004032 <HAL_ADC_IRQHandler+0x416>
 8004030:	4b29      	ldr	r3, [pc, #164]	; (80040d8 <HAL_ADC_IRQHandler+0x4bc>)
 8004032:	4618      	mov	r0, r3
 8004034:	f7ff fa9e 	bl	8003574 <LL_ADC_GetMultiDMATransfer>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00b      	beq.n	8004056 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800403e:	2301      	movs	r3, #1
 8004040:	627b      	str	r3, [r7, #36]	; 0x24
 8004042:	e008      	b.n	8004056 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	f003 0301 	and.w	r3, r3, #1
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8004052:	2301      	movs	r3, #1
 8004054:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004058:	2b01      	cmp	r3, #1
 800405a:	d10e      	bne.n	800407a <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004060:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800406c:	f043 0202 	orr.w	r2, r3, #2
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f000 f84f 	bl	8004118 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2210      	movs	r2, #16
 8004080:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004088:	2b00      	cmp	r3, #0
 800408a:	d018      	beq.n	80040be <HAL_ADC_IRQHandler+0x4a2>
 800408c:	69bb      	ldr	r3, [r7, #24]
 800408e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004092:	2b00      	cmp	r3, #0
 8004094:	d013      	beq.n	80040be <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800409a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040a6:	f043 0208 	orr.w	r2, r3, #8
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80040b6:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f000 fffb 	bl	80050b4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80040be:	bf00      	nop
 80040c0:	3728      	adds	r7, #40	; 0x28
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	50000100 	.word	0x50000100
 80040cc:	50000500 	.word	0x50000500
 80040d0:	50000400 	.word	0x50000400
 80040d4:	50000300 	.word	0x50000300
 80040d8:	50000700 	.word	0x50000700

080040dc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80040e4:	bf00      	nop
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80040f8:	bf00      	nop
 80040fa:	370c      	adds	r7, #12
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004104:	b480      	push	{r7}
 8004106:	b083      	sub	sp, #12
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800410c:	bf00      	nop
 800410e:	370c      	adds	r7, #12
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr

08004118 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004120:	bf00      	nop
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b0b6      	sub	sp, #216	; 0xd8
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004136:	2300      	movs	r3, #0
 8004138:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800413c:	2300      	movs	r3, #0
 800413e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004146:	2b01      	cmp	r3, #1
 8004148:	d102      	bne.n	8004150 <HAL_ADC_ConfigChannel+0x24>
 800414a:	2302      	movs	r3, #2
 800414c:	f000 bc13 	b.w	8004976 <HAL_ADC_ConfigChannel+0x84a>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4618      	mov	r0, r3
 800415e:	f7ff faa0 	bl	80036a2 <LL_ADC_REG_IsConversionOngoing>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	f040 83f3 	bne.w	8004950 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6818      	ldr	r0, [r3, #0]
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	6859      	ldr	r1, [r3, #4]
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	461a      	mov	r2, r3
 8004178:	f7ff f95b 	bl	8003432 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4618      	mov	r0, r3
 8004182:	f7ff fa8e 	bl	80036a2 <LL_ADC_REG_IsConversionOngoing>
 8004186:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4618      	mov	r0, r3
 8004190:	f7ff fa9a 	bl	80036c8 <LL_ADC_INJ_IsConversionOngoing>
 8004194:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004198:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800419c:	2b00      	cmp	r3, #0
 800419e:	f040 81d9 	bne.w	8004554 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80041a2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	f040 81d4 	bne.w	8004554 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80041b4:	d10f      	bne.n	80041d6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6818      	ldr	r0, [r3, #0]
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2200      	movs	r2, #0
 80041c0:	4619      	mov	r1, r3
 80041c2:	f7ff f975 	bl	80034b0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80041ce:	4618      	mov	r0, r3
 80041d0:	f7ff f909 	bl	80033e6 <LL_ADC_SetSamplingTimeCommonConfig>
 80041d4:	e00e      	b.n	80041f4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6818      	ldr	r0, [r3, #0]
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	6819      	ldr	r1, [r3, #0]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	461a      	mov	r2, r3
 80041e4:	f7ff f964 	bl	80034b0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2100      	movs	r1, #0
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7ff f8f9 	bl	80033e6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	695a      	ldr	r2, [r3, #20]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	08db      	lsrs	r3, r3, #3
 8004200:	f003 0303 	and.w	r3, r3, #3
 8004204:	005b      	lsls	r3, r3, #1
 8004206:	fa02 f303 	lsl.w	r3, r2, r3
 800420a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	2b04      	cmp	r3, #4
 8004214:	d022      	beq.n	800425c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6818      	ldr	r0, [r3, #0]
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	6919      	ldr	r1, [r3, #16]
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004226:	f7ff f853 	bl	80032d0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6818      	ldr	r0, [r3, #0]
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	6919      	ldr	r1, [r3, #16]
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	461a      	mov	r2, r3
 8004238:	f7ff f89f 	bl	800337a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6818      	ldr	r0, [r3, #0]
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	6919      	ldr	r1, [r3, #16]
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	7f1b      	ldrb	r3, [r3, #28]
 8004248:	2b01      	cmp	r3, #1
 800424a:	d102      	bne.n	8004252 <HAL_ADC_ConfigChannel+0x126>
 800424c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004250:	e000      	b.n	8004254 <HAL_ADC_ConfigChannel+0x128>
 8004252:	2300      	movs	r3, #0
 8004254:	461a      	mov	r2, r3
 8004256:	f7ff f8ab 	bl	80033b0 <LL_ADC_SetOffsetSaturation>
 800425a:	e17b      	b.n	8004554 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2100      	movs	r1, #0
 8004262:	4618      	mov	r0, r3
 8004264:	f7ff f858 	bl	8003318 <LL_ADC_GetOffsetChannel>
 8004268:	4603      	mov	r3, r0
 800426a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10a      	bne.n	8004288 <HAL_ADC_ConfigChannel+0x15c>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2100      	movs	r1, #0
 8004278:	4618      	mov	r0, r3
 800427a:	f7ff f84d 	bl	8003318 <LL_ADC_GetOffsetChannel>
 800427e:	4603      	mov	r3, r0
 8004280:	0e9b      	lsrs	r3, r3, #26
 8004282:	f003 021f 	and.w	r2, r3, #31
 8004286:	e01e      	b.n	80042c6 <HAL_ADC_ConfigChannel+0x19a>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2100      	movs	r1, #0
 800428e:	4618      	mov	r0, r3
 8004290:	f7ff f842 	bl	8003318 <LL_ADC_GetOffsetChannel>
 8004294:	4603      	mov	r3, r0
 8004296:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800429a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800429e:	fa93 f3a3 	rbit	r3, r3
 80042a2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80042a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80042aa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80042ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80042b6:	2320      	movs	r3, #32
 80042b8:	e004      	b.n	80042c4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80042ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80042be:	fab3 f383 	clz	r3, r3
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d105      	bne.n	80042de <HAL_ADC_ConfigChannel+0x1b2>
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	0e9b      	lsrs	r3, r3, #26
 80042d8:	f003 031f 	and.w	r3, r3, #31
 80042dc:	e018      	b.n	8004310 <HAL_ADC_ConfigChannel+0x1e4>
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80042ea:	fa93 f3a3 	rbit	r3, r3
 80042ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80042f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80042f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80042fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d101      	bne.n	8004306 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004302:	2320      	movs	r3, #32
 8004304:	e004      	b.n	8004310 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004306:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800430a:	fab3 f383 	clz	r3, r3
 800430e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004310:	429a      	cmp	r2, r3
 8004312:	d106      	bne.n	8004322 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2200      	movs	r2, #0
 800431a:	2100      	movs	r1, #0
 800431c:	4618      	mov	r0, r3
 800431e:	f7ff f811 	bl	8003344 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	2101      	movs	r1, #1
 8004328:	4618      	mov	r0, r3
 800432a:	f7fe fff5 	bl	8003318 <LL_ADC_GetOffsetChannel>
 800432e:	4603      	mov	r3, r0
 8004330:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004334:	2b00      	cmp	r3, #0
 8004336:	d10a      	bne.n	800434e <HAL_ADC_ConfigChannel+0x222>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2101      	movs	r1, #1
 800433e:	4618      	mov	r0, r3
 8004340:	f7fe ffea 	bl	8003318 <LL_ADC_GetOffsetChannel>
 8004344:	4603      	mov	r3, r0
 8004346:	0e9b      	lsrs	r3, r3, #26
 8004348:	f003 021f 	and.w	r2, r3, #31
 800434c:	e01e      	b.n	800438c <HAL_ADC_ConfigChannel+0x260>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	2101      	movs	r1, #1
 8004354:	4618      	mov	r0, r3
 8004356:	f7fe ffdf 	bl	8003318 <LL_ADC_GetOffsetChannel>
 800435a:	4603      	mov	r3, r0
 800435c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004360:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004364:	fa93 f3a3 	rbit	r3, r3
 8004368:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800436c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004370:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004374:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004378:	2b00      	cmp	r3, #0
 800437a:	d101      	bne.n	8004380 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800437c:	2320      	movs	r3, #32
 800437e:	e004      	b.n	800438a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004380:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004384:	fab3 f383 	clz	r3, r3
 8004388:	b2db      	uxtb	r3, r3
 800438a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004394:	2b00      	cmp	r3, #0
 8004396:	d105      	bne.n	80043a4 <HAL_ADC_ConfigChannel+0x278>
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	0e9b      	lsrs	r3, r3, #26
 800439e:	f003 031f 	and.w	r3, r3, #31
 80043a2:	e018      	b.n	80043d6 <HAL_ADC_ConfigChannel+0x2aa>
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80043b0:	fa93 f3a3 	rbit	r3, r3
 80043b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80043b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80043bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80043c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d101      	bne.n	80043cc <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80043c8:	2320      	movs	r3, #32
 80043ca:	e004      	b.n	80043d6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80043cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80043d0:	fab3 f383 	clz	r3, r3
 80043d4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d106      	bne.n	80043e8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2200      	movs	r2, #0
 80043e0:	2101      	movs	r1, #1
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7fe ffae 	bl	8003344 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2102      	movs	r1, #2
 80043ee:	4618      	mov	r0, r3
 80043f0:	f7fe ff92 	bl	8003318 <LL_ADC_GetOffsetChannel>
 80043f4:	4603      	mov	r3, r0
 80043f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d10a      	bne.n	8004414 <HAL_ADC_ConfigChannel+0x2e8>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2102      	movs	r1, #2
 8004404:	4618      	mov	r0, r3
 8004406:	f7fe ff87 	bl	8003318 <LL_ADC_GetOffsetChannel>
 800440a:	4603      	mov	r3, r0
 800440c:	0e9b      	lsrs	r3, r3, #26
 800440e:	f003 021f 	and.w	r2, r3, #31
 8004412:	e01e      	b.n	8004452 <HAL_ADC_ConfigChannel+0x326>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	2102      	movs	r1, #2
 800441a:	4618      	mov	r0, r3
 800441c:	f7fe ff7c 	bl	8003318 <LL_ADC_GetOffsetChannel>
 8004420:	4603      	mov	r3, r0
 8004422:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004426:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800442a:	fa93 f3a3 	rbit	r3, r3
 800442e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004432:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004436:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800443a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800443e:	2b00      	cmp	r3, #0
 8004440:	d101      	bne.n	8004446 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004442:	2320      	movs	r3, #32
 8004444:	e004      	b.n	8004450 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004446:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800444a:	fab3 f383 	clz	r3, r3
 800444e:	b2db      	uxtb	r3, r3
 8004450:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800445a:	2b00      	cmp	r3, #0
 800445c:	d105      	bne.n	800446a <HAL_ADC_ConfigChannel+0x33e>
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	0e9b      	lsrs	r3, r3, #26
 8004464:	f003 031f 	and.w	r3, r3, #31
 8004468:	e016      	b.n	8004498 <HAL_ADC_ConfigChannel+0x36c>
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004472:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004476:	fa93 f3a3 	rbit	r3, r3
 800447a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800447c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800447e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004482:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004486:	2b00      	cmp	r3, #0
 8004488:	d101      	bne.n	800448e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800448a:	2320      	movs	r3, #32
 800448c:	e004      	b.n	8004498 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800448e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004492:	fab3 f383 	clz	r3, r3
 8004496:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004498:	429a      	cmp	r2, r3
 800449a:	d106      	bne.n	80044aa <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	2200      	movs	r2, #0
 80044a2:	2102      	movs	r1, #2
 80044a4:	4618      	mov	r0, r3
 80044a6:	f7fe ff4d 	bl	8003344 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2103      	movs	r1, #3
 80044b0:	4618      	mov	r0, r3
 80044b2:	f7fe ff31 	bl	8003318 <LL_ADC_GetOffsetChannel>
 80044b6:	4603      	mov	r3, r0
 80044b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d10a      	bne.n	80044d6 <HAL_ADC_ConfigChannel+0x3aa>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	2103      	movs	r1, #3
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7fe ff26 	bl	8003318 <LL_ADC_GetOffsetChannel>
 80044cc:	4603      	mov	r3, r0
 80044ce:	0e9b      	lsrs	r3, r3, #26
 80044d0:	f003 021f 	and.w	r2, r3, #31
 80044d4:	e017      	b.n	8004506 <HAL_ADC_ConfigChannel+0x3da>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2103      	movs	r1, #3
 80044dc:	4618      	mov	r0, r3
 80044de:	f7fe ff1b 	bl	8003318 <LL_ADC_GetOffsetChannel>
 80044e2:	4603      	mov	r3, r0
 80044e4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044e8:	fa93 f3a3 	rbit	r3, r3
 80044ec:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80044ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80044f0:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80044f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d101      	bne.n	80044fc <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80044f8:	2320      	movs	r3, #32
 80044fa:	e003      	b.n	8004504 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80044fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044fe:	fab3 f383 	clz	r3, r3
 8004502:	b2db      	uxtb	r3, r3
 8004504:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800450e:	2b00      	cmp	r3, #0
 8004510:	d105      	bne.n	800451e <HAL_ADC_ConfigChannel+0x3f2>
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	0e9b      	lsrs	r3, r3, #26
 8004518:	f003 031f 	and.w	r3, r3, #31
 800451c:	e011      	b.n	8004542 <HAL_ADC_ConfigChannel+0x416>
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004524:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004526:	fa93 f3a3 	rbit	r3, r3
 800452a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800452c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800452e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004530:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004532:	2b00      	cmp	r3, #0
 8004534:	d101      	bne.n	800453a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8004536:	2320      	movs	r3, #32
 8004538:	e003      	b.n	8004542 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800453a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800453c:	fab3 f383 	clz	r3, r3
 8004540:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004542:	429a      	cmp	r2, r3
 8004544:	d106      	bne.n	8004554 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2200      	movs	r2, #0
 800454c:	2103      	movs	r1, #3
 800454e:	4618      	mov	r0, r3
 8004550:	f7fe fef8 	bl	8003344 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4618      	mov	r0, r3
 800455a:	f7ff f87b 	bl	8003654 <LL_ADC_IsEnabled>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	f040 813d 	bne.w	80047e0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6818      	ldr	r0, [r3, #0]
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	6819      	ldr	r1, [r3, #0]
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	461a      	mov	r2, r3
 8004574:	f7fe ffc8 	bl	8003508 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	4aa2      	ldr	r2, [pc, #648]	; (8004808 <HAL_ADC_ConfigChannel+0x6dc>)
 800457e:	4293      	cmp	r3, r2
 8004580:	f040 812e 	bne.w	80047e0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004590:	2b00      	cmp	r3, #0
 8004592:	d10b      	bne.n	80045ac <HAL_ADC_ConfigChannel+0x480>
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	0e9b      	lsrs	r3, r3, #26
 800459a:	3301      	adds	r3, #1
 800459c:	f003 031f 	and.w	r3, r3, #31
 80045a0:	2b09      	cmp	r3, #9
 80045a2:	bf94      	ite	ls
 80045a4:	2301      	movls	r3, #1
 80045a6:	2300      	movhi	r3, #0
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	e019      	b.n	80045e0 <HAL_ADC_ConfigChannel+0x4b4>
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045b4:	fa93 f3a3 	rbit	r3, r3
 80045b8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80045ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80045bc:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80045be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d101      	bne.n	80045c8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80045c4:	2320      	movs	r3, #32
 80045c6:	e003      	b.n	80045d0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80045c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80045ca:	fab3 f383 	clz	r3, r3
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	3301      	adds	r3, #1
 80045d2:	f003 031f 	and.w	r3, r3, #31
 80045d6:	2b09      	cmp	r3, #9
 80045d8:	bf94      	ite	ls
 80045da:	2301      	movls	r3, #1
 80045dc:	2300      	movhi	r3, #0
 80045de:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d079      	beq.n	80046d8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d107      	bne.n	8004600 <HAL_ADC_ConfigChannel+0x4d4>
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	0e9b      	lsrs	r3, r3, #26
 80045f6:	3301      	adds	r3, #1
 80045f8:	069b      	lsls	r3, r3, #26
 80045fa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80045fe:	e015      	b.n	800462c <HAL_ADC_ConfigChannel+0x500>
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004606:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004608:	fa93 f3a3 	rbit	r3, r3
 800460c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800460e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004610:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004612:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004614:	2b00      	cmp	r3, #0
 8004616:	d101      	bne.n	800461c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8004618:	2320      	movs	r3, #32
 800461a:	e003      	b.n	8004624 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800461c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800461e:	fab3 f383 	clz	r3, r3
 8004622:	b2db      	uxtb	r3, r3
 8004624:	3301      	adds	r3, #1
 8004626:	069b      	lsls	r3, r3, #26
 8004628:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004634:	2b00      	cmp	r3, #0
 8004636:	d109      	bne.n	800464c <HAL_ADC_ConfigChannel+0x520>
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	0e9b      	lsrs	r3, r3, #26
 800463e:	3301      	adds	r3, #1
 8004640:	f003 031f 	and.w	r3, r3, #31
 8004644:	2101      	movs	r1, #1
 8004646:	fa01 f303 	lsl.w	r3, r1, r3
 800464a:	e017      	b.n	800467c <HAL_ADC_ConfigChannel+0x550>
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004652:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004654:	fa93 f3a3 	rbit	r3, r3
 8004658:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800465a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800465c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800465e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004660:	2b00      	cmp	r3, #0
 8004662:	d101      	bne.n	8004668 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8004664:	2320      	movs	r3, #32
 8004666:	e003      	b.n	8004670 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004668:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800466a:	fab3 f383 	clz	r3, r3
 800466e:	b2db      	uxtb	r3, r3
 8004670:	3301      	adds	r3, #1
 8004672:	f003 031f 	and.w	r3, r3, #31
 8004676:	2101      	movs	r1, #1
 8004678:	fa01 f303 	lsl.w	r3, r1, r3
 800467c:	ea42 0103 	orr.w	r1, r2, r3
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004688:	2b00      	cmp	r3, #0
 800468a:	d10a      	bne.n	80046a2 <HAL_ADC_ConfigChannel+0x576>
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	0e9b      	lsrs	r3, r3, #26
 8004692:	3301      	adds	r3, #1
 8004694:	f003 021f 	and.w	r2, r3, #31
 8004698:	4613      	mov	r3, r2
 800469a:	005b      	lsls	r3, r3, #1
 800469c:	4413      	add	r3, r2
 800469e:	051b      	lsls	r3, r3, #20
 80046a0:	e018      	b.n	80046d4 <HAL_ADC_ConfigChannel+0x5a8>
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046aa:	fa93 f3a3 	rbit	r3, r3
 80046ae:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80046b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80046b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d101      	bne.n	80046be <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80046ba:	2320      	movs	r3, #32
 80046bc:	e003      	b.n	80046c6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80046be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046c0:	fab3 f383 	clz	r3, r3
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	3301      	adds	r3, #1
 80046c8:	f003 021f 	and.w	r2, r3, #31
 80046cc:	4613      	mov	r3, r2
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	4413      	add	r3, r2
 80046d2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80046d4:	430b      	orrs	r3, r1
 80046d6:	e07e      	b.n	80047d6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d107      	bne.n	80046f4 <HAL_ADC_ConfigChannel+0x5c8>
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	0e9b      	lsrs	r3, r3, #26
 80046ea:	3301      	adds	r3, #1
 80046ec:	069b      	lsls	r3, r3, #26
 80046ee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80046f2:	e015      	b.n	8004720 <HAL_ADC_ConfigChannel+0x5f4>
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046fc:	fa93 f3a3 	rbit	r3, r3
 8004700:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004704:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004708:	2b00      	cmp	r3, #0
 800470a:	d101      	bne.n	8004710 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800470c:	2320      	movs	r3, #32
 800470e:	e003      	b.n	8004718 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004712:	fab3 f383 	clz	r3, r3
 8004716:	b2db      	uxtb	r3, r3
 8004718:	3301      	adds	r3, #1
 800471a:	069b      	lsls	r3, r3, #26
 800471c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004728:	2b00      	cmp	r3, #0
 800472a:	d109      	bne.n	8004740 <HAL_ADC_ConfigChannel+0x614>
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	0e9b      	lsrs	r3, r3, #26
 8004732:	3301      	adds	r3, #1
 8004734:	f003 031f 	and.w	r3, r3, #31
 8004738:	2101      	movs	r1, #1
 800473a:	fa01 f303 	lsl.w	r3, r1, r3
 800473e:	e017      	b.n	8004770 <HAL_ADC_ConfigChannel+0x644>
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004746:	6a3b      	ldr	r3, [r7, #32]
 8004748:	fa93 f3a3 	rbit	r3, r3
 800474c:	61fb      	str	r3, [r7, #28]
  return result;
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004754:	2b00      	cmp	r3, #0
 8004756:	d101      	bne.n	800475c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004758:	2320      	movs	r3, #32
 800475a:	e003      	b.n	8004764 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800475c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475e:	fab3 f383 	clz	r3, r3
 8004762:	b2db      	uxtb	r3, r3
 8004764:	3301      	adds	r3, #1
 8004766:	f003 031f 	and.w	r3, r3, #31
 800476a:	2101      	movs	r1, #1
 800476c:	fa01 f303 	lsl.w	r3, r1, r3
 8004770:	ea42 0103 	orr.w	r1, r2, r3
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800477c:	2b00      	cmp	r3, #0
 800477e:	d10d      	bne.n	800479c <HAL_ADC_ConfigChannel+0x670>
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	0e9b      	lsrs	r3, r3, #26
 8004786:	3301      	adds	r3, #1
 8004788:	f003 021f 	and.w	r2, r3, #31
 800478c:	4613      	mov	r3, r2
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	4413      	add	r3, r2
 8004792:	3b1e      	subs	r3, #30
 8004794:	051b      	lsls	r3, r3, #20
 8004796:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800479a:	e01b      	b.n	80047d4 <HAL_ADC_ConfigChannel+0x6a8>
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	fa93 f3a3 	rbit	r3, r3
 80047a8:	613b      	str	r3, [r7, #16]
  return result;
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d101      	bne.n	80047b8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80047b4:	2320      	movs	r3, #32
 80047b6:	e003      	b.n	80047c0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80047b8:	69bb      	ldr	r3, [r7, #24]
 80047ba:	fab3 f383 	clz	r3, r3
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	3301      	adds	r3, #1
 80047c2:	f003 021f 	and.w	r2, r3, #31
 80047c6:	4613      	mov	r3, r2
 80047c8:	005b      	lsls	r3, r3, #1
 80047ca:	4413      	add	r3, r2
 80047cc:	3b1e      	subs	r3, #30
 80047ce:	051b      	lsls	r3, r3, #20
 80047d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80047d4:	430b      	orrs	r3, r1
 80047d6:	683a      	ldr	r2, [r7, #0]
 80047d8:	6892      	ldr	r2, [r2, #8]
 80047da:	4619      	mov	r1, r3
 80047dc:	f7fe fe68 	bl	80034b0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	4b09      	ldr	r3, [pc, #36]	; (800480c <HAL_ADC_ConfigChannel+0x6e0>)
 80047e6:	4013      	ands	r3, r2
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f000 80be 	beq.w	800496a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047f6:	d004      	beq.n	8004802 <HAL_ADC_ConfigChannel+0x6d6>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a04      	ldr	r2, [pc, #16]	; (8004810 <HAL_ADC_ConfigChannel+0x6e4>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d10a      	bne.n	8004818 <HAL_ADC_ConfigChannel+0x6ec>
 8004802:	4b04      	ldr	r3, [pc, #16]	; (8004814 <HAL_ADC_ConfigChannel+0x6e8>)
 8004804:	e009      	b.n	800481a <HAL_ADC_ConfigChannel+0x6ee>
 8004806:	bf00      	nop
 8004808:	407f0000 	.word	0x407f0000
 800480c:	80080000 	.word	0x80080000
 8004810:	50000100 	.word	0x50000100
 8004814:	50000300 	.word	0x50000300
 8004818:	4b59      	ldr	r3, [pc, #356]	; (8004980 <HAL_ADC_ConfigChannel+0x854>)
 800481a:	4618      	mov	r0, r3
 800481c:	f7fe fd4a 	bl	80032b4 <LL_ADC_GetCommonPathInternalCh>
 8004820:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a56      	ldr	r2, [pc, #344]	; (8004984 <HAL_ADC_ConfigChannel+0x858>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d004      	beq.n	8004838 <HAL_ADC_ConfigChannel+0x70c>
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a55      	ldr	r2, [pc, #340]	; (8004988 <HAL_ADC_ConfigChannel+0x85c>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d13a      	bne.n	80048ae <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004838:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800483c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d134      	bne.n	80048ae <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800484c:	d005      	beq.n	800485a <HAL_ADC_ConfigChannel+0x72e>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a4e      	ldr	r2, [pc, #312]	; (800498c <HAL_ADC_ConfigChannel+0x860>)
 8004854:	4293      	cmp	r3, r2
 8004856:	f040 8085 	bne.w	8004964 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004862:	d004      	beq.n	800486e <HAL_ADC_ConfigChannel+0x742>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a49      	ldr	r2, [pc, #292]	; (8004990 <HAL_ADC_ConfigChannel+0x864>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d101      	bne.n	8004872 <HAL_ADC_ConfigChannel+0x746>
 800486e:	4a49      	ldr	r2, [pc, #292]	; (8004994 <HAL_ADC_ConfigChannel+0x868>)
 8004870:	e000      	b.n	8004874 <HAL_ADC_ConfigChannel+0x748>
 8004872:	4a43      	ldr	r2, [pc, #268]	; (8004980 <HAL_ADC_ConfigChannel+0x854>)
 8004874:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004878:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800487c:	4619      	mov	r1, r3
 800487e:	4610      	mov	r0, r2
 8004880:	f7fe fd05 	bl	800328e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004884:	4b44      	ldr	r3, [pc, #272]	; (8004998 <HAL_ADC_ConfigChannel+0x86c>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	099b      	lsrs	r3, r3, #6
 800488a:	4a44      	ldr	r2, [pc, #272]	; (800499c <HAL_ADC_ConfigChannel+0x870>)
 800488c:	fba2 2303 	umull	r2, r3, r2, r3
 8004890:	099b      	lsrs	r3, r3, #6
 8004892:	1c5a      	adds	r2, r3, #1
 8004894:	4613      	mov	r3, r2
 8004896:	005b      	lsls	r3, r3, #1
 8004898:	4413      	add	r3, r2
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800489e:	e002      	b.n	80048a6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	3b01      	subs	r3, #1
 80048a4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1f9      	bne.n	80048a0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80048ac:	e05a      	b.n	8004964 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a3b      	ldr	r2, [pc, #236]	; (80049a0 <HAL_ADC_ConfigChannel+0x874>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d125      	bne.n	8004904 <HAL_ADC_ConfigChannel+0x7d8>
 80048b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80048bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d11f      	bne.n	8004904 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a31      	ldr	r2, [pc, #196]	; (8004990 <HAL_ADC_ConfigChannel+0x864>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d104      	bne.n	80048d8 <HAL_ADC_ConfigChannel+0x7ac>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a34      	ldr	r2, [pc, #208]	; (80049a4 <HAL_ADC_ConfigChannel+0x878>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d047      	beq.n	8004968 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80048e0:	d004      	beq.n	80048ec <HAL_ADC_ConfigChannel+0x7c0>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a2a      	ldr	r2, [pc, #168]	; (8004990 <HAL_ADC_ConfigChannel+0x864>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d101      	bne.n	80048f0 <HAL_ADC_ConfigChannel+0x7c4>
 80048ec:	4a29      	ldr	r2, [pc, #164]	; (8004994 <HAL_ADC_ConfigChannel+0x868>)
 80048ee:	e000      	b.n	80048f2 <HAL_ADC_ConfigChannel+0x7c6>
 80048f0:	4a23      	ldr	r2, [pc, #140]	; (8004980 <HAL_ADC_ConfigChannel+0x854>)
 80048f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80048f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048fa:	4619      	mov	r1, r3
 80048fc:	4610      	mov	r0, r2
 80048fe:	f7fe fcc6 	bl	800328e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004902:	e031      	b.n	8004968 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a27      	ldr	r2, [pc, #156]	; (80049a8 <HAL_ADC_ConfigChannel+0x87c>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d12d      	bne.n	800496a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800490e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d127      	bne.n	800496a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a1c      	ldr	r2, [pc, #112]	; (8004990 <HAL_ADC_ConfigChannel+0x864>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d022      	beq.n	800496a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800492c:	d004      	beq.n	8004938 <HAL_ADC_ConfigChannel+0x80c>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a17      	ldr	r2, [pc, #92]	; (8004990 <HAL_ADC_ConfigChannel+0x864>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d101      	bne.n	800493c <HAL_ADC_ConfigChannel+0x810>
 8004938:	4a16      	ldr	r2, [pc, #88]	; (8004994 <HAL_ADC_ConfigChannel+0x868>)
 800493a:	e000      	b.n	800493e <HAL_ADC_ConfigChannel+0x812>
 800493c:	4a10      	ldr	r2, [pc, #64]	; (8004980 <HAL_ADC_ConfigChannel+0x854>)
 800493e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004942:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004946:	4619      	mov	r1, r3
 8004948:	4610      	mov	r0, r2
 800494a:	f7fe fca0 	bl	800328e <LL_ADC_SetCommonPathInternalCh>
 800494e:	e00c      	b.n	800496a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004954:	f043 0220 	orr.w	r2, r3, #32
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8004962:	e002      	b.n	800496a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004964:	bf00      	nop
 8004966:	e000      	b.n	800496a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004968:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004972:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004976:	4618      	mov	r0, r3
 8004978:	37d8      	adds	r7, #216	; 0xd8
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	50000700 	.word	0x50000700
 8004984:	c3210000 	.word	0xc3210000
 8004988:	90c00010 	.word	0x90c00010
 800498c:	50000600 	.word	0x50000600
 8004990:	50000100 	.word	0x50000100
 8004994:	50000300 	.word	0x50000300
 8004998:	20000000 	.word	0x20000000
 800499c:	053e2d63 	.word	0x053e2d63
 80049a0:	c7520000 	.word	0xc7520000
 80049a4:	50000500 	.word	0x50000500
 80049a8:	cb840000 	.word	0xcb840000

080049ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7fe fe4b 	bl	8003654 <LL_ADC_IsEnabled>
 80049be:	4603      	mov	r3, r0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d14d      	bne.n	8004a60 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	689a      	ldr	r2, [r3, #8]
 80049ca:	4b28      	ldr	r3, [pc, #160]	; (8004a6c <ADC_Enable+0xc0>)
 80049cc:	4013      	ands	r3, r2
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d00d      	beq.n	80049ee <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049d6:	f043 0210 	orr.w	r2, r3, #16
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049e2:	f043 0201 	orr.w	r2, r3, #1
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e039      	b.n	8004a62 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7fe fe1a 	bl	800362c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80049f8:	f7fe fc08 	bl	800320c <HAL_GetTick>
 80049fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80049fe:	e028      	b.n	8004a52 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4618      	mov	r0, r3
 8004a06:	f7fe fe25 	bl	8003654 <LL_ADC_IsEnabled>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d104      	bne.n	8004a1a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4618      	mov	r0, r3
 8004a16:	f7fe fe09 	bl	800362c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004a1a:	f7fe fbf7 	bl	800320c <HAL_GetTick>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	d914      	bls.n	8004a52 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 0301 	and.w	r3, r3, #1
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d00d      	beq.n	8004a52 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a3a:	f043 0210 	orr.w	r2, r3, #16
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a46:	f043 0201 	orr.w	r2, r3, #1
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e007      	b.n	8004a62 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d1cf      	bne.n	8004a00 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3710      	adds	r7, #16
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	8000003f 	.word	0x8000003f

08004a70 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a7c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a82:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d14b      	bne.n	8004b22 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a8e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0308 	and.w	r3, r3, #8
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d021      	beq.n	8004ae8 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f7fe fcaf 	bl	800340c <LL_ADC_REG_IsTriggerSourceSWStart>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d032      	beq.n	8004b1a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d12b      	bne.n	8004b1a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ac6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ad2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d11f      	bne.n	8004b1a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ade:	f043 0201 	orr.w	r2, r3, #1
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	65da      	str	r2, [r3, #92]	; 0x5c
 8004ae6:	e018      	b.n	8004b1a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d111      	bne.n	8004b1a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004afa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d105      	bne.n	8004b1a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b12:	f043 0201 	orr.w	r2, r3, #1
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004b1a:	68f8      	ldr	r0, [r7, #12]
 8004b1c:	f7ff fade 	bl	80040dc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004b20:	e00e      	b.n	8004b40 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b26:	f003 0310 	and.w	r3, r3, #16
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d003      	beq.n	8004b36 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004b2e:	68f8      	ldr	r0, [r7, #12]
 8004b30:	f7ff faf2 	bl	8004118 <HAL_ADC_ErrorCallback>
}
 8004b34:	e004      	b.n	8004b40 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	4798      	blx	r3
}
 8004b40:	bf00      	nop
 8004b42:	3710      	adds	r7, #16
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}

08004b48 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b54:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004b56:	68f8      	ldr	r0, [r7, #12]
 8004b58:	f7ff faca 	bl	80040f0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004b5c:	bf00      	nop
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b70:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b76:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b82:	f043 0204 	orr.w	r2, r3, #4
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004b8a:	68f8      	ldr	r0, [r7, #12]
 8004b8c:	f7ff fac4 	bl	8004118 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004b90:	bf00      	nop
 8004b92:	3710      	adds	r7, #16
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <LL_ADC_SetCommonPathInternalCh>:
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	431a      	orrs	r2, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	609a      	str	r2, [r3, #8]
}
 8004bb2:	bf00      	nop
 8004bb4:	370c      	adds	r7, #12
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr

08004bbe <LL_ADC_GetCommonPathInternalCh>:
{
 8004bbe:	b480      	push	{r7}
 8004bc0:	b083      	sub	sp, #12
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
	...

08004bdc <LL_ADC_SetOffset>:
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b087      	sub	sp, #28
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
 8004be8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	3360      	adds	r3, #96	; 0x60
 8004bee:	461a      	mov	r2, r3
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	4413      	add	r3, r2
 8004bf6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	4b08      	ldr	r3, [pc, #32]	; (8004c20 <LL_ADC_SetOffset+0x44>)
 8004bfe:	4013      	ands	r3, r2
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004c06:	683a      	ldr	r2, [r7, #0]
 8004c08:	430a      	orrs	r2, r1
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	601a      	str	r2, [r3, #0]
}
 8004c14:	bf00      	nop
 8004c16:	371c      	adds	r7, #28
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr
 8004c20:	03fff000 	.word	0x03fff000

08004c24 <LL_ADC_GetOffsetChannel>:
{
 8004c24:	b480      	push	{r7}
 8004c26:	b085      	sub	sp, #20
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	3360      	adds	r3, #96	; 0x60
 8004c32:	461a      	mov	r2, r3
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	009b      	lsls	r3, r3, #2
 8004c38:	4413      	add	r3, r2
 8004c3a:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3714      	adds	r7, #20
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <LL_ADC_SetOffsetState>:
{
 8004c50:	b480      	push	{r7}
 8004c52:	b087      	sub	sp, #28
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	3360      	adds	r3, #96	; 0x60
 8004c60:	461a      	mov	r2, r3
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	4413      	add	r3, r2
 8004c68:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	431a      	orrs	r2, r3
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	601a      	str	r2, [r3, #0]
}
 8004c7a:	bf00      	nop
 8004c7c:	371c      	adds	r7, #28
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr

08004c86 <LL_ADC_SetOffsetSign>:
{
 8004c86:	b480      	push	{r7}
 8004c88:	b087      	sub	sp, #28
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	60f8      	str	r0, [r7, #12]
 8004c8e:	60b9      	str	r1, [r7, #8]
 8004c90:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	3360      	adds	r3, #96	; 0x60
 8004c96:	461a      	mov	r2, r3
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	4413      	add	r3, r2
 8004c9e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	431a      	orrs	r2, r3
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	601a      	str	r2, [r3, #0]
}
 8004cb0:	bf00      	nop
 8004cb2:	371c      	adds	r7, #28
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <LL_ADC_SetOffsetSaturation>:
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b087      	sub	sp, #28
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	3360      	adds	r3, #96	; 0x60
 8004ccc:	461a      	mov	r2, r3
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	4413      	add	r3, r2
 8004cd4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	431a      	orrs	r2, r3
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	601a      	str	r2, [r3, #0]
}
 8004ce6:	bf00      	nop
 8004ce8:	371c      	adds	r7, #28
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr

08004cf2 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8004cf2:	b480      	push	{r7}
 8004cf4:	b083      	sub	sp, #12
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
 8004cfa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	695b      	ldr	r3, [r3, #20]
 8004d00:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	431a      	orrs	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	615a      	str	r2, [r3, #20]
}
 8004d0c:	bf00      	nop
 8004d0e:	370c      	adds	r7, #12
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <LL_ADC_INJ_GetTrigAuto>:
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <LL_ADC_SetChannelSamplingTime>:
{
 8004d34:	b480      	push	{r7}
 8004d36:	b087      	sub	sp, #28
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	3314      	adds	r3, #20
 8004d44:	461a      	mov	r2, r3
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	0e5b      	lsrs	r3, r3, #25
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	f003 0304 	and.w	r3, r3, #4
 8004d50:	4413      	add	r3, r2
 8004d52:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	0d1b      	lsrs	r3, r3, #20
 8004d5c:	f003 031f 	and.w	r3, r3, #31
 8004d60:	2107      	movs	r1, #7
 8004d62:	fa01 f303 	lsl.w	r3, r1, r3
 8004d66:	43db      	mvns	r3, r3
 8004d68:	401a      	ands	r2, r3
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	0d1b      	lsrs	r3, r3, #20
 8004d6e:	f003 031f 	and.w	r3, r3, #31
 8004d72:	6879      	ldr	r1, [r7, #4]
 8004d74:	fa01 f303 	lsl.w	r3, r1, r3
 8004d78:	431a      	orrs	r2, r3
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	601a      	str	r2, [r3, #0]
}
 8004d7e:	bf00      	nop
 8004d80:	371c      	adds	r7, #28
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
	...

08004d8c <LL_ADC_SetChannelSingleDiff>:
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4a0f      	ldr	r2, [pc, #60]	; (8004dd8 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d10a      	bne.n	8004db6 <LL_ADC_SetChannelSingleDiff+0x2a>
    SET_BIT(ADCx->DIFSEL,
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dac:	431a      	orrs	r2, r3
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8004db4:	e00a      	b.n	8004dcc <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dc2:	43db      	mvns	r3, r3
 8004dc4:	401a      	ands	r2, r3
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8004dcc:	bf00      	nop
 8004dce:	3714      	adds	r7, #20
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr
 8004dd8:	407f0000 	.word	0x407f0000

08004ddc <LL_ADC_GetMultimode>:
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	f003 031f 	and.w	r3, r3, #31
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <LL_ADC_IsEnabled>:
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f003 0301 	and.w	r3, r3, #1
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d101      	bne.n	8004e10 <LL_ADC_IsEnabled+0x18>
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e000      	b.n	8004e12 <LL_ADC_IsEnabled+0x1a>
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	370c      	adds	r7, #12
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr

08004e1e <LL_ADC_REG_IsConversionOngoing>:
{
 8004e1e:	b480      	push	{r7}
 8004e20:	b083      	sub	sp, #12
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f003 0304 	and.w	r3, r3, #4
 8004e2e:	2b04      	cmp	r3, #4
 8004e30:	d101      	bne.n	8004e36 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004e32:	2301      	movs	r3, #1
 8004e34:	e000      	b.n	8004e38 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	370c      	adds	r7, #12
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <LL_ADC_INJ_StartConversion>:
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004e58:	f043 0208 	orr.w	r2, r3, #8
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	609a      	str	r2, [r3, #8]
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <LL_ADC_INJ_IsConversionOngoing>:
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	f003 0308 	and.w	r3, r3, #8
 8004e7c:	2b08      	cmp	r3, #8
 8004e7e:	d101      	bne.n	8004e84 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004e80:	2301      	movs	r3, #1
 8004e82:	e000      	b.n	8004e86 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004e84:	2300      	movs	r3, #0
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
	...

08004e94 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b086      	sub	sp, #24
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004ea4:	d004      	beq.n	8004eb0 <HAL_ADCEx_InjectedStart_IT+0x1c>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a78      	ldr	r2, [pc, #480]	; (800508c <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d101      	bne.n	8004eb4 <HAL_ADCEx_InjectedStart_IT+0x20>
 8004eb0:	4b77      	ldr	r3, [pc, #476]	; (8005090 <HAL_ADCEx_InjectedStart_IT+0x1fc>)
 8004eb2:	e000      	b.n	8004eb6 <HAL_ADCEx_InjectedStart_IT+0x22>
 8004eb4:	4b77      	ldr	r3, [pc, #476]	; (8005094 <HAL_ADCEx_InjectedStart_IT+0x200>)
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f7ff ff90 	bl	8004ddc <LL_ADC_GetMultimode>
 8004ebc:	6178      	str	r0, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f7ff ffd2 	bl	8004e6c <LL_ADC_INJ_IsConversionOngoing>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d001      	beq.n	8004ed2 <HAL_ADCEx_InjectedStart_IT+0x3e>
  {
    return HAL_BUSY;
 8004ece:	2302      	movs	r3, #2
 8004ed0:	e0d8      	b.n	8005084 <HAL_ADCEx_InjectedStart_IT+0x1f0>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004edc:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ee4:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d10a      	bne.n	8004f02 <HAL_ADCEx_InjectedStart_IT+0x6e>
        && (tmp_config_injected_queue == 0UL)
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d107      	bne.n	8004f02 <HAL_ADCEx_InjectedStart_IT+0x6e>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ef6:	f043 0220 	orr.w	r2, r3, #32
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e0c0      	b.n	8005084 <HAL_ADCEx_InjectedStart_IT+0x1f0>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d101      	bne.n	8004f10 <HAL_ADCEx_InjectedStart_IT+0x7c>
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	e0b9      	b.n	8005084 <HAL_ADCEx_InjectedStart_IT+0x1f0>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f7ff fd47 	bl	80049ac <ADC_Enable>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004f22:	7bfb      	ldrb	r3, [r7, #15]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	f040 80a8 	bne.w	800507a <HAL_ADCEx_InjectedStart_IT+0x1e6>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d006      	beq.n	8004f44 <HAL_ADCEx_InjectedStart_IT+0xb0>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f3a:	f023 0208 	bic.w	r2, r3, #8
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	661a      	str	r2, [r3, #96]	; 0x60
 8004f42:	e002      	b.n	8004f4a <HAL_ADCEx_InjectedStart_IT+0xb6>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f4e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004f52:	f023 0301 	bic.w	r3, r3, #1
 8004f56:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a4a      	ldr	r2, [pc, #296]	; (800508c <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d009      	beq.n	8004f7c <HAL_ADCEx_InjectedStart_IT+0xe8>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a4a      	ldr	r2, [pc, #296]	; (8005098 <HAL_ADCEx_InjectedStart_IT+0x204>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d002      	beq.n	8004f78 <HAL_ADCEx_InjectedStart_IT+0xe4>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	e003      	b.n	8004f80 <HAL_ADCEx_InjectedStart_IT+0xec>
 8004f78:	4b48      	ldr	r3, [pc, #288]	; (800509c <HAL_ADCEx_InjectedStart_IT+0x208>)
 8004f7a:	e001      	b.n	8004f80 <HAL_ADCEx_InjectedStart_IT+0xec>
 8004f7c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	6812      	ldr	r2, [r2, #0]
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d002      	beq.n	8004f8e <HAL_ADCEx_InjectedStart_IT+0xfa>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d105      	bne.n	8004f9a <HAL_ADCEx_InjectedStart_IT+0x106>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f92:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2260      	movs	r2, #96	; 0x60
 8004fa0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d007      	beq.n	8004fc8 <HAL_ADCEx_InjectedStart_IT+0x134>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685a      	ldr	r2, [r3, #4]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004fc6:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	699b      	ldr	r3, [r3, #24]
 8004fcc:	2b08      	cmp	r3, #8
 8004fce:	d110      	bne.n	8004ff2 <HAL_ADCEx_InjectedStart_IT+0x15e>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	685a      	ldr	r2, [r3, #4]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f022 0220 	bic.w	r2, r2, #32
 8004fde:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	685a      	ldr	r2, [r3, #4]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fee:	605a      	str	r2, [r3, #4]
          break;
 8004ff0:	e010      	b.n	8005014 <HAL_ADCEx_InjectedStart_IT+0x180>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005000:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	685a      	ldr	r2, [r3, #4]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f042 0220 	orr.w	r2, r2, #32
 8005010:	605a      	str	r2, [r3, #4]
          break;
 8005012:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a1c      	ldr	r2, [pc, #112]	; (800508c <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d009      	beq.n	8005032 <HAL_ADCEx_InjectedStart_IT+0x19e>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a1d      	ldr	r2, [pc, #116]	; (8005098 <HAL_ADCEx_InjectedStart_IT+0x204>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d002      	beq.n	800502e <HAL_ADCEx_InjectedStart_IT+0x19a>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	e003      	b.n	8005036 <HAL_ADCEx_InjectedStart_IT+0x1a2>
 800502e:	4b1b      	ldr	r3, [pc, #108]	; (800509c <HAL_ADCEx_InjectedStart_IT+0x208>)
 8005030:	e001      	b.n	8005036 <HAL_ADCEx_InjectedStart_IT+0x1a2>
 8005032:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005036:	687a      	ldr	r2, [r7, #4]
 8005038:	6812      	ldr	r2, [r2, #0]
 800503a:	4293      	cmp	r3, r2
 800503c:	d008      	beq.n	8005050 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d005      	beq.n	8005050 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	2b06      	cmp	r3, #6
 8005048:	d002      	beq.n	8005050 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	2b07      	cmp	r3, #7
 800504e:	d10d      	bne.n	800506c <HAL_ADCEx_InjectedStart_IT+0x1d8>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4618      	mov	r0, r3
 8005056:	f7ff fe5f 	bl	8004d18 <LL_ADC_INJ_GetTrigAuto>
 800505a:	4603      	mov	r3, r0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d110      	bne.n	8005082 <HAL_ADCEx_InjectedStart_IT+0x1ee>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4618      	mov	r0, r3
 8005066:	f7ff feed 	bl	8004e44 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800506a:	e00a      	b.n	8005082 <HAL_ADCEx_InjectedStart_IT+0x1ee>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005070:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	65da      	str	r2, [r3, #92]	; 0x5c
 8005078:	e003      	b.n	8005082 <HAL_ADCEx_InjectedStart_IT+0x1ee>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8005082:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005084:	4618      	mov	r0, r3
 8005086:	3718      	adds	r7, #24
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}
 800508c:	50000100 	.word	0x50000100
 8005090:	50000300 	.word	0x50000300
 8005094:	50000700 	.word	0x50000700
 8005098:	50000500 	.word	0x50000500
 800509c:	50000400 	.word	0x50000400

080050a0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80050a8:	bf00      	nop
 80050aa:	370c      	adds	r7, #12
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80050bc:	bf00      	nop
 80050be:	370c      	adds	r7, #12
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b083      	sub	sp, #12
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80050d0:	bf00      	nop
 80050d2:	370c      	adds	r7, #12
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80050e4:	bf00      	nop
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80050f8:	bf00      	nop
 80050fa:	370c      	adds	r7, #12
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b0b6      	sub	sp, #216	; 0xd8
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800510e:	2300      	movs	r3, #0
 8005110:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8005114:	2300      	movs	r3, #0
 8005116:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8005118:	2300      	movs	r3, #0
 800511a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005124:	2b01      	cmp	r3, #1
 8005126:	d102      	bne.n	800512e <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8005128:	2302      	movs	r3, #2
 800512a:	f000 bcfd 	b.w	8005b28 <HAL_ADCEx_InjectedConfigChannel+0xa24>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2201      	movs	r2, #1
 8005132:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d003      	beq.n	8005146 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005142:	2b01      	cmp	r3, #1
 8005144:	d130      	bne.n	80051a8 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	2b09      	cmp	r3, #9
 800514c:	d179      	bne.n	8005242 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005152:	2b00      	cmp	r3, #0
 8005154:	d010      	beq.n	8005178 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	0e9b      	lsrs	r3, r3, #26
 800515c:	025b      	lsls	r3, r3, #9
 800515e:	f403 5278 	and.w	r2, r3, #15872	; 0x3e00
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005166:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800516a:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005170:	4313      	orrs	r3, r2
 8005172:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005176:	e007      	b.n	8005188 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	0e9b      	lsrs	r3, r3, #26
 800517e:	025b      	lsls	r3, r3, #9
 8005180:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8005184:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800518e:	4b84      	ldr	r3, [pc, #528]	; (80053a0 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8005190:	4013      	ands	r3, r2
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	6812      	ldr	r2, [r2, #0]
 8005196:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800519a:	430b      	orrs	r3, r1
 800519c:	64d3      	str	r3, [r2, #76]	; 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80051a4:	665a      	str	r2, [r3, #100]	; 0x64
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80051a6:	e04c      	b.n	8005242 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d11d      	bne.n	80051ec <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	6a1a      	ldr	r2, [r3, #32]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	669a      	str	r2, [r3, #104]	; 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00d      	beq.n	80051e2 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	6a1b      	ldr	r3, [r3, #32]
 80051ca:	1e5a      	subs	r2, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051d0:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 80051d4:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 80051da:	4313      	orrs	r3, r2
 80051dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80051e0:	e004      	b.n	80051ec <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	6a1b      	ldr	r3, [r3, #32]
 80051e6:	3b01      	subs	r3, #1
 80051e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	0e9b      	lsrs	r3, r3, #26
 80051f2:	f003 021f 	and.w	r2, r3, #31
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	f003 031f 	and.w	r3, r3, #31
 80051fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005202:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005206:	4313      	orrs	r3, r2
 8005208:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005210:	1e5a      	subs	r2, r3, #1
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	669a      	str	r2, [r3, #104]	; 0x68

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800521a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800521e:	431a      	orrs	r2, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	665a      	str	r2, [r3, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005228:	2b00      	cmp	r3, #0
 800522a:	d10a      	bne.n	8005242 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005232:	4b5b      	ldr	r3, [pc, #364]	; (80053a0 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8005234:	4013      	ands	r3, r2
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	6e51      	ldr	r1, [r2, #100]	; 0x64
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	6812      	ldr	r2, [r2, #0]
 800523e:	430b      	orrs	r3, r1
 8005240:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4618      	mov	r0, r3
 8005248:	f7ff fe10 	bl	8004e6c <LL_ADC_INJ_IsConversionOngoing>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d124      	bne.n	800529c <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005258:	2b00      	cmp	r3, #0
 800525a:	d112      	bne.n	8005282 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800526c:	055a      	lsls	r2, r3, #21
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005274:	051b      	lsls	r3, r3, #20
 8005276:	431a      	orrs	r2, r3
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	430a      	orrs	r2, r1
 800527e:	60da      	str	r2, [r3, #12]
 8005280:	e00c      	b.n	800529c <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8005292:	055a      	lsls	r2, r3, #21
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	430a      	orrs	r2, r1
 800529a:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4618      	mov	r0, r3
 80052a2:	f7ff fdbc 	bl	8004e1e <LL_ADC_REG_IsConversionOngoing>
 80052a6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4618      	mov	r0, r3
 80052b0:	f7ff fddc 	bl	8004e6c <LL_ADC_INJ_IsConversionOngoing>
 80052b4:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80052b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80052bc:	2b00      	cmp	r3, #0
 80052be:	f040 822e 	bne.w	800571e <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80052c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	f040 8229 	bne.w	800571e <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d003      	beq.n	80052dc <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d116      	bne.n	800530a <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d108      	bne.n	80052f8 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	68da      	ldr	r2, [r3, #12]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80052f4:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80052f6:	e01f      	b.n	8005338 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68da      	ldr	r2, [r3, #12]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8005306:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005308:	e016      	b.n	8005338 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005310:	2b01      	cmp	r3, #1
 8005312:	d109      	bne.n	8005328 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005318:	f043 0220 	orr.w	r2, r3, #32
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	65da      	str	r2, [r3, #92]	; 0x5c

        tmp_hal_status = HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8005326:	e007      	b.n	8005338 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68da      	ldr	r2, [r3, #12]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8005336:	60da      	str	r2, [r3, #12]
      }
    }

    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800533e:	2b01      	cmp	r3, #1
 8005340:	d110      	bne.n	8005364 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	f423 72ff 	bic.w	r2, r3, #510	; 0x1fe
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005354:	430b      	orrs	r3, r1
 8005356:	431a      	orrs	r2, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f042 0202 	orr.w	r2, r2, #2
 8005360:	611a      	str	r2, [r3, #16]
 8005362:	e007      	b.n	8005374 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	691a      	ldr	r2, [r3, #16]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f022 0202 	bic.w	r2, r2, #2
 8005372:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800537c:	d112      	bne.n	80053a4 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6818      	ldr	r0, [r3, #0]
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2200      	movs	r2, #0
 8005388:	4619      	mov	r1, r3
 800538a:	f7ff fcd3 	bl	8004d34 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005396:	4618      	mov	r0, r3
 8005398:	f7ff fcab 	bl	8004cf2 <LL_ADC_SetSamplingTimeCommonConfig>
 800539c:	e011      	b.n	80053c2 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 800539e:	bf00      	nop
 80053a0:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6818      	ldr	r0, [r3, #0]
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	6819      	ldr	r1, [r3, #0]
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	461a      	mov	r2, r3
 80053b2:	f7ff fcbf 	bl	8004d34 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2100      	movs	r1, #0
 80053bc:	4618      	mov	r0, r3
 80053be:	f7ff fc98 	bl	8004cf2 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	695a      	ldr	r2, [r3, #20]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	08db      	lsrs	r3, r3, #3
 80053ce:	f003 0303 	and.w	r3, r3, #3
 80053d2:	005b      	lsls	r3, r3, #1
 80053d4:	fa02 f303 	lsl.w	r3, r2, r3
 80053d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	2b04      	cmp	r3, #4
 80053e2:	d022      	beq.n	800542a <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6818      	ldr	r0, [r3, #0]
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	6919      	ldr	r1, [r3, #16]
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80053f4:	f7ff fbf2 	bl	8004bdc <LL_ADC_SetOffset>
                       tmpOffsetShifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedOffsetSign);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6818      	ldr	r0, [r3, #0]
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	6919      	ldr	r1, [r3, #16]
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	699b      	ldr	r3, [r3, #24]
 8005404:	461a      	mov	r2, r3
 8005406:	f7ff fc3e 	bl	8004c86 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6818      	ldr	r0, [r3, #0]
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	6919      	ldr	r1, [r3, #16]
                                 (sConfigInjected->InjectedOffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8005416:	2b01      	cmp	r3, #1
 8005418:	d102      	bne.n	8005420 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 800541a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800541e:	e000      	b.n	8005422 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8005420:	2300      	movs	r3, #0
 8005422:	461a      	mov	r2, r3
 8005424:	f7ff fc4a 	bl	8004cbc <LL_ADC_SetOffsetSaturation>
 8005428:	e179      	b.n	800571e <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2100      	movs	r1, #0
 8005430:	4618      	mov	r0, r3
 8005432:	f7ff fbf7 	bl	8004c24 <LL_ADC_GetOffsetChannel>
 8005436:	4603      	mov	r3, r0
 8005438:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800543c:	2b00      	cmp	r3, #0
 800543e:	d10a      	bne.n	8005456 <HAL_ADCEx_InjectedConfigChannel+0x352>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2100      	movs	r1, #0
 8005446:	4618      	mov	r0, r3
 8005448:	f7ff fbec 	bl	8004c24 <LL_ADC_GetOffsetChannel>
 800544c:	4603      	mov	r3, r0
 800544e:	0e9b      	lsrs	r3, r3, #26
 8005450:	f003 021f 	and.w	r2, r3, #31
 8005454:	e01e      	b.n	8005494 <HAL_ADCEx_InjectedConfigChannel+0x390>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	2100      	movs	r1, #0
 800545c:	4618      	mov	r0, r3
 800545e:	f7ff fbe1 	bl	8004c24 <LL_ADC_GetOffsetChannel>
 8005462:	4603      	mov	r3, r0
 8005464:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005468:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800546c:	fa93 f3a3 	rbit	r3, r3
 8005470:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 8005474:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005478:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 800547c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005480:	2b00      	cmp	r3, #0
 8005482:	d101      	bne.n	8005488 <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8005484:	2320      	movs	r3, #32
 8005486:	e004      	b.n	8005492 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 8005488:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800548c:	fab3 f383 	clz	r3, r3
 8005490:	b2db      	uxtb	r3, r3
 8005492:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800549c:	2b00      	cmp	r3, #0
 800549e:	d105      	bne.n	80054ac <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	0e9b      	lsrs	r3, r3, #26
 80054a6:	f003 031f 	and.w	r3, r3, #31
 80054aa:	e018      	b.n	80054de <HAL_ADCEx_InjectedConfigChannel+0x3da>
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80054b8:	fa93 f3a3 	rbit	r3, r3
 80054bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80054c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80054c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80054c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d101      	bne.n	80054d4 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 80054d0:	2320      	movs	r3, #32
 80054d2:	e004      	b.n	80054de <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 80054d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80054d8:	fab3 f383 	clz	r3, r3
 80054dc:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80054de:	429a      	cmp	r2, r3
 80054e0:	d106      	bne.n	80054f0 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	2200      	movs	r2, #0
 80054e8:	2100      	movs	r1, #0
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7ff fbb0 	bl	8004c50 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	2101      	movs	r1, #1
 80054f6:	4618      	mov	r0, r3
 80054f8:	f7ff fb94 	bl	8004c24 <LL_ADC_GetOffsetChannel>
 80054fc:	4603      	mov	r3, r0
 80054fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005502:	2b00      	cmp	r3, #0
 8005504:	d10a      	bne.n	800551c <HAL_ADCEx_InjectedConfigChannel+0x418>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2101      	movs	r1, #1
 800550c:	4618      	mov	r0, r3
 800550e:	f7ff fb89 	bl	8004c24 <LL_ADC_GetOffsetChannel>
 8005512:	4603      	mov	r3, r0
 8005514:	0e9b      	lsrs	r3, r3, #26
 8005516:	f003 021f 	and.w	r2, r3, #31
 800551a:	e01e      	b.n	800555a <HAL_ADCEx_InjectedConfigChannel+0x456>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2101      	movs	r1, #1
 8005522:	4618      	mov	r0, r3
 8005524:	f7ff fb7e 	bl	8004c24 <LL_ADC_GetOffsetChannel>
 8005528:	4603      	mov	r3, r0
 800552a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800552e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005532:	fa93 f3a3 	rbit	r3, r3
 8005536:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 800553a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800553e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8005542:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005546:	2b00      	cmp	r3, #0
 8005548:	d101      	bne.n	800554e <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 800554a:	2320      	movs	r3, #32
 800554c:	e004      	b.n	8005558 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 800554e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005552:	fab3 f383 	clz	r3, r3
 8005556:	b2db      	uxtb	r3, r3
 8005558:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005562:	2b00      	cmp	r3, #0
 8005564:	d105      	bne.n	8005572 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	0e9b      	lsrs	r3, r3, #26
 800556c:	f003 031f 	and.w	r3, r3, #31
 8005570:	e018      	b.n	80055a4 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800557a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800557e:	fa93 f3a3 	rbit	r3, r3
 8005582:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8005586:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800558a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 800558e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005592:	2b00      	cmp	r3, #0
 8005594:	d101      	bne.n	800559a <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8005596:	2320      	movs	r3, #32
 8005598:	e004      	b.n	80055a4 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 800559a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800559e:	fab3 f383 	clz	r3, r3
 80055a2:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d106      	bne.n	80055b6 <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2200      	movs	r2, #0
 80055ae:	2101      	movs	r1, #1
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7ff fb4d 	bl	8004c50 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2102      	movs	r1, #2
 80055bc:	4618      	mov	r0, r3
 80055be:	f7ff fb31 	bl	8004c24 <LL_ADC_GetOffsetChannel>
 80055c2:	4603      	mov	r3, r0
 80055c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d10a      	bne.n	80055e2 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2102      	movs	r1, #2
 80055d2:	4618      	mov	r0, r3
 80055d4:	f7ff fb26 	bl	8004c24 <LL_ADC_GetOffsetChannel>
 80055d8:	4603      	mov	r3, r0
 80055da:	0e9b      	lsrs	r3, r3, #26
 80055dc:	f003 021f 	and.w	r2, r3, #31
 80055e0:	e01e      	b.n	8005620 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	2102      	movs	r1, #2
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7ff fb1b 	bl	8004c24 <LL_ADC_GetOffsetChannel>
 80055ee:	4603      	mov	r3, r0
 80055f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80055f8:	fa93 f3a3 	rbit	r3, r3
 80055fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8005600:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005604:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8005608:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800560c:	2b00      	cmp	r3, #0
 800560e:	d101      	bne.n	8005614 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8005610:	2320      	movs	r3, #32
 8005612:	e004      	b.n	800561e <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8005614:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005618:	fab3 f383 	clz	r3, r3
 800561c:	b2db      	uxtb	r3, r3
 800561e:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005628:	2b00      	cmp	r3, #0
 800562a:	d105      	bne.n	8005638 <HAL_ADCEx_InjectedConfigChannel+0x534>
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	0e9b      	lsrs	r3, r3, #26
 8005632:	f003 031f 	and.w	r3, r3, #31
 8005636:	e014      	b.n	8005662 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800563e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005640:	fa93 f3a3 	rbit	r3, r3
 8005644:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8005646:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005648:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 800564c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005650:	2b00      	cmp	r3, #0
 8005652:	d101      	bne.n	8005658 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8005654:	2320      	movs	r3, #32
 8005656:	e004      	b.n	8005662 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8005658:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800565c:	fab3 f383 	clz	r3, r3
 8005660:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005662:	429a      	cmp	r2, r3
 8005664:	d106      	bne.n	8005674 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2200      	movs	r2, #0
 800566c:	2102      	movs	r1, #2
 800566e:	4618      	mov	r0, r3
 8005670:	f7ff faee 	bl	8004c50 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	2103      	movs	r1, #3
 800567a:	4618      	mov	r0, r3
 800567c:	f7ff fad2 	bl	8004c24 <LL_ADC_GetOffsetChannel>
 8005680:	4603      	mov	r3, r0
 8005682:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005686:	2b00      	cmp	r3, #0
 8005688:	d10a      	bne.n	80056a0 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2103      	movs	r1, #3
 8005690:	4618      	mov	r0, r3
 8005692:	f7ff fac7 	bl	8004c24 <LL_ADC_GetOffsetChannel>
 8005696:	4603      	mov	r3, r0
 8005698:	0e9b      	lsrs	r3, r3, #26
 800569a:	f003 021f 	and.w	r2, r3, #31
 800569e:	e017      	b.n	80056d0 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2103      	movs	r1, #3
 80056a6:	4618      	mov	r0, r3
 80056a8:	f7ff fabc 	bl	8004c24 <LL_ADC_GetOffsetChannel>
 80056ac:	4603      	mov	r3, r0
 80056ae:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056b2:	fa93 f3a3 	rbit	r3, r3
 80056b6:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80056b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056ba:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 80056bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 80056c2:	2320      	movs	r3, #32
 80056c4:	e003      	b.n	80056ce <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 80056c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056c8:	fab3 f383 	clz	r3, r3
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d105      	bne.n	80056e8 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	0e9b      	lsrs	r3, r3, #26
 80056e2:	f003 031f 	and.w	r3, r3, #31
 80056e6:	e011      	b.n	800570c <HAL_ADCEx_InjectedConfigChannel+0x608>
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056f0:	fa93 f3a3 	rbit	r3, r3
 80056f4:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80056f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056f8:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80056fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d101      	bne.n	8005704 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8005700:	2320      	movs	r3, #32
 8005702:	e003      	b.n	800570c <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8005704:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005706:	fab3 f383 	clz	r3, r3
 800570a:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800570c:	429a      	cmp	r2, r3
 800570e:	d106      	bne.n	800571e <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	2200      	movs	r2, #0
 8005716:	2103      	movs	r1, #3
 8005718:	4618      	mov	r0, r3
 800571a:	f7ff fa99 	bl	8004c50 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4618      	mov	r0, r3
 8005724:	f7ff fb68 	bl	8004df8 <LL_ADC_IsEnabled>
 8005728:	4603      	mov	r3, r0
 800572a:	2b00      	cmp	r3, #0
 800572c:	f040 813d 	bne.w	80059aa <HAL_ADCEx_InjectedConfigChannel+0x8a6>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6818      	ldr	r0, [r3, #0]
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	6819      	ldr	r1, [r3, #0]
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	461a      	mov	r2, r3
 800573e:	f7ff fb25 	bl	8004d8c <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	4aa2      	ldr	r2, [pc, #648]	; (80059d0 <HAL_ADCEx_InjectedConfigChannel+0x8cc>)
 8005748:	4293      	cmp	r3, r2
 800574a:	f040 812e 	bne.w	80059aa <HAL_ADCEx_InjectedConfigChannel+0x8a6>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10b      	bne.n	8005776 <HAL_ADCEx_InjectedConfigChannel+0x672>
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	0e9b      	lsrs	r3, r3, #26
 8005764:	3301      	adds	r3, #1
 8005766:	f003 031f 	and.w	r3, r3, #31
 800576a:	2b09      	cmp	r3, #9
 800576c:	bf94      	ite	ls
 800576e:	2301      	movls	r3, #1
 8005770:	2300      	movhi	r3, #0
 8005772:	b2db      	uxtb	r3, r3
 8005774:	e019      	b.n	80057aa <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800577c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800577e:	fa93 f3a3 	rbit	r3, r3
 8005782:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8005784:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005786:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8005788:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800578a:	2b00      	cmp	r3, #0
 800578c:	d101      	bne.n	8005792 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 800578e:	2320      	movs	r3, #32
 8005790:	e003      	b.n	800579a <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8005792:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005794:	fab3 f383 	clz	r3, r3
 8005798:	b2db      	uxtb	r3, r3
 800579a:	3301      	adds	r3, #1
 800579c:	f003 031f 	and.w	r3, r3, #31
 80057a0:	2b09      	cmp	r3, #9
 80057a2:	bf94      	ite	ls
 80057a4:	2301      	movls	r3, #1
 80057a6:	2300      	movhi	r3, #0
 80057a8:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d079      	beq.n	80058a2 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d107      	bne.n	80057ca <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	0e9b      	lsrs	r3, r3, #26
 80057c0:	3301      	adds	r3, #1
 80057c2:	069b      	lsls	r3, r3, #26
 80057c4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80057c8:	e015      	b.n	80057f6 <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057d2:	fa93 f3a3 	rbit	r3, r3
 80057d6:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80057d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057da:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80057dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d101      	bne.n	80057e6 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 80057e2:	2320      	movs	r3, #32
 80057e4:	e003      	b.n	80057ee <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 80057e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057e8:	fab3 f383 	clz	r3, r3
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	3301      	adds	r3, #1
 80057f0:	069b      	lsls	r3, r3, #26
 80057f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d109      	bne.n	8005816 <HAL_ADCEx_InjectedConfigChannel+0x712>
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	0e9b      	lsrs	r3, r3, #26
 8005808:	3301      	adds	r3, #1
 800580a:	f003 031f 	and.w	r3, r3, #31
 800580e:	2101      	movs	r1, #1
 8005810:	fa01 f303 	lsl.w	r3, r1, r3
 8005814:	e017      	b.n	8005846 <HAL_ADCEx_InjectedConfigChannel+0x742>
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800581c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800581e:	fa93 f3a3 	rbit	r3, r3
 8005822:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8005824:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005826:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8005828:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800582a:	2b00      	cmp	r3, #0
 800582c:	d101      	bne.n	8005832 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 800582e:	2320      	movs	r3, #32
 8005830:	e003      	b.n	800583a <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8005832:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005834:	fab3 f383 	clz	r3, r3
 8005838:	b2db      	uxtb	r3, r3
 800583a:	3301      	adds	r3, #1
 800583c:	f003 031f 	and.w	r3, r3, #31
 8005840:	2101      	movs	r1, #1
 8005842:	fa01 f303 	lsl.w	r3, r1, r3
 8005846:	ea42 0103 	orr.w	r1, r2, r3
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005852:	2b00      	cmp	r3, #0
 8005854:	d10a      	bne.n	800586c <HAL_ADCEx_InjectedConfigChannel+0x768>
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	0e9b      	lsrs	r3, r3, #26
 800585c:	3301      	adds	r3, #1
 800585e:	f003 021f 	and.w	r2, r3, #31
 8005862:	4613      	mov	r3, r2
 8005864:	005b      	lsls	r3, r3, #1
 8005866:	4413      	add	r3, r2
 8005868:	051b      	lsls	r3, r3, #20
 800586a:	e018      	b.n	800589e <HAL_ADCEx_InjectedConfigChannel+0x79a>
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005872:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005874:	fa93 f3a3 	rbit	r3, r3
 8005878:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800587a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800587c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 800587e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005880:	2b00      	cmp	r3, #0
 8005882:	d101      	bne.n	8005888 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8005884:	2320      	movs	r3, #32
 8005886:	e003      	b.n	8005890 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8005888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800588a:	fab3 f383 	clz	r3, r3
 800588e:	b2db      	uxtb	r3, r3
 8005890:	3301      	adds	r3, #1
 8005892:	f003 021f 	and.w	r2, r3, #31
 8005896:	4613      	mov	r3, r2
 8005898:	005b      	lsls	r3, r3, #1
 800589a:	4413      	add	r3, r2
 800589c:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800589e:	430b      	orrs	r3, r1
 80058a0:	e07e      	b.n	80059a0 <HAL_ADCEx_InjectedConfigChannel+0x89c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d107      	bne.n	80058be <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	0e9b      	lsrs	r3, r3, #26
 80058b4:	3301      	adds	r3, #1
 80058b6:	069b      	lsls	r3, r3, #26
 80058b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80058bc:	e015      	b.n	80058ea <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058c6:	fa93 f3a3 	rbit	r3, r3
 80058ca:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80058cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80058d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d101      	bne.n	80058da <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 80058d6:	2320      	movs	r3, #32
 80058d8:	e003      	b.n	80058e2 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 80058da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058dc:	fab3 f383 	clz	r3, r3
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	3301      	adds	r3, #1
 80058e4:	069b      	lsls	r3, r3, #26
 80058e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d109      	bne.n	800590a <HAL_ADCEx_InjectedConfigChannel+0x806>
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	0e9b      	lsrs	r3, r3, #26
 80058fc:	3301      	adds	r3, #1
 80058fe:	f003 031f 	and.w	r3, r3, #31
 8005902:	2101      	movs	r1, #1
 8005904:	fa01 f303 	lsl.w	r3, r1, r3
 8005908:	e017      	b.n	800593a <HAL_ADCEx_InjectedConfigChannel+0x836>
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005910:	69fb      	ldr	r3, [r7, #28]
 8005912:	fa93 f3a3 	rbit	r3, r3
 8005916:	61bb      	str	r3, [r7, #24]
  return result;
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800591c:	6a3b      	ldr	r3, [r7, #32]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d101      	bne.n	8005926 <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8005922:	2320      	movs	r3, #32
 8005924:	e003      	b.n	800592e <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8005926:	6a3b      	ldr	r3, [r7, #32]
 8005928:	fab3 f383 	clz	r3, r3
 800592c:	b2db      	uxtb	r3, r3
 800592e:	3301      	adds	r3, #1
 8005930:	f003 031f 	and.w	r3, r3, #31
 8005934:	2101      	movs	r1, #1
 8005936:	fa01 f303 	lsl.w	r3, r1, r3
 800593a:	ea42 0103 	orr.w	r1, r2, r3
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005946:	2b00      	cmp	r3, #0
 8005948:	d10d      	bne.n	8005966 <HAL_ADCEx_InjectedConfigChannel+0x862>
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	0e9b      	lsrs	r3, r3, #26
 8005950:	3301      	adds	r3, #1
 8005952:	f003 021f 	and.w	r2, r3, #31
 8005956:	4613      	mov	r3, r2
 8005958:	005b      	lsls	r3, r3, #1
 800595a:	4413      	add	r3, r2
 800595c:	3b1e      	subs	r3, #30
 800595e:	051b      	lsls	r3, r3, #20
 8005960:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005964:	e01b      	b.n	800599e <HAL_ADCEx_InjectedConfigChannel+0x89a>
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	fa93 f3a3 	rbit	r3, r3
 8005972:	60fb      	str	r3, [r7, #12]
  return result;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d101      	bne.n	8005982 <HAL_ADCEx_InjectedConfigChannel+0x87e>
    return 32U;
 800597e:	2320      	movs	r3, #32
 8005980:	e003      	b.n	800598a <HAL_ADCEx_InjectedConfigChannel+0x886>
  return __builtin_clz(value);
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	fab3 f383 	clz	r3, r3
 8005988:	b2db      	uxtb	r3, r3
 800598a:	3301      	adds	r3, #1
 800598c:	f003 021f 	and.w	r2, r3, #31
 8005990:	4613      	mov	r3, r2
 8005992:	005b      	lsls	r3, r3, #1
 8005994:	4413      	add	r3, r2
 8005996:	3b1e      	subs	r3, #30
 8005998:	051b      	lsls	r3, r3, #20
 800599a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800599e:	430b      	orrs	r3, r1
 80059a0:	683a      	ldr	r2, [r7, #0]
 80059a2:	6892      	ldr	r2, [r2, #8]
 80059a4:	4619      	mov	r1, r3
 80059a6:	f7ff f9c5 	bl	8004d34 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	4b09      	ldr	r3, [pc, #36]	; (80059d4 <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 80059b0:	4013      	ands	r3, r2
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	f000 80b2 	beq.w	8005b1c <HAL_ADCEx_InjectedConfigChannel+0xa18>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80059c0:	d004      	beq.n	80059cc <HAL_ADCEx_InjectedConfigChannel+0x8c8>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a04      	ldr	r2, [pc, #16]	; (80059d8 <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d109      	bne.n	80059e0 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
 80059cc:	4b03      	ldr	r3, [pc, #12]	; (80059dc <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 80059ce:	e008      	b.n	80059e2 <HAL_ADCEx_InjectedConfigChannel+0x8de>
 80059d0:	407f0000 	.word	0x407f0000
 80059d4:	80080000 	.word	0x80080000
 80059d8:	50000100 	.word	0x50000100
 80059dc:	50000300 	.word	0x50000300
 80059e0:	4b53      	ldr	r3, [pc, #332]	; (8005b30 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 80059e2:	4618      	mov	r0, r3
 80059e4:	f7ff f8eb 	bl	8004bbe <LL_ADC_GetCommonPathInternalCh>
 80059e8:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a50      	ldr	r2, [pc, #320]	; (8005b34 <HAL_ADCEx_InjectedConfigChannel+0xa30>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d004      	beq.n	8005a00 <HAL_ADCEx_InjectedConfigChannel+0x8fc>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a4f      	ldr	r2, [pc, #316]	; (8005b38 <HAL_ADCEx_InjectedConfigChannel+0xa34>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d139      	bne.n	8005a74 <HAL_ADCEx_InjectedConfigChannel+0x970>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005a00:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005a04:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d133      	bne.n	8005a74 <HAL_ADCEx_InjectedConfigChannel+0x970>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005a14:	d004      	beq.n	8005a20 <HAL_ADCEx_InjectedConfigChannel+0x91c>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a48      	ldr	r2, [pc, #288]	; (8005b3c <HAL_ADCEx_InjectedConfigChannel+0xa38>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d17a      	bne.n	8005b16 <HAL_ADCEx_InjectedConfigChannel+0xa12>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005a28:	d004      	beq.n	8005a34 <HAL_ADCEx_InjectedConfigChannel+0x930>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a44      	ldr	r2, [pc, #272]	; (8005b40 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d101      	bne.n	8005a38 <HAL_ADCEx_InjectedConfigChannel+0x934>
 8005a34:	4a43      	ldr	r2, [pc, #268]	; (8005b44 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8005a36:	e000      	b.n	8005a3a <HAL_ADCEx_InjectedConfigChannel+0x936>
 8005a38:	4a3d      	ldr	r2, [pc, #244]	; (8005b30 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8005a3a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005a3e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005a42:	4619      	mov	r1, r3
 8005a44:	4610      	mov	r0, r2
 8005a46:	f7ff f8a7 	bl	8004b98 <LL_ADC_SetCommonPathInternalCh>
        /* Delay for temperature sensor stabilization time */
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8005a4a:	4b3f      	ldr	r3, [pc, #252]	; (8005b48 <HAL_ADCEx_InjectedConfigChannel+0xa44>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	099b      	lsrs	r3, r3, #6
 8005a50:	4a3e      	ldr	r2, [pc, #248]	; (8005b4c <HAL_ADCEx_InjectedConfigChannel+0xa48>)
 8005a52:	fba2 2303 	umull	r2, r3, r2, r3
 8005a56:	099a      	lsrs	r2, r3, #6
 8005a58:	4613      	mov	r3, r2
 8005a5a:	005b      	lsls	r3, r3, #1
 8005a5c:	4413      	add	r3, r2
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	3318      	adds	r3, #24
 8005a62:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8005a64:	e002      	b.n	8005a6c <HAL_ADCEx_InjectedConfigChannel+0x968>
        {
          wait_loop_index--;
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1f9      	bne.n	8005a66 <HAL_ADCEx_InjectedConfigChannel+0x962>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005a72:	e050      	b.n	8005b16 <HAL_ADCEx_InjectedConfigChannel+0xa12>
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a35      	ldr	r2, [pc, #212]	; (8005b50 <HAL_ADCEx_InjectedConfigChannel+0xa4c>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d125      	bne.n	8005aca <HAL_ADCEx_InjectedConfigChannel+0x9c6>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005a7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005a82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d11f      	bne.n	8005aca <HAL_ADCEx_InjectedConfigChannel+0x9c6>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a2c      	ldr	r2, [pc, #176]	; (8005b40 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d104      	bne.n	8005a9e <HAL_ADCEx_InjectedConfigChannel+0x99a>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a2e      	ldr	r2, [pc, #184]	; (8005b54 <HAL_ADCEx_InjectedConfigChannel+0xa50>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d03d      	beq.n	8005b1a <HAL_ADCEx_InjectedConfigChannel+0xa16>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005aa6:	d004      	beq.n	8005ab2 <HAL_ADCEx_InjectedConfigChannel+0x9ae>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a24      	ldr	r2, [pc, #144]	; (8005b40 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d101      	bne.n	8005ab6 <HAL_ADCEx_InjectedConfigChannel+0x9b2>
 8005ab2:	4a24      	ldr	r2, [pc, #144]	; (8005b44 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8005ab4:	e000      	b.n	8005ab8 <HAL_ADCEx_InjectedConfigChannel+0x9b4>
 8005ab6:	4a1e      	ldr	r2, [pc, #120]	; (8005b30 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8005ab8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005abc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ac0:	4619      	mov	r1, r3
 8005ac2:	4610      	mov	r0, r2
 8005ac4:	f7ff f868 	bl	8004b98 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005ac8:	e027      	b.n	8005b1a <HAL_ADCEx_InjectedConfigChannel+0xa16>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a22      	ldr	r2, [pc, #136]	; (8005b58 <HAL_ADCEx_InjectedConfigChannel+0xa54>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d123      	bne.n	8005b1c <HAL_ADCEx_InjectedConfigChannel+0xa18>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005ad4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005ad8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d11d      	bne.n	8005b1c <HAL_ADCEx_InjectedConfigChannel+0xa18>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a16      	ldr	r2, [pc, #88]	; (8005b40 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d018      	beq.n	8005b1c <HAL_ADCEx_InjectedConfigChannel+0xa18>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005af2:	d004      	beq.n	8005afe <HAL_ADCEx_InjectedConfigChannel+0x9fa>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a11      	ldr	r2, [pc, #68]	; (8005b40 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d101      	bne.n	8005b02 <HAL_ADCEx_InjectedConfigChannel+0x9fe>
 8005afe:	4a11      	ldr	r2, [pc, #68]	; (8005b44 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8005b00:	e000      	b.n	8005b04 <HAL_ADCEx_InjectedConfigChannel+0xa00>
 8005b02:	4a0b      	ldr	r2, [pc, #44]	; (8005b30 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8005b04:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005b08:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	4610      	mov	r0, r2
 8005b10:	f7ff f842 	bl	8004b98 <LL_ADC_SetCommonPathInternalCh>
 8005b14:	e002      	b.n	8005b1c <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005b16:	bf00      	nop
 8005b18:	e000      	b.n	8005b1c <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005b1a:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005b24:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	37d8      	adds	r7, #216	; 0xd8
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	50000700 	.word	0x50000700
 8005b34:	c3210000 	.word	0xc3210000
 8005b38:	90c00010 	.word	0x90c00010
 8005b3c:	50000600 	.word	0x50000600
 8005b40:	50000100 	.word	0x50000100
 8005b44:	50000300 	.word	0x50000300
 8005b48:	20000000 	.word	0x20000000
 8005b4c:	053e2d63 	.word	0x053e2d63
 8005b50:	c7520000 	.word	0xc7520000
 8005b54:	50000500 	.word	0x50000500
 8005b58:	cb840000 	.word	0xcb840000

08005b5c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005b5c:	b590      	push	{r4, r7, lr}
 8005b5e:	b0a1      	sub	sp, #132	; 0x84
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b66:	2300      	movs	r3, #0
 8005b68:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d101      	bne.n	8005b7a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005b76:	2302      	movs	r3, #2
 8005b78:	e0e7      	b.n	8005d4a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005b82:	2300      	movs	r3, #0
 8005b84:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8005b86:	2300      	movs	r3, #0
 8005b88:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005b92:	d102      	bne.n	8005b9a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005b94:	4b6f      	ldr	r3, [pc, #444]	; (8005d54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005b96:	60bb      	str	r3, [r7, #8]
 8005b98:	e009      	b.n	8005bae <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a6e      	ldr	r2, [pc, #440]	; (8005d58 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d102      	bne.n	8005baa <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005ba4:	4b6d      	ldr	r3, [pc, #436]	; (8005d5c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005ba6:	60bb      	str	r3, [r7, #8]
 8005ba8:	e001      	b.n	8005bae <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005baa:	2300      	movs	r3, #0
 8005bac:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d10b      	bne.n	8005bcc <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bb8:	f043 0220 	orr.w	r2, r3, #32
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e0be      	b.n	8005d4a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f7ff f925 	bl	8004e1e <LL_ADC_REG_IsConversionOngoing>
 8005bd4:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f7ff f91f 	bl	8004e1e <LL_ADC_REG_IsConversionOngoing>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	f040 80a0 	bne.w	8005d28 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005be8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	f040 809c 	bne.w	8005d28 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005bf8:	d004      	beq.n	8005c04 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a55      	ldr	r2, [pc, #340]	; (8005d54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d101      	bne.n	8005c08 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005c04:	4b56      	ldr	r3, [pc, #344]	; (8005d60 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005c06:	e000      	b.n	8005c0a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005c08:	4b56      	ldr	r3, [pc, #344]	; (8005d64 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8005c0a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d04b      	beq.n	8005cac <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005c14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	6859      	ldr	r1, [r3, #4]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005c26:	035b      	lsls	r3, r3, #13
 8005c28:	430b      	orrs	r3, r1
 8005c2a:	431a      	orrs	r2, r3
 8005c2c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c2e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005c38:	d004      	beq.n	8005c44 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a45      	ldr	r2, [pc, #276]	; (8005d54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d10f      	bne.n	8005c64 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005c44:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005c48:	f7ff f8d6 	bl	8004df8 <LL_ADC_IsEnabled>
 8005c4c:	4604      	mov	r4, r0
 8005c4e:	4841      	ldr	r0, [pc, #260]	; (8005d54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005c50:	f7ff f8d2 	bl	8004df8 <LL_ADC_IsEnabled>
 8005c54:	4603      	mov	r3, r0
 8005c56:	4323      	orrs	r3, r4
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	bf0c      	ite	eq
 8005c5c:	2301      	moveq	r3, #1
 8005c5e:	2300      	movne	r3, #0
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	e012      	b.n	8005c8a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005c64:	483c      	ldr	r0, [pc, #240]	; (8005d58 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005c66:	f7ff f8c7 	bl	8004df8 <LL_ADC_IsEnabled>
 8005c6a:	4604      	mov	r4, r0
 8005c6c:	483b      	ldr	r0, [pc, #236]	; (8005d5c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005c6e:	f7ff f8c3 	bl	8004df8 <LL_ADC_IsEnabled>
 8005c72:	4603      	mov	r3, r0
 8005c74:	431c      	orrs	r4, r3
 8005c76:	483c      	ldr	r0, [pc, #240]	; (8005d68 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005c78:	f7ff f8be 	bl	8004df8 <LL_ADC_IsEnabled>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	4323      	orrs	r3, r4
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	bf0c      	ite	eq
 8005c84:	2301      	moveq	r3, #1
 8005c86:	2300      	movne	r3, #0
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d056      	beq.n	8005d3c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005c8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005c96:	f023 030f 	bic.w	r3, r3, #15
 8005c9a:	683a      	ldr	r2, [r7, #0]
 8005c9c:	6811      	ldr	r1, [r2, #0]
 8005c9e:	683a      	ldr	r2, [r7, #0]
 8005ca0:	6892      	ldr	r2, [r2, #8]
 8005ca2:	430a      	orrs	r2, r1
 8005ca4:	431a      	orrs	r2, r3
 8005ca6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ca8:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005caa:	e047      	b.n	8005d3c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005cac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005cb4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005cb6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005cc0:	d004      	beq.n	8005ccc <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a23      	ldr	r2, [pc, #140]	; (8005d54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d10f      	bne.n	8005cec <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8005ccc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005cd0:	f7ff f892 	bl	8004df8 <LL_ADC_IsEnabled>
 8005cd4:	4604      	mov	r4, r0
 8005cd6:	481f      	ldr	r0, [pc, #124]	; (8005d54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005cd8:	f7ff f88e 	bl	8004df8 <LL_ADC_IsEnabled>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	4323      	orrs	r3, r4
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	bf0c      	ite	eq
 8005ce4:	2301      	moveq	r3, #1
 8005ce6:	2300      	movne	r3, #0
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	e012      	b.n	8005d12 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8005cec:	481a      	ldr	r0, [pc, #104]	; (8005d58 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005cee:	f7ff f883 	bl	8004df8 <LL_ADC_IsEnabled>
 8005cf2:	4604      	mov	r4, r0
 8005cf4:	4819      	ldr	r0, [pc, #100]	; (8005d5c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005cf6:	f7ff f87f 	bl	8004df8 <LL_ADC_IsEnabled>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	431c      	orrs	r4, r3
 8005cfe:	481a      	ldr	r0, [pc, #104]	; (8005d68 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005d00:	f7ff f87a 	bl	8004df8 <LL_ADC_IsEnabled>
 8005d04:	4603      	mov	r3, r0
 8005d06:	4323      	orrs	r3, r4
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	bf0c      	ite	eq
 8005d0c:	2301      	moveq	r3, #1
 8005d0e:	2300      	movne	r3, #0
 8005d10:	b2db      	uxtb	r3, r3
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d012      	beq.n	8005d3c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005d16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005d1e:	f023 030f 	bic.w	r3, r3, #15
 8005d22:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005d24:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005d26:	e009      	b.n	8005d3c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d2c:	f043 0220 	orr.w	r2, r3, #32
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8005d3a:	e000      	b.n	8005d3e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005d3c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005d46:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3784      	adds	r7, #132	; 0x84
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd90      	pop	{r4, r7, pc}
 8005d52:	bf00      	nop
 8005d54:	50000100 	.word	0x50000100
 8005d58:	50000400 	.word	0x50000400
 8005d5c:	50000500 	.word	0x50000500
 8005d60:	50000300 	.word	0x50000300
 8005d64:	50000700 	.word	0x50000700
 8005d68:	50000600 	.word	0x50000600

08005d6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b085      	sub	sp, #20
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f003 0307 	and.w	r3, r3, #7
 8005d7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005d7c:	4b0c      	ldr	r3, [pc, #48]	; (8005db0 <__NVIC_SetPriorityGrouping+0x44>)
 8005d7e:	68db      	ldr	r3, [r3, #12]
 8005d80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d82:	68ba      	ldr	r2, [r7, #8]
 8005d84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005d88:	4013      	ands	r3, r2
 8005d8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005d94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005d98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005d9e:	4a04      	ldr	r2, [pc, #16]	; (8005db0 <__NVIC_SetPriorityGrouping+0x44>)
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	60d3      	str	r3, [r2, #12]
}
 8005da4:	bf00      	nop
 8005da6:	3714      	adds	r7, #20
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr
 8005db0:	e000ed00 	.word	0xe000ed00

08005db4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005db4:	b480      	push	{r7}
 8005db6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005db8:	4b04      	ldr	r3, [pc, #16]	; (8005dcc <__NVIC_GetPriorityGrouping+0x18>)
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	0a1b      	lsrs	r3, r3, #8
 8005dbe:	f003 0307 	and.w	r3, r3, #7
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr
 8005dcc:	e000ed00 	.word	0xe000ed00

08005dd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b083      	sub	sp, #12
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	db0b      	blt.n	8005dfa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005de2:	79fb      	ldrb	r3, [r7, #7]
 8005de4:	f003 021f 	and.w	r2, r3, #31
 8005de8:	4907      	ldr	r1, [pc, #28]	; (8005e08 <__NVIC_EnableIRQ+0x38>)
 8005dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dee:	095b      	lsrs	r3, r3, #5
 8005df0:	2001      	movs	r0, #1
 8005df2:	fa00 f202 	lsl.w	r2, r0, r2
 8005df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005dfa:	bf00      	nop
 8005dfc:	370c      	adds	r7, #12
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop
 8005e08:	e000e100 	.word	0xe000e100

08005e0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b083      	sub	sp, #12
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	4603      	mov	r3, r0
 8005e14:	6039      	str	r1, [r7, #0]
 8005e16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	db0a      	blt.n	8005e36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	b2da      	uxtb	r2, r3
 8005e24:	490c      	ldr	r1, [pc, #48]	; (8005e58 <__NVIC_SetPriority+0x4c>)
 8005e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e2a:	0112      	lsls	r2, r2, #4
 8005e2c:	b2d2      	uxtb	r2, r2
 8005e2e:	440b      	add	r3, r1
 8005e30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005e34:	e00a      	b.n	8005e4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	b2da      	uxtb	r2, r3
 8005e3a:	4908      	ldr	r1, [pc, #32]	; (8005e5c <__NVIC_SetPriority+0x50>)
 8005e3c:	79fb      	ldrb	r3, [r7, #7]
 8005e3e:	f003 030f 	and.w	r3, r3, #15
 8005e42:	3b04      	subs	r3, #4
 8005e44:	0112      	lsls	r2, r2, #4
 8005e46:	b2d2      	uxtb	r2, r2
 8005e48:	440b      	add	r3, r1
 8005e4a:	761a      	strb	r2, [r3, #24]
}
 8005e4c:	bf00      	nop
 8005e4e:	370c      	adds	r7, #12
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr
 8005e58:	e000e100 	.word	0xe000e100
 8005e5c:	e000ed00 	.word	0xe000ed00

08005e60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b089      	sub	sp, #36	; 0x24
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	60b9      	str	r1, [r7, #8]
 8005e6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f003 0307 	and.w	r3, r3, #7
 8005e72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	f1c3 0307 	rsb	r3, r3, #7
 8005e7a:	2b04      	cmp	r3, #4
 8005e7c:	bf28      	it	cs
 8005e7e:	2304      	movcs	r3, #4
 8005e80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e82:	69fb      	ldr	r3, [r7, #28]
 8005e84:	3304      	adds	r3, #4
 8005e86:	2b06      	cmp	r3, #6
 8005e88:	d902      	bls.n	8005e90 <NVIC_EncodePriority+0x30>
 8005e8a:	69fb      	ldr	r3, [r7, #28]
 8005e8c:	3b03      	subs	r3, #3
 8005e8e:	e000      	b.n	8005e92 <NVIC_EncodePriority+0x32>
 8005e90:	2300      	movs	r3, #0
 8005e92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e94:	f04f 32ff 	mov.w	r2, #4294967295
 8005e98:	69bb      	ldr	r3, [r7, #24]
 8005e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e9e:	43da      	mvns	r2, r3
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	401a      	ands	r2, r3
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	fa01 f303 	lsl.w	r3, r1, r3
 8005eb2:	43d9      	mvns	r1, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005eb8:	4313      	orrs	r3, r2
         );
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3724      	adds	r7, #36	; 0x24
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr
	...

08005ec8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b082      	sub	sp, #8
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	3b01      	subs	r3, #1
 8005ed4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ed8:	d301      	bcc.n	8005ede <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005eda:	2301      	movs	r3, #1
 8005edc:	e00f      	b.n	8005efe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ede:	4a0a      	ldr	r2, [pc, #40]	; (8005f08 <SysTick_Config+0x40>)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005ee6:	210f      	movs	r1, #15
 8005ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8005eec:	f7ff ff8e 	bl	8005e0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ef0:	4b05      	ldr	r3, [pc, #20]	; (8005f08 <SysTick_Config+0x40>)
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005ef6:	4b04      	ldr	r3, [pc, #16]	; (8005f08 <SysTick_Config+0x40>)
 8005ef8:	2207      	movs	r2, #7
 8005efa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3708      	adds	r7, #8
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop
 8005f08:	e000e010 	.word	0xe000e010

08005f0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f7ff ff29 	bl	8005d6c <__NVIC_SetPriorityGrouping>
}
 8005f1a:	bf00      	nop
 8005f1c:	3708      	adds	r7, #8
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b086      	sub	sp, #24
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	4603      	mov	r3, r0
 8005f2a:	60b9      	str	r1, [r7, #8]
 8005f2c:	607a      	str	r2, [r7, #4]
 8005f2e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005f30:	f7ff ff40 	bl	8005db4 <__NVIC_GetPriorityGrouping>
 8005f34:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005f36:	687a      	ldr	r2, [r7, #4]
 8005f38:	68b9      	ldr	r1, [r7, #8]
 8005f3a:	6978      	ldr	r0, [r7, #20]
 8005f3c:	f7ff ff90 	bl	8005e60 <NVIC_EncodePriority>
 8005f40:	4602      	mov	r2, r0
 8005f42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f46:	4611      	mov	r1, r2
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f7ff ff5f 	bl	8005e0c <__NVIC_SetPriority>
}
 8005f4e:	bf00      	nop
 8005f50:	3718      	adds	r7, #24
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f56:	b580      	push	{r7, lr}
 8005f58:	b082      	sub	sp, #8
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f64:	4618      	mov	r0, r3
 8005f66:	f7ff ff33 	bl	8005dd0 <__NVIC_EnableIRQ>
}
 8005f6a:	bf00      	nop
 8005f6c:	3708      	adds	r7, #8
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}

08005f72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005f72:	b580      	push	{r7, lr}
 8005f74:	b082      	sub	sp, #8
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f7ff ffa4 	bl	8005ec8 <SysTick_Config>
 8005f80:	4603      	mov	r3, r0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3708      	adds	r7, #8
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b082      	sub	sp, #8
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d101      	bne.n	8005f9c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e014      	b.n	8005fc6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	791b      	ldrb	r3, [r3, #4]
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d105      	bne.n	8005fb2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f7fc fe3d 	bl	8002c2c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2202      	movs	r2, #2
 8005fb6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3708      	adds	r7, #8
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}

08005fce <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005fce:	b580      	push	{r7, lr}
 8005fd0:	b082      	sub	sp, #8
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	6078      	str	r0, [r7, #4]
 8005fd6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	795b      	ldrb	r3, [r3, #5]
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d101      	bne.n	8005fe4 <HAL_DAC_Start+0x16>
 8005fe0:	2302      	movs	r3, #2
 8005fe2:	e043      	b.n	800606c <HAL_DAC_Start+0x9e>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2202      	movs	r2, #2
 8005fee:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	6819      	ldr	r1, [r3, #0]
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	f003 0310 	and.w	r3, r3, #16
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	409a      	lsls	r2, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	430a      	orrs	r2, r1
 8006006:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8006008:	2001      	movs	r0, #1
 800600a:	f7fd f90b 	bl	8003224 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d10f      	bne.n	8006034 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800601e:	2b02      	cmp	r3, #2
 8006020:	d11d      	bne.n	800605e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	685a      	ldr	r2, [r3, #4]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f042 0201 	orr.w	r2, r2, #1
 8006030:	605a      	str	r2, [r3, #4]
 8006032:	e014      	b.n	800605e <HAL_DAC_Start+0x90>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	f003 0310 	and.w	r3, r3, #16
 8006044:	2102      	movs	r1, #2
 8006046:	fa01 f303 	lsl.w	r3, r1, r3
 800604a:	429a      	cmp	r2, r3
 800604c:	d107      	bne.n	800605e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	685a      	ldr	r2, [r3, #4]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f042 0202 	orr.w	r2, r2, #2
 800605c:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2201      	movs	r2, #1
 8006062:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	3708      	adds	r7, #8
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8006074:	b480      	push	{r7}
 8006076:	b087      	sub	sp, #28
 8006078:	af00      	add	r7, sp, #0
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	60b9      	str	r1, [r7, #8]
 800607e:	607a      	str	r2, [r7, #4]
 8006080:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8006082:	2300      	movs	r3, #0
 8006084:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d105      	bne.n	80060a4 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8006098:	697a      	ldr	r2, [r7, #20]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4413      	add	r3, r2
 800609e:	3308      	adds	r3, #8
 80060a0:	617b      	str	r3, [r7, #20]
 80060a2:	e004      	b.n	80060ae <HAL_DAC_SetValue+0x3a>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80060a4:	697a      	ldr	r2, [r7, #20]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4413      	add	r3, r2
 80060aa:	3314      	adds	r3, #20
 80060ac:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	461a      	mov	r2, r3
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80060b6:	2300      	movs	r3, #0
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	371c      	adds	r7, #28
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr

080060c4 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b08a      	sub	sp, #40	; 0x28
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	795b      	ldrb	r3, [r3, #5]
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d101      	bne.n	80060dc <HAL_DAC_ConfigChannel+0x18>
 80060d8:	2302      	movs	r3, #2
 80060da:	e192      	b.n	8006402 <HAL_DAC_ConfigChannel+0x33e>
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2201      	movs	r2, #1
 80060e0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2202      	movs	r2, #2
 80060e6:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	2b04      	cmp	r3, #4
 80060ee:	d174      	bne.n	80061da <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80060f0:	f7fd f88c 	bl	800320c <HAL_GetTick>
 80060f4:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d134      	bne.n	8006166 <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80060fc:	e011      	b.n	8006122 <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80060fe:	f7fd f885 	bl	800320c <HAL_GetTick>
 8006102:	4602      	mov	r2, r0
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	1ad3      	subs	r3, r2, r3
 8006108:	2b01      	cmp	r3, #1
 800610a:	d90a      	bls.n	8006122 <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	691b      	ldr	r3, [r3, #16]
 8006110:	f043 0208 	orr.w	r2, r3, #8
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2203      	movs	r2, #3
 800611c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e16f      	b.n	8006402 <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006128:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800612c:	2b00      	cmp	r3, #0
 800612e:	d1e6      	bne.n	80060fe <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8006130:	2001      	movs	r0, #1
 8006132:	f7fd f877 	bl	8003224 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68ba      	ldr	r2, [r7, #8]
 800613c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800613e:	641a      	str	r2, [r3, #64]	; 0x40
 8006140:	e01e      	b.n	8006180 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006142:	f7fd f863 	bl	800320c <HAL_GetTick>
 8006146:	4602      	mov	r2, r0
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	1ad3      	subs	r3, r2, r3
 800614c:	2b01      	cmp	r3, #1
 800614e:	d90a      	bls.n	8006166 <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	691b      	ldr	r3, [r3, #16]
 8006154:	f043 0208 	orr.w	r2, r3, #8
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2203      	movs	r2, #3
 8006160:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e14d      	b.n	8006402 <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800616c:	2b00      	cmp	r3, #0
 800616e:	dbe8      	blt.n	8006142 <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8006170:	2001      	movs	r0, #1
 8006172:	f7fd f857 	bl	8003224 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68ba      	ldr	r2, [r7, #8]
 800617c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800617e:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f003 0310 	and.w	r3, r3, #16
 800618c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8006190:	fa01 f303 	lsl.w	r3, r1, r3
 8006194:	43db      	mvns	r3, r3
 8006196:	ea02 0103 	and.w	r1, r2, r3
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f003 0310 	and.w	r3, r3, #16
 80061a4:	409a      	lsls	r2, r3
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	430a      	orrs	r2, r1
 80061ac:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f003 0310 	and.w	r3, r3, #16
 80061ba:	21ff      	movs	r1, #255	; 0xff
 80061bc:	fa01 f303 	lsl.w	r3, r1, r3
 80061c0:	43db      	mvns	r3, r3
 80061c2:	ea02 0103 	and.w	r1, r2, r3
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f003 0310 	and.w	r3, r3, #16
 80061d0:	409a      	lsls	r2, r3
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	430a      	orrs	r2, r1
 80061d8:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	69db      	ldr	r3, [r3, #28]
 80061de:	2b01      	cmp	r3, #1
 80061e0:	d11d      	bne.n	800621e <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f003 0310 	and.w	r3, r3, #16
 80061f0:	221f      	movs	r2, #31
 80061f2:	fa02 f303 	lsl.w	r3, r2, r3
 80061f6:	43db      	mvns	r3, r3
 80061f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061fa:	4013      	ands	r3, r2
 80061fc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	6a1b      	ldr	r3, [r3, #32]
 8006202:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f003 0310 	and.w	r3, r3, #16
 800620a:	69ba      	ldr	r2, [r7, #24]
 800620c:	fa02 f303 	lsl.w	r3, r2, r3
 8006210:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006212:	4313      	orrs	r3, r2
 8006214:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800621c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006224:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f003 0310 	and.w	r3, r3, #16
 800622c:	2207      	movs	r2, #7
 800622e:	fa02 f303 	lsl.w	r3, r2, r3
 8006232:	43db      	mvns	r3, r3
 8006234:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006236:	4013      	ands	r3, r2
 8006238:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	2b01      	cmp	r3, #1
 8006240:	d102      	bne.n	8006248 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 8006242:	2300      	movs	r3, #0
 8006244:	623b      	str	r3, [r7, #32]
 8006246:	e00f      	b.n	8006268 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	699b      	ldr	r3, [r3, #24]
 800624c:	2b02      	cmp	r3, #2
 800624e:	d102      	bne.n	8006256 <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8006250:	2301      	movs	r3, #1
 8006252:	623b      	str	r3, [r7, #32]
 8006254:	e008      	b.n	8006268 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	695b      	ldr	r3, [r3, #20]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d102      	bne.n	8006264 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800625e:	2301      	movs	r3, #1
 8006260:	623b      	str	r3, [r7, #32]
 8006262:	e001      	b.n	8006268 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8006264:	2300      	movs	r3, #0
 8006266:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	689a      	ldr	r2, [r3, #8]
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	695b      	ldr	r3, [r3, #20]
 8006270:	4313      	orrs	r3, r2
 8006272:	6a3a      	ldr	r2, [r7, #32]
 8006274:	4313      	orrs	r3, r2
 8006276:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f003 0310 	and.w	r3, r3, #16
 800627e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006282:	fa02 f303 	lsl.w	r3, r2, r3
 8006286:	43db      	mvns	r3, r3
 8006288:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800628a:	4013      	ands	r3, r2
 800628c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	791b      	ldrb	r3, [r3, #4]
 8006292:	2b01      	cmp	r3, #1
 8006294:	d102      	bne.n	800629c <HAL_DAC_ConfigChannel+0x1d8>
 8006296:	f44f 7380 	mov.w	r3, #256	; 0x100
 800629a:	e000      	b.n	800629e <HAL_DAC_ConfigChannel+0x1da>
 800629c:	2300      	movs	r3, #0
 800629e:	69ba      	ldr	r2, [r7, #24]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f003 0310 	and.w	r3, r3, #16
 80062aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80062ae:	fa02 f303 	lsl.w	r3, r2, r3
 80062b2:	43db      	mvns	r3, r3
 80062b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062b6:	4013      	ands	r3, r2
 80062b8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	795b      	ldrb	r3, [r3, #5]
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d102      	bne.n	80062c8 <HAL_DAC_ConfigChannel+0x204>
 80062c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80062c6:	e000      	b.n	80062ca <HAL_DAC_ConfigChannel+0x206>
 80062c8:	2300      	movs	r3, #0
 80062ca:	69ba      	ldr	r2, [r7, #24]
 80062cc:	4313      	orrs	r3, r2
 80062ce:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80062d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80062d6:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2b02      	cmp	r3, #2
 80062de:	d114      	bne.n	800630a <HAL_DAC_ConfigChannel+0x246>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80062e0:	f001 fa64 	bl	80077ac <HAL_RCC_GetHCLKFreq>
 80062e4:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	4a48      	ldr	r2, [pc, #288]	; (800640c <HAL_DAC_ConfigChannel+0x348>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d904      	bls.n	80062f8 <HAL_DAC_ConfigChannel+0x234>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80062ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062f4:	627b      	str	r3, [r7, #36]	; 0x24
 80062f6:	e00f      	b.n	8006318 <HAL_DAC_ConfigChannel+0x254>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	4a45      	ldr	r2, [pc, #276]	; (8006410 <HAL_DAC_ConfigChannel+0x34c>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d90a      	bls.n	8006316 <HAL_DAC_ConfigChannel+0x252>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006302:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006306:	627b      	str	r3, [r7, #36]	; 0x24
 8006308:	e006      	b.n	8006318 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006310:	4313      	orrs	r3, r2
 8006312:	627b      	str	r3, [r7, #36]	; 0x24
 8006314:	e000      	b.n	8006318 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8006316:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f003 0310 	and.w	r3, r3, #16
 800631e:	69ba      	ldr	r2, [r7, #24]
 8006320:	fa02 f303 	lsl.w	r3, r2, r3
 8006324:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006326:	4313      	orrs	r3, r2
 8006328:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006330:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	6819      	ldr	r1, [r3, #0]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f003 0310 	and.w	r3, r3, #16
 800633e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006342:	fa02 f303 	lsl.w	r3, r2, r3
 8006346:	43da      	mvns	r2, r3
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	400a      	ands	r2, r1
 800634e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f003 0310 	and.w	r3, r3, #16
 800635e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8006362:	fa02 f303 	lsl.w	r3, r2, r3
 8006366:	43db      	mvns	r3, r3
 8006368:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800636a:	4013      	ands	r3, r2
 800636c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	68db      	ldr	r3, [r3, #12]
 8006372:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f003 0310 	and.w	r3, r3, #16
 800637a:	69ba      	ldr	r2, [r7, #24]
 800637c:	fa02 f303 	lsl.w	r3, r2, r3
 8006380:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006382:	4313      	orrs	r3, r2
 8006384:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800638c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	6819      	ldr	r1, [r3, #0]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f003 0310 	and.w	r3, r3, #16
 800639a:	22c0      	movs	r2, #192	; 0xc0
 800639c:	fa02 f303 	lsl.w	r3, r2, r3
 80063a0:	43da      	mvns	r2, r3
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	400a      	ands	r2, r1
 80063a8:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	089b      	lsrs	r3, r3, #2
 80063b0:	f003 030f 	and.w	r3, r3, #15
 80063b4:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	089b      	lsrs	r3, r3, #2
 80063bc:	021b      	lsls	r3, r3, #8
 80063be:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80063c2:	69ba      	ldr	r2, [r7, #24]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f003 0310 	and.w	r3, r3, #16
 80063d4:	f640 710f 	movw	r1, #3855	; 0xf0f
 80063d8:	fa01 f303 	lsl.w	r3, r1, r3
 80063dc:	43db      	mvns	r3, r3
 80063de:	ea02 0103 	and.w	r1, r2, r3
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f003 0310 	and.w	r3, r3, #16
 80063e8:	69ba      	ldr	r2, [r7, #24]
 80063ea:	409a      	lsls	r2, r3
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	430a      	orrs	r2, r1
 80063f2:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2201      	movs	r2, #1
 80063f8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006400:	2300      	movs	r3, #0
}
 8006402:	4618      	mov	r0, r3
 8006404:	3728      	adds	r7, #40	; 0x28
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	09896800 	.word	0x09896800
 8006410:	04c4b400 	.word	0x04c4b400

08006414 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b084      	sub	sp, #16
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d101      	bne.n	8006426 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e08d      	b.n	8006542 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	461a      	mov	r2, r3
 800642c:	4b47      	ldr	r3, [pc, #284]	; (800654c <HAL_DMA_Init+0x138>)
 800642e:	429a      	cmp	r2, r3
 8006430:	d80f      	bhi.n	8006452 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	461a      	mov	r2, r3
 8006438:	4b45      	ldr	r3, [pc, #276]	; (8006550 <HAL_DMA_Init+0x13c>)
 800643a:	4413      	add	r3, r2
 800643c:	4a45      	ldr	r2, [pc, #276]	; (8006554 <HAL_DMA_Init+0x140>)
 800643e:	fba2 2303 	umull	r2, r3, r2, r3
 8006442:	091b      	lsrs	r3, r3, #4
 8006444:	009a      	lsls	r2, r3, #2
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a42      	ldr	r2, [pc, #264]	; (8006558 <HAL_DMA_Init+0x144>)
 800644e:	641a      	str	r2, [r3, #64]	; 0x40
 8006450:	e00e      	b.n	8006470 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	461a      	mov	r2, r3
 8006458:	4b40      	ldr	r3, [pc, #256]	; (800655c <HAL_DMA_Init+0x148>)
 800645a:	4413      	add	r3, r2
 800645c:	4a3d      	ldr	r2, [pc, #244]	; (8006554 <HAL_DMA_Init+0x140>)
 800645e:	fba2 2303 	umull	r2, r3, r2, r3
 8006462:	091b      	lsrs	r3, r3, #4
 8006464:	009a      	lsls	r2, r3, #2
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a3c      	ldr	r2, [pc, #240]	; (8006560 <HAL_DMA_Init+0x14c>)
 800646e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2202      	movs	r2, #2
 8006474:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800648a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006494:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	691b      	ldr	r3, [r3, #16]
 800649a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	699b      	ldr	r3, [r3, #24]
 80064a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6a1b      	ldr	r3, [r3, #32]
 80064b2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	68fa      	ldr	r2, [r7, #12]
 80064c0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 f9b6 	bl	8006834 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80064d0:	d102      	bne.n	80064d8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	685a      	ldr	r2, [r3, #4]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064e0:	b2d2      	uxtb	r2, r2
 80064e2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80064ec:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d010      	beq.n	8006518 <HAL_DMA_Init+0x104>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	2b04      	cmp	r3, #4
 80064fc:	d80c      	bhi.n	8006518 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 f9d6 	bl	80068b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006508:	2200      	movs	r2, #0
 800650a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006514:	605a      	str	r2, [r3, #4]
 8006516:	e008      	b.n	800652a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2200      	movs	r2, #0
 800651c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2200      	movs	r2, #0
 8006528:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006540:	2300      	movs	r3, #0
}
 8006542:	4618      	mov	r0, r3
 8006544:	3710      	adds	r7, #16
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	40020407 	.word	0x40020407
 8006550:	bffdfff8 	.word	0xbffdfff8
 8006554:	cccccccd 	.word	0xcccccccd
 8006558:	40020000 	.word	0x40020000
 800655c:	bffdfbf8 	.word	0xbffdfbf8
 8006560:	40020400 	.word	0x40020400

08006564 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b086      	sub	sp, #24
 8006568:	af00      	add	r7, sp, #0
 800656a:	60f8      	str	r0, [r7, #12]
 800656c:	60b9      	str	r1, [r7, #8]
 800656e:	607a      	str	r2, [r7, #4]
 8006570:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006572:	2300      	movs	r3, #0
 8006574:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800657c:	2b01      	cmp	r3, #1
 800657e:	d101      	bne.n	8006584 <HAL_DMA_Start_IT+0x20>
 8006580:	2302      	movs	r3, #2
 8006582:	e066      	b.n	8006652 <HAL_DMA_Start_IT+0xee>
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006592:	b2db      	uxtb	r3, r3
 8006594:	2b01      	cmp	r3, #1
 8006596:	d155      	bne.n	8006644 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2202      	movs	r2, #2
 800659c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2200      	movs	r2, #0
 80065a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f022 0201 	bic.w	r2, r2, #1
 80065b4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	68b9      	ldr	r1, [r7, #8]
 80065bc:	68f8      	ldr	r0, [r7, #12]
 80065be:	f000 f8fb 	bl	80067b8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d008      	beq.n	80065dc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f042 020e 	orr.w	r2, r2, #14
 80065d8:	601a      	str	r2, [r3, #0]
 80065da:	e00f      	b.n	80065fc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f022 0204 	bic.w	r2, r2, #4
 80065ea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f042 020a 	orr.w	r2, r2, #10
 80065fa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006606:	2b00      	cmp	r3, #0
 8006608:	d007      	beq.n	800661a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006614:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006618:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800661e:	2b00      	cmp	r3, #0
 8006620:	d007      	beq.n	8006632 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800662c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006630:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f042 0201 	orr.w	r2, r2, #1
 8006640:	601a      	str	r2, [r3, #0]
 8006642:	e005      	b.n	8006650 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2200      	movs	r2, #0
 8006648:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800664c:	2302      	movs	r3, #2
 800664e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006650:	7dfb      	ldrb	r3, [r7, #23]
}
 8006652:	4618      	mov	r0, r3
 8006654:	3718      	adds	r7, #24
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}

0800665a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800665a:	b580      	push	{r7, lr}
 800665c:	b084      	sub	sp, #16
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006676:	f003 031f 	and.w	r3, r3, #31
 800667a:	2204      	movs	r2, #4
 800667c:	409a      	lsls	r2, r3
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	4013      	ands	r3, r2
 8006682:	2b00      	cmp	r3, #0
 8006684:	d026      	beq.n	80066d4 <HAL_DMA_IRQHandler+0x7a>
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	f003 0304 	and.w	r3, r3, #4
 800668c:	2b00      	cmp	r3, #0
 800668e:	d021      	beq.n	80066d4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f003 0320 	and.w	r3, r3, #32
 800669a:	2b00      	cmp	r3, #0
 800669c:	d107      	bne.n	80066ae <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f022 0204 	bic.w	r2, r2, #4
 80066ac:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066b2:	f003 021f 	and.w	r2, r3, #31
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ba:	2104      	movs	r1, #4
 80066bc:	fa01 f202 	lsl.w	r2, r1, r2
 80066c0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d071      	beq.n	80067ae <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80066d2:	e06c      	b.n	80067ae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066d8:	f003 031f 	and.w	r3, r3, #31
 80066dc:	2202      	movs	r2, #2
 80066de:	409a      	lsls	r2, r3
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	4013      	ands	r3, r2
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d02e      	beq.n	8006746 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	f003 0302 	and.w	r3, r3, #2
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d029      	beq.n	8006746 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 0320 	and.w	r3, r3, #32
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d10b      	bne.n	8006718 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	681a      	ldr	r2, [r3, #0]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f022 020a 	bic.w	r2, r2, #10
 800670e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800671c:	f003 021f 	and.w	r2, r3, #31
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006724:	2102      	movs	r1, #2
 8006726:	fa01 f202 	lsl.w	r2, r1, r2
 800672a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2200      	movs	r2, #0
 8006730:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006738:	2b00      	cmp	r3, #0
 800673a:	d038      	beq.n	80067ae <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006740:	6878      	ldr	r0, [r7, #4]
 8006742:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006744:	e033      	b.n	80067ae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800674a:	f003 031f 	and.w	r3, r3, #31
 800674e:	2208      	movs	r2, #8
 8006750:	409a      	lsls	r2, r3
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	4013      	ands	r3, r2
 8006756:	2b00      	cmp	r3, #0
 8006758:	d02a      	beq.n	80067b0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	f003 0308 	and.w	r3, r3, #8
 8006760:	2b00      	cmp	r3, #0
 8006762:	d025      	beq.n	80067b0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	681a      	ldr	r2, [r3, #0]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f022 020e 	bic.w	r2, r2, #14
 8006772:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006778:	f003 021f 	and.w	r2, r3, #31
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006780:	2101      	movs	r1, #1
 8006782:	fa01 f202 	lsl.w	r2, r1, r2
 8006786:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d004      	beq.n	80067b0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80067ae:	bf00      	nop
 80067b0:	bf00      	nop
}
 80067b2:	3710      	adds	r7, #16
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b085      	sub	sp, #20
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	607a      	str	r2, [r7, #4]
 80067c4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80067ce:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d004      	beq.n	80067e2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067dc:	68fa      	ldr	r2, [r7, #12]
 80067de:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80067e0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067e6:	f003 021f 	and.w	r2, r3, #31
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ee:	2101      	movs	r1, #1
 80067f0:	fa01 f202 	lsl.w	r2, r1, r2
 80067f4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	683a      	ldr	r2, [r7, #0]
 80067fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	2b10      	cmp	r3, #16
 8006804:	d108      	bne.n	8006818 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	68ba      	ldr	r2, [r7, #8]
 8006814:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006816:	e007      	b.n	8006828 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	68ba      	ldr	r2, [r7, #8]
 800681e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	687a      	ldr	r2, [r7, #4]
 8006826:	60da      	str	r2, [r3, #12]
}
 8006828:	bf00      	nop
 800682a:	3714      	adds	r7, #20
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006834:	b480      	push	{r7}
 8006836:	b087      	sub	sp, #28
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	461a      	mov	r2, r3
 8006842:	4b16      	ldr	r3, [pc, #88]	; (800689c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006844:	429a      	cmp	r2, r3
 8006846:	d802      	bhi.n	800684e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006848:	4b15      	ldr	r3, [pc, #84]	; (80068a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800684a:	617b      	str	r3, [r7, #20]
 800684c:	e001      	b.n	8006852 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800684e:	4b15      	ldr	r3, [pc, #84]	; (80068a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006850:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	b2db      	uxtb	r3, r3
 800685c:	3b08      	subs	r3, #8
 800685e:	4a12      	ldr	r2, [pc, #72]	; (80068a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006860:	fba2 2303 	umull	r2, r3, r2, r3
 8006864:	091b      	lsrs	r3, r3, #4
 8006866:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800686c:	089b      	lsrs	r3, r3, #2
 800686e:	009a      	lsls	r2, r3, #2
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	4413      	add	r3, r2
 8006874:	461a      	mov	r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a0b      	ldr	r2, [pc, #44]	; (80068ac <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800687e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f003 031f 	and.w	r3, r3, #31
 8006886:	2201      	movs	r2, #1
 8006888:	409a      	lsls	r2, r3
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800688e:	bf00      	nop
 8006890:	371c      	adds	r7, #28
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	40020407 	.word	0x40020407
 80068a0:	40020800 	.word	0x40020800
 80068a4:	40020820 	.word	0x40020820
 80068a8:	cccccccd 	.word	0xcccccccd
 80068ac:	40020880 	.word	0x40020880

080068b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b085      	sub	sp, #20
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	4b0b      	ldr	r3, [pc, #44]	; (80068f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80068c4:	4413      	add	r3, r2
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	461a      	mov	r2, r3
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a08      	ldr	r2, [pc, #32]	; (80068f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80068d2:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	3b01      	subs	r3, #1
 80068d8:	f003 031f 	and.w	r3, r3, #31
 80068dc:	2201      	movs	r2, #1
 80068de:	409a      	lsls	r2, r3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80068e4:	bf00      	nop
 80068e6:	3714      	adds	r7, #20
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr
 80068f0:	1000823f 	.word	0x1000823f
 80068f4:	40020940 	.word	0x40020940

080068f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b087      	sub	sp, #28
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006902:	2300      	movs	r3, #0
 8006904:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006906:	e15a      	b.n	8006bbe <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	681a      	ldr	r2, [r3, #0]
 800690c:	2101      	movs	r1, #1
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	fa01 f303 	lsl.w	r3, r1, r3
 8006914:	4013      	ands	r3, r2
 8006916:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2b00      	cmp	r3, #0
 800691c:	f000 814c 	beq.w	8006bb8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	f003 0303 	and.w	r3, r3, #3
 8006928:	2b01      	cmp	r3, #1
 800692a:	d005      	beq.n	8006938 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006934:	2b02      	cmp	r3, #2
 8006936:	d130      	bne.n	800699a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	005b      	lsls	r3, r3, #1
 8006942:	2203      	movs	r2, #3
 8006944:	fa02 f303 	lsl.w	r3, r2, r3
 8006948:	43db      	mvns	r3, r3
 800694a:	693a      	ldr	r2, [r7, #16]
 800694c:	4013      	ands	r3, r2
 800694e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	68da      	ldr	r2, [r3, #12]
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	005b      	lsls	r3, r3, #1
 8006958:	fa02 f303 	lsl.w	r3, r2, r3
 800695c:	693a      	ldr	r2, [r7, #16]
 800695e:	4313      	orrs	r3, r2
 8006960:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	693a      	ldr	r2, [r7, #16]
 8006966:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800696e:	2201      	movs	r2, #1
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	fa02 f303 	lsl.w	r3, r2, r3
 8006976:	43db      	mvns	r3, r3
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	4013      	ands	r3, r2
 800697c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	091b      	lsrs	r3, r3, #4
 8006984:	f003 0201 	and.w	r2, r3, #1
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	fa02 f303 	lsl.w	r3, r2, r3
 800698e:	693a      	ldr	r2, [r7, #16]
 8006990:	4313      	orrs	r3, r2
 8006992:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	693a      	ldr	r2, [r7, #16]
 8006998:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	f003 0303 	and.w	r3, r3, #3
 80069a2:	2b03      	cmp	r3, #3
 80069a4:	d017      	beq.n	80069d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	005b      	lsls	r3, r3, #1
 80069b0:	2203      	movs	r2, #3
 80069b2:	fa02 f303 	lsl.w	r3, r2, r3
 80069b6:	43db      	mvns	r3, r3
 80069b8:	693a      	ldr	r2, [r7, #16]
 80069ba:	4013      	ands	r3, r2
 80069bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	689a      	ldr	r2, [r3, #8]
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	005b      	lsls	r3, r3, #1
 80069c6:	fa02 f303 	lsl.w	r3, r2, r3
 80069ca:	693a      	ldr	r2, [r7, #16]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	693a      	ldr	r2, [r7, #16]
 80069d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	f003 0303 	and.w	r3, r3, #3
 80069de:	2b02      	cmp	r3, #2
 80069e0:	d123      	bne.n	8006a2a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	08da      	lsrs	r2, r3, #3
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	3208      	adds	r2, #8
 80069ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	f003 0307 	and.w	r3, r3, #7
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	220f      	movs	r2, #15
 80069fa:	fa02 f303 	lsl.w	r3, r2, r3
 80069fe:	43db      	mvns	r3, r3
 8006a00:	693a      	ldr	r2, [r7, #16]
 8006a02:	4013      	ands	r3, r2
 8006a04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	691a      	ldr	r2, [r3, #16]
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	f003 0307 	and.w	r3, r3, #7
 8006a10:	009b      	lsls	r3, r3, #2
 8006a12:	fa02 f303 	lsl.w	r3, r2, r3
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	08da      	lsrs	r2, r3, #3
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	3208      	adds	r2, #8
 8006a24:	6939      	ldr	r1, [r7, #16]
 8006a26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	005b      	lsls	r3, r3, #1
 8006a34:	2203      	movs	r2, #3
 8006a36:	fa02 f303 	lsl.w	r3, r2, r3
 8006a3a:	43db      	mvns	r3, r3
 8006a3c:	693a      	ldr	r2, [r7, #16]
 8006a3e:	4013      	ands	r3, r2
 8006a40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	f003 0203 	and.w	r2, r3, #3
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	005b      	lsls	r3, r3, #1
 8006a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	f000 80a6 	beq.w	8006bb8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a6c:	4b5b      	ldr	r3, [pc, #364]	; (8006bdc <HAL_GPIO_Init+0x2e4>)
 8006a6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a70:	4a5a      	ldr	r2, [pc, #360]	; (8006bdc <HAL_GPIO_Init+0x2e4>)
 8006a72:	f043 0301 	orr.w	r3, r3, #1
 8006a76:	6613      	str	r3, [r2, #96]	; 0x60
 8006a78:	4b58      	ldr	r3, [pc, #352]	; (8006bdc <HAL_GPIO_Init+0x2e4>)
 8006a7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a7c:	f003 0301 	and.w	r3, r3, #1
 8006a80:	60bb      	str	r3, [r7, #8]
 8006a82:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006a84:	4a56      	ldr	r2, [pc, #344]	; (8006be0 <HAL_GPIO_Init+0x2e8>)
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	089b      	lsrs	r3, r3, #2
 8006a8a:	3302      	adds	r3, #2
 8006a8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	f003 0303 	and.w	r3, r3, #3
 8006a98:	009b      	lsls	r3, r3, #2
 8006a9a:	220f      	movs	r2, #15
 8006a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa0:	43db      	mvns	r3, r3
 8006aa2:	693a      	ldr	r2, [r7, #16]
 8006aa4:	4013      	ands	r3, r2
 8006aa6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006aae:	d01f      	beq.n	8006af0 <HAL_GPIO_Init+0x1f8>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	4a4c      	ldr	r2, [pc, #304]	; (8006be4 <HAL_GPIO_Init+0x2ec>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d019      	beq.n	8006aec <HAL_GPIO_Init+0x1f4>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	4a4b      	ldr	r2, [pc, #300]	; (8006be8 <HAL_GPIO_Init+0x2f0>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d013      	beq.n	8006ae8 <HAL_GPIO_Init+0x1f0>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	4a4a      	ldr	r2, [pc, #296]	; (8006bec <HAL_GPIO_Init+0x2f4>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d00d      	beq.n	8006ae4 <HAL_GPIO_Init+0x1ec>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4a49      	ldr	r2, [pc, #292]	; (8006bf0 <HAL_GPIO_Init+0x2f8>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d007      	beq.n	8006ae0 <HAL_GPIO_Init+0x1e8>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4a48      	ldr	r2, [pc, #288]	; (8006bf4 <HAL_GPIO_Init+0x2fc>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d101      	bne.n	8006adc <HAL_GPIO_Init+0x1e4>
 8006ad8:	2305      	movs	r3, #5
 8006ada:	e00a      	b.n	8006af2 <HAL_GPIO_Init+0x1fa>
 8006adc:	2306      	movs	r3, #6
 8006ade:	e008      	b.n	8006af2 <HAL_GPIO_Init+0x1fa>
 8006ae0:	2304      	movs	r3, #4
 8006ae2:	e006      	b.n	8006af2 <HAL_GPIO_Init+0x1fa>
 8006ae4:	2303      	movs	r3, #3
 8006ae6:	e004      	b.n	8006af2 <HAL_GPIO_Init+0x1fa>
 8006ae8:	2302      	movs	r3, #2
 8006aea:	e002      	b.n	8006af2 <HAL_GPIO_Init+0x1fa>
 8006aec:	2301      	movs	r3, #1
 8006aee:	e000      	b.n	8006af2 <HAL_GPIO_Init+0x1fa>
 8006af0:	2300      	movs	r3, #0
 8006af2:	697a      	ldr	r2, [r7, #20]
 8006af4:	f002 0203 	and.w	r2, r2, #3
 8006af8:	0092      	lsls	r2, r2, #2
 8006afa:	4093      	lsls	r3, r2
 8006afc:	693a      	ldr	r2, [r7, #16]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006b02:	4937      	ldr	r1, [pc, #220]	; (8006be0 <HAL_GPIO_Init+0x2e8>)
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	089b      	lsrs	r3, r3, #2
 8006b08:	3302      	adds	r3, #2
 8006b0a:	693a      	ldr	r2, [r7, #16]
 8006b0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006b10:	4b39      	ldr	r3, [pc, #228]	; (8006bf8 <HAL_GPIO_Init+0x300>)
 8006b12:	689b      	ldr	r3, [r3, #8]
 8006b14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	43db      	mvns	r3, r3
 8006b1a:	693a      	ldr	r2, [r7, #16]
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d003      	beq.n	8006b34 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006b2c:	693a      	ldr	r2, [r7, #16]
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	4313      	orrs	r3, r2
 8006b32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006b34:	4a30      	ldr	r2, [pc, #192]	; (8006bf8 <HAL_GPIO_Init+0x300>)
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006b3a:	4b2f      	ldr	r3, [pc, #188]	; (8006bf8 <HAL_GPIO_Init+0x300>)
 8006b3c:	68db      	ldr	r3, [r3, #12]
 8006b3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	43db      	mvns	r3, r3
 8006b44:	693a      	ldr	r2, [r7, #16]
 8006b46:	4013      	ands	r3, r2
 8006b48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d003      	beq.n	8006b5e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006b56:	693a      	ldr	r2, [r7, #16]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006b5e:	4a26      	ldr	r2, [pc, #152]	; (8006bf8 <HAL_GPIO_Init+0x300>)
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006b64:	4b24      	ldr	r3, [pc, #144]	; (8006bf8 <HAL_GPIO_Init+0x300>)
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	43db      	mvns	r3, r3
 8006b6e:	693a      	ldr	r2, [r7, #16]
 8006b70:	4013      	ands	r3, r2
 8006b72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d003      	beq.n	8006b88 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006b80:	693a      	ldr	r2, [r7, #16]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	4313      	orrs	r3, r2
 8006b86:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006b88:	4a1b      	ldr	r2, [pc, #108]	; (8006bf8 <HAL_GPIO_Init+0x300>)
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006b8e:	4b1a      	ldr	r3, [pc, #104]	; (8006bf8 <HAL_GPIO_Init+0x300>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	43db      	mvns	r3, r3
 8006b98:	693a      	ldr	r2, [r7, #16]
 8006b9a:	4013      	ands	r3, r2
 8006b9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d003      	beq.n	8006bb2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006baa:	693a      	ldr	r2, [r7, #16]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006bb2:	4a11      	ldr	r2, [pc, #68]	; (8006bf8 <HAL_GPIO_Init+0x300>)
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	3301      	adds	r3, #1
 8006bbc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	fa22 f303 	lsr.w	r3, r2, r3
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f47f ae9d 	bne.w	8006908 <HAL_GPIO_Init+0x10>
  }
}
 8006bce:	bf00      	nop
 8006bd0:	bf00      	nop
 8006bd2:	371c      	adds	r7, #28
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr
 8006bdc:	40021000 	.word	0x40021000
 8006be0:	40010000 	.word	0x40010000
 8006be4:	48000400 	.word	0x48000400
 8006be8:	48000800 	.word	0x48000800
 8006bec:	48000c00 	.word	0x48000c00
 8006bf0:	48001000 	.word	0x48001000
 8006bf4:	48001400 	.word	0x48001400
 8006bf8:	40010400 	.word	0x40010400

08006bfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b085      	sub	sp, #20
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
 8006c04:	460b      	mov	r3, r1
 8006c06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	691a      	ldr	r2, [r3, #16]
 8006c0c:	887b      	ldrh	r3, [r7, #2]
 8006c0e:	4013      	ands	r3, r2
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d002      	beq.n	8006c1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006c14:	2301      	movs	r3, #1
 8006c16:	73fb      	strb	r3, [r7, #15]
 8006c18:	e001      	b.n	8006c1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3714      	adds	r7, #20
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	460b      	mov	r3, r1
 8006c36:	807b      	strh	r3, [r7, #2]
 8006c38:	4613      	mov	r3, r2
 8006c3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006c3c:	787b      	ldrb	r3, [r7, #1]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d003      	beq.n	8006c4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006c42:	887a      	ldrh	r2, [r7, #2]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006c48:	e002      	b.n	8006c50 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006c4a:	887a      	ldrh	r2, [r7, #2]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006c50:	bf00      	nop
 8006c52:	370c      	adds	r7, #12
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	460b      	mov	r3, r1
 8006c66:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	695b      	ldr	r3, [r3, #20]
 8006c6c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006c6e:	887a      	ldrh	r2, [r7, #2]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	4013      	ands	r3, r2
 8006c74:	041a      	lsls	r2, r3, #16
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	43d9      	mvns	r1, r3
 8006c7a:	887b      	ldrh	r3, [r7, #2]
 8006c7c:	400b      	ands	r3, r1
 8006c7e:	431a      	orrs	r2, r3
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	619a      	str	r2, [r3, #24]
}
 8006c84:	bf00      	nop
 8006c86:	3714      	adds	r7, #20
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b082      	sub	sp, #8
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	4603      	mov	r3, r0
 8006c98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006c9a:	4b08      	ldr	r3, [pc, #32]	; (8006cbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006c9c:	695a      	ldr	r2, [r3, #20]
 8006c9e:	88fb      	ldrh	r3, [r7, #6]
 8006ca0:	4013      	ands	r3, r2
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d006      	beq.n	8006cb4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006ca6:	4a05      	ldr	r2, [pc, #20]	; (8006cbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006ca8:	88fb      	ldrh	r3, [r7, #6]
 8006caa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006cac:	88fb      	ldrh	r3, [r7, #6]
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f000 f806 	bl	8006cc0 <HAL_GPIO_EXTI_Callback>
  }
}
 8006cb4:	bf00      	nop
 8006cb6:	3708      	adds	r7, #8
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}
 8006cbc:	40010400 	.word	0x40010400

08006cc0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b083      	sub	sp, #12
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006cca:	bf00      	nop
 8006ccc:	370c      	adds	r7, #12
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr
	...

08006cd8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b085      	sub	sp, #20
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d141      	bne.n	8006d6a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006ce6:	4b4b      	ldr	r3, [pc, #300]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006cee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cf2:	d131      	bne.n	8006d58 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006cf4:	4b47      	ldr	r3, [pc, #284]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006cfa:	4a46      	ldr	r2, [pc, #280]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d00:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006d04:	4b43      	ldr	r3, [pc, #268]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006d0c:	4a41      	ldr	r2, [pc, #260]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006d12:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006d14:	4b40      	ldr	r3, [pc, #256]	; (8006e18 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2232      	movs	r2, #50	; 0x32
 8006d1a:	fb02 f303 	mul.w	r3, r2, r3
 8006d1e:	4a3f      	ldr	r2, [pc, #252]	; (8006e1c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006d20:	fba2 2303 	umull	r2, r3, r2, r3
 8006d24:	0c9b      	lsrs	r3, r3, #18
 8006d26:	3301      	adds	r3, #1
 8006d28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d2a:	e002      	b.n	8006d32 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	3b01      	subs	r3, #1
 8006d30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d32:	4b38      	ldr	r3, [pc, #224]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d34:	695b      	ldr	r3, [r3, #20]
 8006d36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d3e:	d102      	bne.n	8006d46 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1f2      	bne.n	8006d2c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006d46:	4b33      	ldr	r3, [pc, #204]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d48:	695b      	ldr	r3, [r3, #20]
 8006d4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d52:	d158      	bne.n	8006e06 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006d54:	2303      	movs	r3, #3
 8006d56:	e057      	b.n	8006e08 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006d58:	4b2e      	ldr	r3, [pc, #184]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d5e:	4a2d      	ldr	r2, [pc, #180]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d64:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006d68:	e04d      	b.n	8006e06 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d70:	d141      	bne.n	8006df6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006d72:	4b28      	ldr	r3, [pc, #160]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006d7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d7e:	d131      	bne.n	8006de4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006d80:	4b24      	ldr	r3, [pc, #144]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d86:	4a23      	ldr	r2, [pc, #140]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d8c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006d90:	4b20      	ldr	r3, [pc, #128]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006d98:	4a1e      	ldr	r2, [pc, #120]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006d9e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006da0:	4b1d      	ldr	r3, [pc, #116]	; (8006e18 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	2232      	movs	r2, #50	; 0x32
 8006da6:	fb02 f303 	mul.w	r3, r2, r3
 8006daa:	4a1c      	ldr	r2, [pc, #112]	; (8006e1c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006dac:	fba2 2303 	umull	r2, r3, r2, r3
 8006db0:	0c9b      	lsrs	r3, r3, #18
 8006db2:	3301      	adds	r3, #1
 8006db4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006db6:	e002      	b.n	8006dbe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006dbe:	4b15      	ldr	r3, [pc, #84]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006dc0:	695b      	ldr	r3, [r3, #20]
 8006dc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006dc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006dca:	d102      	bne.n	8006dd2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d1f2      	bne.n	8006db8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006dd2:	4b10      	ldr	r3, [pc, #64]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006dd4:	695b      	ldr	r3, [r3, #20]
 8006dd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006dda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006dde:	d112      	bne.n	8006e06 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006de0:	2303      	movs	r3, #3
 8006de2:	e011      	b.n	8006e08 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006de4:	4b0b      	ldr	r3, [pc, #44]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006de6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006dea:	4a0a      	ldr	r2, [pc, #40]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006dec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006df0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006df4:	e007      	b.n	8006e06 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006df6:	4b07      	ldr	r3, [pc, #28]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006dfe:	4a05      	ldr	r2, [pc, #20]	; (8006e14 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e00:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006e04:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006e06:	2300      	movs	r3, #0
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3714      	adds	r7, #20
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr
 8006e14:	40007000 	.word	0x40007000
 8006e18:	20000000 	.word	0x20000000
 8006e1c:	431bde83 	.word	0x431bde83

08006e20 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006e20:	b480      	push	{r7}
 8006e22:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006e24:	4b05      	ldr	r3, [pc, #20]	; (8006e3c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006e26:	689b      	ldr	r3, [r3, #8]
 8006e28:	4a04      	ldr	r2, [pc, #16]	; (8006e3c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006e2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006e2e:	6093      	str	r3, [r2, #8]
}
 8006e30:	bf00      	nop
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr
 8006e3a:	bf00      	nop
 8006e3c:	40007000 	.word	0x40007000

08006e40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b088      	sub	sp, #32
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d101      	bne.n	8006e52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e306      	b.n	8007460 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 0301 	and.w	r3, r3, #1
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d075      	beq.n	8006f4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006e5e:	4b97      	ldr	r3, [pc, #604]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006e60:	689b      	ldr	r3, [r3, #8]
 8006e62:	f003 030c 	and.w	r3, r3, #12
 8006e66:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006e68:	4b94      	ldr	r3, [pc, #592]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	f003 0303 	and.w	r3, r3, #3
 8006e70:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	2b0c      	cmp	r3, #12
 8006e76:	d102      	bne.n	8006e7e <HAL_RCC_OscConfig+0x3e>
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	2b03      	cmp	r3, #3
 8006e7c:	d002      	beq.n	8006e84 <HAL_RCC_OscConfig+0x44>
 8006e7e:	69bb      	ldr	r3, [r7, #24]
 8006e80:	2b08      	cmp	r3, #8
 8006e82:	d10b      	bne.n	8006e9c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e84:	4b8d      	ldr	r3, [pc, #564]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d05b      	beq.n	8006f48 <HAL_RCC_OscConfig+0x108>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d157      	bne.n	8006f48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e2e1      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ea4:	d106      	bne.n	8006eb4 <HAL_RCC_OscConfig+0x74>
 8006ea6:	4b85      	ldr	r3, [pc, #532]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a84      	ldr	r2, [pc, #528]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006eac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006eb0:	6013      	str	r3, [r2, #0]
 8006eb2:	e01d      	b.n	8006ef0 <HAL_RCC_OscConfig+0xb0>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006ebc:	d10c      	bne.n	8006ed8 <HAL_RCC_OscConfig+0x98>
 8006ebe:	4b7f      	ldr	r3, [pc, #508]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a7e      	ldr	r2, [pc, #504]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006ec4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006ec8:	6013      	str	r3, [r2, #0]
 8006eca:	4b7c      	ldr	r3, [pc, #496]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a7b      	ldr	r2, [pc, #492]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006ed0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ed4:	6013      	str	r3, [r2, #0]
 8006ed6:	e00b      	b.n	8006ef0 <HAL_RCC_OscConfig+0xb0>
 8006ed8:	4b78      	ldr	r3, [pc, #480]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a77      	ldr	r2, [pc, #476]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006ede:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ee2:	6013      	str	r3, [r2, #0]
 8006ee4:	4b75      	ldr	r3, [pc, #468]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a74      	ldr	r2, [pc, #464]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006eea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006eee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d013      	beq.n	8006f20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ef8:	f7fc f988 	bl	800320c <HAL_GetTick>
 8006efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006efe:	e008      	b.n	8006f12 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f00:	f7fc f984 	bl	800320c <HAL_GetTick>
 8006f04:	4602      	mov	r2, r0
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	1ad3      	subs	r3, r2, r3
 8006f0a:	2b64      	cmp	r3, #100	; 0x64
 8006f0c:	d901      	bls.n	8006f12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006f0e:	2303      	movs	r3, #3
 8006f10:	e2a6      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006f12:	4b6a      	ldr	r3, [pc, #424]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d0f0      	beq.n	8006f00 <HAL_RCC_OscConfig+0xc0>
 8006f1e:	e014      	b.n	8006f4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f20:	f7fc f974 	bl	800320c <HAL_GetTick>
 8006f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006f26:	e008      	b.n	8006f3a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f28:	f7fc f970 	bl	800320c <HAL_GetTick>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	1ad3      	subs	r3, r2, r3
 8006f32:	2b64      	cmp	r3, #100	; 0x64
 8006f34:	d901      	bls.n	8006f3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e292      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006f3a:	4b60      	ldr	r3, [pc, #384]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d1f0      	bne.n	8006f28 <HAL_RCC_OscConfig+0xe8>
 8006f46:	e000      	b.n	8006f4a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f003 0302 	and.w	r3, r3, #2
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d075      	beq.n	8007042 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f56:	4b59      	ldr	r3, [pc, #356]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	f003 030c 	and.w	r3, r3, #12
 8006f5e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f60:	4b56      	ldr	r3, [pc, #344]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006f62:	68db      	ldr	r3, [r3, #12]
 8006f64:	f003 0303 	and.w	r3, r3, #3
 8006f68:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	2b0c      	cmp	r3, #12
 8006f6e:	d102      	bne.n	8006f76 <HAL_RCC_OscConfig+0x136>
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d002      	beq.n	8006f7c <HAL_RCC_OscConfig+0x13c>
 8006f76:	69bb      	ldr	r3, [r7, #24]
 8006f78:	2b04      	cmp	r3, #4
 8006f7a:	d11f      	bne.n	8006fbc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f7c:	4b4f      	ldr	r3, [pc, #316]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d005      	beq.n	8006f94 <HAL_RCC_OscConfig+0x154>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	68db      	ldr	r3, [r3, #12]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d101      	bne.n	8006f94 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	e265      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f94:	4b49      	ldr	r3, [pc, #292]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	691b      	ldr	r3, [r3, #16]
 8006fa0:	061b      	lsls	r3, r3, #24
 8006fa2:	4946      	ldr	r1, [pc, #280]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006fa8:	4b45      	ldr	r3, [pc, #276]	; (80070c0 <HAL_RCC_OscConfig+0x280>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4618      	mov	r0, r3
 8006fae:	f7fc f8e1 	bl	8003174 <HAL_InitTick>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d043      	beq.n	8007040 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e251      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d023      	beq.n	800700c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006fc4:	4b3d      	ldr	r3, [pc, #244]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a3c      	ldr	r2, [pc, #240]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006fca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fd0:	f7fc f91c 	bl	800320c <HAL_GetTick>
 8006fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006fd6:	e008      	b.n	8006fea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006fd8:	f7fc f918 	bl	800320c <HAL_GetTick>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	693b      	ldr	r3, [r7, #16]
 8006fe0:	1ad3      	subs	r3, r2, r3
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d901      	bls.n	8006fea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	e23a      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006fea:	4b34      	ldr	r3, [pc, #208]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d0f0      	beq.n	8006fd8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ff6:	4b31      	ldr	r3, [pc, #196]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	691b      	ldr	r3, [r3, #16]
 8007002:	061b      	lsls	r3, r3, #24
 8007004:	492d      	ldr	r1, [pc, #180]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8007006:	4313      	orrs	r3, r2
 8007008:	604b      	str	r3, [r1, #4]
 800700a:	e01a      	b.n	8007042 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800700c:	4b2b      	ldr	r3, [pc, #172]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a2a      	ldr	r2, [pc, #168]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8007012:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007016:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007018:	f7fc f8f8 	bl	800320c <HAL_GetTick>
 800701c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800701e:	e008      	b.n	8007032 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007020:	f7fc f8f4 	bl	800320c <HAL_GetTick>
 8007024:	4602      	mov	r2, r0
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	2b02      	cmp	r3, #2
 800702c:	d901      	bls.n	8007032 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800702e:	2303      	movs	r3, #3
 8007030:	e216      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007032:	4b22      	ldr	r3, [pc, #136]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800703a:	2b00      	cmp	r3, #0
 800703c:	d1f0      	bne.n	8007020 <HAL_RCC_OscConfig+0x1e0>
 800703e:	e000      	b.n	8007042 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007040:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f003 0308 	and.w	r3, r3, #8
 800704a:	2b00      	cmp	r3, #0
 800704c:	d041      	beq.n	80070d2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	695b      	ldr	r3, [r3, #20]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d01c      	beq.n	8007090 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007056:	4b19      	ldr	r3, [pc, #100]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8007058:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800705c:	4a17      	ldr	r2, [pc, #92]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 800705e:	f043 0301 	orr.w	r3, r3, #1
 8007062:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007066:	f7fc f8d1 	bl	800320c <HAL_GetTick>
 800706a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800706c:	e008      	b.n	8007080 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800706e:	f7fc f8cd 	bl	800320c <HAL_GetTick>
 8007072:	4602      	mov	r2, r0
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	1ad3      	subs	r3, r2, r3
 8007078:	2b02      	cmp	r3, #2
 800707a:	d901      	bls.n	8007080 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800707c:	2303      	movs	r3, #3
 800707e:	e1ef      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007080:	4b0e      	ldr	r3, [pc, #56]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8007082:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007086:	f003 0302 	and.w	r3, r3, #2
 800708a:	2b00      	cmp	r3, #0
 800708c:	d0ef      	beq.n	800706e <HAL_RCC_OscConfig+0x22e>
 800708e:	e020      	b.n	80070d2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007090:	4b0a      	ldr	r3, [pc, #40]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8007092:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007096:	4a09      	ldr	r2, [pc, #36]	; (80070bc <HAL_RCC_OscConfig+0x27c>)
 8007098:	f023 0301 	bic.w	r3, r3, #1
 800709c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070a0:	f7fc f8b4 	bl	800320c <HAL_GetTick>
 80070a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80070a6:	e00d      	b.n	80070c4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070a8:	f7fc f8b0 	bl	800320c <HAL_GetTick>
 80070ac:	4602      	mov	r2, r0
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	1ad3      	subs	r3, r2, r3
 80070b2:	2b02      	cmp	r3, #2
 80070b4:	d906      	bls.n	80070c4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80070b6:	2303      	movs	r3, #3
 80070b8:	e1d2      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
 80070ba:	bf00      	nop
 80070bc:	40021000 	.word	0x40021000
 80070c0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80070c4:	4b8c      	ldr	r3, [pc, #560]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 80070c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80070ca:	f003 0302 	and.w	r3, r3, #2
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d1ea      	bne.n	80070a8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0304 	and.w	r3, r3, #4
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f000 80a6 	beq.w	800722c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80070e0:	2300      	movs	r3, #0
 80070e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80070e4:	4b84      	ldr	r3, [pc, #528]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 80070e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d101      	bne.n	80070f4 <HAL_RCC_OscConfig+0x2b4>
 80070f0:	2301      	movs	r3, #1
 80070f2:	e000      	b.n	80070f6 <HAL_RCC_OscConfig+0x2b6>
 80070f4:	2300      	movs	r3, #0
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d00d      	beq.n	8007116 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80070fa:	4b7f      	ldr	r3, [pc, #508]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 80070fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070fe:	4a7e      	ldr	r2, [pc, #504]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 8007100:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007104:	6593      	str	r3, [r2, #88]	; 0x58
 8007106:	4b7c      	ldr	r3, [pc, #496]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 8007108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800710a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800710e:	60fb      	str	r3, [r7, #12]
 8007110:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007112:	2301      	movs	r3, #1
 8007114:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007116:	4b79      	ldr	r3, [pc, #484]	; (80072fc <HAL_RCC_OscConfig+0x4bc>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800711e:	2b00      	cmp	r3, #0
 8007120:	d118      	bne.n	8007154 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007122:	4b76      	ldr	r3, [pc, #472]	; (80072fc <HAL_RCC_OscConfig+0x4bc>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a75      	ldr	r2, [pc, #468]	; (80072fc <HAL_RCC_OscConfig+0x4bc>)
 8007128:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800712c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800712e:	f7fc f86d 	bl	800320c <HAL_GetTick>
 8007132:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007134:	e008      	b.n	8007148 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007136:	f7fc f869 	bl	800320c <HAL_GetTick>
 800713a:	4602      	mov	r2, r0
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	1ad3      	subs	r3, r2, r3
 8007140:	2b02      	cmp	r3, #2
 8007142:	d901      	bls.n	8007148 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007144:	2303      	movs	r3, #3
 8007146:	e18b      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007148:	4b6c      	ldr	r3, [pc, #432]	; (80072fc <HAL_RCC_OscConfig+0x4bc>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007150:	2b00      	cmp	r3, #0
 8007152:	d0f0      	beq.n	8007136 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	689b      	ldr	r3, [r3, #8]
 8007158:	2b01      	cmp	r3, #1
 800715a:	d108      	bne.n	800716e <HAL_RCC_OscConfig+0x32e>
 800715c:	4b66      	ldr	r3, [pc, #408]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 800715e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007162:	4a65      	ldr	r2, [pc, #404]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 8007164:	f043 0301 	orr.w	r3, r3, #1
 8007168:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800716c:	e024      	b.n	80071b8 <HAL_RCC_OscConfig+0x378>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	2b05      	cmp	r3, #5
 8007174:	d110      	bne.n	8007198 <HAL_RCC_OscConfig+0x358>
 8007176:	4b60      	ldr	r3, [pc, #384]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 8007178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800717c:	4a5e      	ldr	r2, [pc, #376]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 800717e:	f043 0304 	orr.w	r3, r3, #4
 8007182:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007186:	4b5c      	ldr	r3, [pc, #368]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 8007188:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800718c:	4a5a      	ldr	r2, [pc, #360]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 800718e:	f043 0301 	orr.w	r3, r3, #1
 8007192:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007196:	e00f      	b.n	80071b8 <HAL_RCC_OscConfig+0x378>
 8007198:	4b57      	ldr	r3, [pc, #348]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 800719a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800719e:	4a56      	ldr	r2, [pc, #344]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 80071a0:	f023 0301 	bic.w	r3, r3, #1
 80071a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80071a8:	4b53      	ldr	r3, [pc, #332]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 80071aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071ae:	4a52      	ldr	r2, [pc, #328]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 80071b0:	f023 0304 	bic.w	r3, r3, #4
 80071b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d016      	beq.n	80071ee <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071c0:	f7fc f824 	bl	800320c <HAL_GetTick>
 80071c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80071c6:	e00a      	b.n	80071de <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071c8:	f7fc f820 	bl	800320c <HAL_GetTick>
 80071cc:	4602      	mov	r2, r0
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	1ad3      	subs	r3, r2, r3
 80071d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d901      	bls.n	80071de <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80071da:	2303      	movs	r3, #3
 80071dc:	e140      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80071de:	4b46      	ldr	r3, [pc, #280]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 80071e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071e4:	f003 0302 	and.w	r3, r3, #2
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d0ed      	beq.n	80071c8 <HAL_RCC_OscConfig+0x388>
 80071ec:	e015      	b.n	800721a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071ee:	f7fc f80d 	bl	800320c <HAL_GetTick>
 80071f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80071f4:	e00a      	b.n	800720c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071f6:	f7fc f809 	bl	800320c <HAL_GetTick>
 80071fa:	4602      	mov	r2, r0
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	1ad3      	subs	r3, r2, r3
 8007200:	f241 3288 	movw	r2, #5000	; 0x1388
 8007204:	4293      	cmp	r3, r2
 8007206:	d901      	bls.n	800720c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007208:	2303      	movs	r3, #3
 800720a:	e129      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800720c:	4b3a      	ldr	r3, [pc, #232]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 800720e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007212:	f003 0302 	and.w	r3, r3, #2
 8007216:	2b00      	cmp	r3, #0
 8007218:	d1ed      	bne.n	80071f6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800721a:	7ffb      	ldrb	r3, [r7, #31]
 800721c:	2b01      	cmp	r3, #1
 800721e:	d105      	bne.n	800722c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007220:	4b35      	ldr	r3, [pc, #212]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 8007222:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007224:	4a34      	ldr	r2, [pc, #208]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 8007226:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800722a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f003 0320 	and.w	r3, r3, #32
 8007234:	2b00      	cmp	r3, #0
 8007236:	d03c      	beq.n	80072b2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	699b      	ldr	r3, [r3, #24]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d01c      	beq.n	800727a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007240:	4b2d      	ldr	r3, [pc, #180]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 8007242:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007246:	4a2c      	ldr	r2, [pc, #176]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 8007248:	f043 0301 	orr.w	r3, r3, #1
 800724c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007250:	f7fb ffdc 	bl	800320c <HAL_GetTick>
 8007254:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007256:	e008      	b.n	800726a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007258:	f7fb ffd8 	bl	800320c <HAL_GetTick>
 800725c:	4602      	mov	r2, r0
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	1ad3      	subs	r3, r2, r3
 8007262:	2b02      	cmp	r3, #2
 8007264:	d901      	bls.n	800726a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007266:	2303      	movs	r3, #3
 8007268:	e0fa      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800726a:	4b23      	ldr	r3, [pc, #140]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 800726c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007270:	f003 0302 	and.w	r3, r3, #2
 8007274:	2b00      	cmp	r3, #0
 8007276:	d0ef      	beq.n	8007258 <HAL_RCC_OscConfig+0x418>
 8007278:	e01b      	b.n	80072b2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800727a:	4b1f      	ldr	r3, [pc, #124]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 800727c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007280:	4a1d      	ldr	r2, [pc, #116]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 8007282:	f023 0301 	bic.w	r3, r3, #1
 8007286:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800728a:	f7fb ffbf 	bl	800320c <HAL_GetTick>
 800728e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007290:	e008      	b.n	80072a4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007292:	f7fb ffbb 	bl	800320c <HAL_GetTick>
 8007296:	4602      	mov	r2, r0
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	1ad3      	subs	r3, r2, r3
 800729c:	2b02      	cmp	r3, #2
 800729e:	d901      	bls.n	80072a4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80072a0:	2303      	movs	r3, #3
 80072a2:	e0dd      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80072a4:	4b14      	ldr	r3, [pc, #80]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 80072a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80072aa:	f003 0302 	and.w	r3, r3, #2
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d1ef      	bne.n	8007292 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	69db      	ldr	r3, [r3, #28]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	f000 80d1 	beq.w	800745e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80072bc:	4b0e      	ldr	r3, [pc, #56]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f003 030c 	and.w	r3, r3, #12
 80072c4:	2b0c      	cmp	r3, #12
 80072c6:	f000 808b 	beq.w	80073e0 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	69db      	ldr	r3, [r3, #28]
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d15e      	bne.n	8007390 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072d2:	4b09      	ldr	r3, [pc, #36]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a08      	ldr	r2, [pc, #32]	; (80072f8 <HAL_RCC_OscConfig+0x4b8>)
 80072d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072de:	f7fb ff95 	bl	800320c <HAL_GetTick>
 80072e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072e4:	e00c      	b.n	8007300 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072e6:	f7fb ff91 	bl	800320c <HAL_GetTick>
 80072ea:	4602      	mov	r2, r0
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	1ad3      	subs	r3, r2, r3
 80072f0:	2b02      	cmp	r3, #2
 80072f2:	d905      	bls.n	8007300 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80072f4:	2303      	movs	r3, #3
 80072f6:	e0b3      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
 80072f8:	40021000 	.word	0x40021000
 80072fc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007300:	4b59      	ldr	r3, [pc, #356]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007308:	2b00      	cmp	r3, #0
 800730a:	d1ec      	bne.n	80072e6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800730c:	4b56      	ldr	r3, [pc, #344]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 800730e:	68da      	ldr	r2, [r3, #12]
 8007310:	4b56      	ldr	r3, [pc, #344]	; (800746c <HAL_RCC_OscConfig+0x62c>)
 8007312:	4013      	ands	r3, r2
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	6a11      	ldr	r1, [r2, #32]
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800731c:	3a01      	subs	r2, #1
 800731e:	0112      	lsls	r2, r2, #4
 8007320:	4311      	orrs	r1, r2
 8007322:	687a      	ldr	r2, [r7, #4]
 8007324:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007326:	0212      	lsls	r2, r2, #8
 8007328:	4311      	orrs	r1, r2
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800732e:	0852      	lsrs	r2, r2, #1
 8007330:	3a01      	subs	r2, #1
 8007332:	0552      	lsls	r2, r2, #21
 8007334:	4311      	orrs	r1, r2
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800733a:	0852      	lsrs	r2, r2, #1
 800733c:	3a01      	subs	r2, #1
 800733e:	0652      	lsls	r2, r2, #25
 8007340:	4311      	orrs	r1, r2
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007346:	06d2      	lsls	r2, r2, #27
 8007348:	430a      	orrs	r2, r1
 800734a:	4947      	ldr	r1, [pc, #284]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 800734c:	4313      	orrs	r3, r2
 800734e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007350:	4b45      	ldr	r3, [pc, #276]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4a44      	ldr	r2, [pc, #272]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 8007356:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800735a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800735c:	4b42      	ldr	r3, [pc, #264]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 800735e:	68db      	ldr	r3, [r3, #12]
 8007360:	4a41      	ldr	r2, [pc, #260]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 8007362:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007366:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007368:	f7fb ff50 	bl	800320c <HAL_GetTick>
 800736c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800736e:	e008      	b.n	8007382 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007370:	f7fb ff4c 	bl	800320c <HAL_GetTick>
 8007374:	4602      	mov	r2, r0
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	2b02      	cmp	r3, #2
 800737c:	d901      	bls.n	8007382 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800737e:	2303      	movs	r3, #3
 8007380:	e06e      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007382:	4b39      	ldr	r3, [pc, #228]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800738a:	2b00      	cmp	r3, #0
 800738c:	d0f0      	beq.n	8007370 <HAL_RCC_OscConfig+0x530>
 800738e:	e066      	b.n	800745e <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007390:	4b35      	ldr	r3, [pc, #212]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a34      	ldr	r2, [pc, #208]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 8007396:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800739a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800739c:	4b32      	ldr	r3, [pc, #200]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	4a31      	ldr	r2, [pc, #196]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 80073a2:	f023 0303 	bic.w	r3, r3, #3
 80073a6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80073a8:	4b2f      	ldr	r3, [pc, #188]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 80073aa:	68db      	ldr	r3, [r3, #12]
 80073ac:	4a2e      	ldr	r2, [pc, #184]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 80073ae:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80073b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073b6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073b8:	f7fb ff28 	bl	800320c <HAL_GetTick>
 80073bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80073be:	e008      	b.n	80073d2 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073c0:	f7fb ff24 	bl	800320c <HAL_GetTick>
 80073c4:	4602      	mov	r2, r0
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	1ad3      	subs	r3, r2, r3
 80073ca:	2b02      	cmp	r3, #2
 80073cc:	d901      	bls.n	80073d2 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80073ce:	2303      	movs	r3, #3
 80073d0:	e046      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80073d2:	4b25      	ldr	r3, [pc, #148]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d1f0      	bne.n	80073c0 <HAL_RCC_OscConfig+0x580>
 80073de:	e03e      	b.n	800745e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	69db      	ldr	r3, [r3, #28]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d101      	bne.n	80073ec <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	e039      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80073ec:	4b1e      	ldr	r3, [pc, #120]	; (8007468 <HAL_RCC_OscConfig+0x628>)
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	f003 0203 	and.w	r2, r3, #3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6a1b      	ldr	r3, [r3, #32]
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d12c      	bne.n	800745a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800740a:	3b01      	subs	r3, #1
 800740c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800740e:	429a      	cmp	r2, r3
 8007410:	d123      	bne.n	800745a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800741c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800741e:	429a      	cmp	r2, r3
 8007420:	d11b      	bne.n	800745a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800742c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800742e:	429a      	cmp	r2, r3
 8007430:	d113      	bne.n	800745a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800743c:	085b      	lsrs	r3, r3, #1
 800743e:	3b01      	subs	r3, #1
 8007440:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007442:	429a      	cmp	r2, r3
 8007444:	d109      	bne.n	800745a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007450:	085b      	lsrs	r3, r3, #1
 8007452:	3b01      	subs	r3, #1
 8007454:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007456:	429a      	cmp	r2, r3
 8007458:	d001      	beq.n	800745e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	e000      	b.n	8007460 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800745e:	2300      	movs	r3, #0
}
 8007460:	4618      	mov	r0, r3
 8007462:	3720      	adds	r7, #32
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}
 8007468:	40021000 	.word	0x40021000
 800746c:	019f800c 	.word	0x019f800c

08007470 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b086      	sub	sp, #24
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800747a:	2300      	movs	r3, #0
 800747c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d101      	bne.n	8007488 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	e11e      	b.n	80076c6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007488:	4b91      	ldr	r3, [pc, #580]	; (80076d0 <HAL_RCC_ClockConfig+0x260>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f003 030f 	and.w	r3, r3, #15
 8007490:	683a      	ldr	r2, [r7, #0]
 8007492:	429a      	cmp	r2, r3
 8007494:	d910      	bls.n	80074b8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007496:	4b8e      	ldr	r3, [pc, #568]	; (80076d0 <HAL_RCC_ClockConfig+0x260>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f023 020f 	bic.w	r2, r3, #15
 800749e:	498c      	ldr	r1, [pc, #560]	; (80076d0 <HAL_RCC_ClockConfig+0x260>)
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	4313      	orrs	r3, r2
 80074a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074a6:	4b8a      	ldr	r3, [pc, #552]	; (80076d0 <HAL_RCC_ClockConfig+0x260>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 030f 	and.w	r3, r3, #15
 80074ae:	683a      	ldr	r2, [r7, #0]
 80074b0:	429a      	cmp	r2, r3
 80074b2:	d001      	beq.n	80074b8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80074b4:	2301      	movs	r3, #1
 80074b6:	e106      	b.n	80076c6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f003 0301 	and.w	r3, r3, #1
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d073      	beq.n	80075ac <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	2b03      	cmp	r3, #3
 80074ca:	d129      	bne.n	8007520 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80074cc:	4b81      	ldr	r3, [pc, #516]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d101      	bne.n	80074dc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e0f4      	b.n	80076c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80074dc:	f000 f99e 	bl	800781c <RCC_GetSysClockFreqFromPLLSource>
 80074e0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80074e2:	693b      	ldr	r3, [r7, #16]
 80074e4:	4a7c      	ldr	r2, [pc, #496]	; (80076d8 <HAL_RCC_ClockConfig+0x268>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d93f      	bls.n	800756a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80074ea:	4b7a      	ldr	r3, [pc, #488]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d009      	beq.n	800750a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d033      	beq.n	800756a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007506:	2b00      	cmp	r3, #0
 8007508:	d12f      	bne.n	800756a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800750a:	4b72      	ldr	r3, [pc, #456]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007512:	4a70      	ldr	r2, [pc, #448]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 8007514:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007518:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800751a:	2380      	movs	r3, #128	; 0x80
 800751c:	617b      	str	r3, [r7, #20]
 800751e:	e024      	b.n	800756a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	685b      	ldr	r3, [r3, #4]
 8007524:	2b02      	cmp	r3, #2
 8007526:	d107      	bne.n	8007538 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007528:	4b6a      	ldr	r3, [pc, #424]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007530:	2b00      	cmp	r3, #0
 8007532:	d109      	bne.n	8007548 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	e0c6      	b.n	80076c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007538:	4b66      	ldr	r3, [pc, #408]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007540:	2b00      	cmp	r3, #0
 8007542:	d101      	bne.n	8007548 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e0be      	b.n	80076c6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007548:	f000 f8ce 	bl	80076e8 <HAL_RCC_GetSysClockFreq>
 800754c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	4a61      	ldr	r2, [pc, #388]	; (80076d8 <HAL_RCC_ClockConfig+0x268>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d909      	bls.n	800756a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007556:	4b5f      	ldr	r3, [pc, #380]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800755e:	4a5d      	ldr	r2, [pc, #372]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 8007560:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007564:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007566:	2380      	movs	r3, #128	; 0x80
 8007568:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800756a:	4b5a      	ldr	r3, [pc, #360]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	f023 0203 	bic.w	r2, r3, #3
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	4957      	ldr	r1, [pc, #348]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 8007578:	4313      	orrs	r3, r2
 800757a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800757c:	f7fb fe46 	bl	800320c <HAL_GetTick>
 8007580:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007582:	e00a      	b.n	800759a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007584:	f7fb fe42 	bl	800320c <HAL_GetTick>
 8007588:	4602      	mov	r2, r0
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	1ad3      	subs	r3, r2, r3
 800758e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007592:	4293      	cmp	r3, r2
 8007594:	d901      	bls.n	800759a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e095      	b.n	80076c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800759a:	4b4e      	ldr	r3, [pc, #312]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	f003 020c 	and.w	r2, r3, #12
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d1eb      	bne.n	8007584 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f003 0302 	and.w	r3, r3, #2
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d023      	beq.n	8007600 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f003 0304 	and.w	r3, r3, #4
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d005      	beq.n	80075d0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80075c4:	4b43      	ldr	r3, [pc, #268]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	4a42      	ldr	r2, [pc, #264]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 80075ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80075ce:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f003 0308 	and.w	r3, r3, #8
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d007      	beq.n	80075ec <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80075dc:	4b3d      	ldr	r3, [pc, #244]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80075e4:	4a3b      	ldr	r2, [pc, #236]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 80075e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80075ea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80075ec:	4b39      	ldr	r3, [pc, #228]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	4936      	ldr	r1, [pc, #216]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 80075fa:	4313      	orrs	r3, r2
 80075fc:	608b      	str	r3, [r1, #8]
 80075fe:	e008      	b.n	8007612 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	2b80      	cmp	r3, #128	; 0x80
 8007604:	d105      	bne.n	8007612 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007606:	4b33      	ldr	r3, [pc, #204]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 8007608:	689b      	ldr	r3, [r3, #8]
 800760a:	4a32      	ldr	r2, [pc, #200]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 800760c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007610:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007612:	4b2f      	ldr	r3, [pc, #188]	; (80076d0 <HAL_RCC_ClockConfig+0x260>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f003 030f 	and.w	r3, r3, #15
 800761a:	683a      	ldr	r2, [r7, #0]
 800761c:	429a      	cmp	r2, r3
 800761e:	d21d      	bcs.n	800765c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007620:	4b2b      	ldr	r3, [pc, #172]	; (80076d0 <HAL_RCC_ClockConfig+0x260>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f023 020f 	bic.w	r2, r3, #15
 8007628:	4929      	ldr	r1, [pc, #164]	; (80076d0 <HAL_RCC_ClockConfig+0x260>)
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	4313      	orrs	r3, r2
 800762e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007630:	f7fb fdec 	bl	800320c <HAL_GetTick>
 8007634:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007636:	e00a      	b.n	800764e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007638:	f7fb fde8 	bl	800320c <HAL_GetTick>
 800763c:	4602      	mov	r2, r0
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	1ad3      	subs	r3, r2, r3
 8007642:	f241 3288 	movw	r2, #5000	; 0x1388
 8007646:	4293      	cmp	r3, r2
 8007648:	d901      	bls.n	800764e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800764a:	2303      	movs	r3, #3
 800764c:	e03b      	b.n	80076c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800764e:	4b20      	ldr	r3, [pc, #128]	; (80076d0 <HAL_RCC_ClockConfig+0x260>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f003 030f 	and.w	r3, r3, #15
 8007656:	683a      	ldr	r2, [r7, #0]
 8007658:	429a      	cmp	r2, r3
 800765a:	d1ed      	bne.n	8007638 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f003 0304 	and.w	r3, r3, #4
 8007664:	2b00      	cmp	r3, #0
 8007666:	d008      	beq.n	800767a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007668:	4b1a      	ldr	r3, [pc, #104]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	68db      	ldr	r3, [r3, #12]
 8007674:	4917      	ldr	r1, [pc, #92]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 8007676:	4313      	orrs	r3, r2
 8007678:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f003 0308 	and.w	r3, r3, #8
 8007682:	2b00      	cmp	r3, #0
 8007684:	d009      	beq.n	800769a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007686:	4b13      	ldr	r3, [pc, #76]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	691b      	ldr	r3, [r3, #16]
 8007692:	00db      	lsls	r3, r3, #3
 8007694:	490f      	ldr	r1, [pc, #60]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 8007696:	4313      	orrs	r3, r2
 8007698:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800769a:	f000 f825 	bl	80076e8 <HAL_RCC_GetSysClockFreq>
 800769e:	4602      	mov	r2, r0
 80076a0:	4b0c      	ldr	r3, [pc, #48]	; (80076d4 <HAL_RCC_ClockConfig+0x264>)
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	091b      	lsrs	r3, r3, #4
 80076a6:	f003 030f 	and.w	r3, r3, #15
 80076aa:	490c      	ldr	r1, [pc, #48]	; (80076dc <HAL_RCC_ClockConfig+0x26c>)
 80076ac:	5ccb      	ldrb	r3, [r1, r3]
 80076ae:	f003 031f 	and.w	r3, r3, #31
 80076b2:	fa22 f303 	lsr.w	r3, r2, r3
 80076b6:	4a0a      	ldr	r2, [pc, #40]	; (80076e0 <HAL_RCC_ClockConfig+0x270>)
 80076b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80076ba:	4b0a      	ldr	r3, [pc, #40]	; (80076e4 <HAL_RCC_ClockConfig+0x274>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4618      	mov	r0, r3
 80076c0:	f7fb fd58 	bl	8003174 <HAL_InitTick>
 80076c4:	4603      	mov	r3, r0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3718      	adds	r7, #24
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop
 80076d0:	40022000 	.word	0x40022000
 80076d4:	40021000 	.word	0x40021000
 80076d8:	04c4b400 	.word	0x04c4b400
 80076dc:	0800b474 	.word	0x0800b474
 80076e0:	20000000 	.word	0x20000000
 80076e4:	20000004 	.word	0x20000004

080076e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b087      	sub	sp, #28
 80076ec:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80076ee:	4b2c      	ldr	r3, [pc, #176]	; (80077a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	f003 030c 	and.w	r3, r3, #12
 80076f6:	2b04      	cmp	r3, #4
 80076f8:	d102      	bne.n	8007700 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80076fa:	4b2a      	ldr	r3, [pc, #168]	; (80077a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80076fc:	613b      	str	r3, [r7, #16]
 80076fe:	e047      	b.n	8007790 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007700:	4b27      	ldr	r3, [pc, #156]	; (80077a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	f003 030c 	and.w	r3, r3, #12
 8007708:	2b08      	cmp	r3, #8
 800770a:	d102      	bne.n	8007712 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800770c:	4b26      	ldr	r3, [pc, #152]	; (80077a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800770e:	613b      	str	r3, [r7, #16]
 8007710:	e03e      	b.n	8007790 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007712:	4b23      	ldr	r3, [pc, #140]	; (80077a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	f003 030c 	and.w	r3, r3, #12
 800771a:	2b0c      	cmp	r3, #12
 800771c:	d136      	bne.n	800778c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800771e:	4b20      	ldr	r3, [pc, #128]	; (80077a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007720:	68db      	ldr	r3, [r3, #12]
 8007722:	f003 0303 	and.w	r3, r3, #3
 8007726:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007728:	4b1d      	ldr	r3, [pc, #116]	; (80077a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800772a:	68db      	ldr	r3, [r3, #12]
 800772c:	091b      	lsrs	r3, r3, #4
 800772e:	f003 030f 	and.w	r3, r3, #15
 8007732:	3301      	adds	r3, #1
 8007734:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	2b03      	cmp	r3, #3
 800773a:	d10c      	bne.n	8007756 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800773c:	4a1a      	ldr	r2, [pc, #104]	; (80077a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	fbb2 f3f3 	udiv	r3, r2, r3
 8007744:	4a16      	ldr	r2, [pc, #88]	; (80077a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007746:	68d2      	ldr	r2, [r2, #12]
 8007748:	0a12      	lsrs	r2, r2, #8
 800774a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800774e:	fb02 f303 	mul.w	r3, r2, r3
 8007752:	617b      	str	r3, [r7, #20]
      break;
 8007754:	e00c      	b.n	8007770 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007756:	4a13      	ldr	r2, [pc, #76]	; (80077a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	fbb2 f3f3 	udiv	r3, r2, r3
 800775e:	4a10      	ldr	r2, [pc, #64]	; (80077a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007760:	68d2      	ldr	r2, [r2, #12]
 8007762:	0a12      	lsrs	r2, r2, #8
 8007764:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007768:	fb02 f303 	mul.w	r3, r2, r3
 800776c:	617b      	str	r3, [r7, #20]
      break;
 800776e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007770:	4b0b      	ldr	r3, [pc, #44]	; (80077a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007772:	68db      	ldr	r3, [r3, #12]
 8007774:	0e5b      	lsrs	r3, r3, #25
 8007776:	f003 0303 	and.w	r3, r3, #3
 800777a:	3301      	adds	r3, #1
 800777c:	005b      	lsls	r3, r3, #1
 800777e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007780:	697a      	ldr	r2, [r7, #20]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	fbb2 f3f3 	udiv	r3, r2, r3
 8007788:	613b      	str	r3, [r7, #16]
 800778a:	e001      	b.n	8007790 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800778c:	2300      	movs	r3, #0
 800778e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007790:	693b      	ldr	r3, [r7, #16]
}
 8007792:	4618      	mov	r0, r3
 8007794:	371c      	adds	r7, #28
 8007796:	46bd      	mov	sp, r7
 8007798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779c:	4770      	bx	lr
 800779e:	bf00      	nop
 80077a0:	40021000 	.word	0x40021000
 80077a4:	00f42400 	.word	0x00f42400
 80077a8:	016e3600 	.word	0x016e3600

080077ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80077ac:	b480      	push	{r7}
 80077ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80077b0:	4b03      	ldr	r3, [pc, #12]	; (80077c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80077b2:	681b      	ldr	r3, [r3, #0]
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr
 80077be:	bf00      	nop
 80077c0:	20000000 	.word	0x20000000

080077c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80077c8:	f7ff fff0 	bl	80077ac <HAL_RCC_GetHCLKFreq>
 80077cc:	4602      	mov	r2, r0
 80077ce:	4b06      	ldr	r3, [pc, #24]	; (80077e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80077d0:	689b      	ldr	r3, [r3, #8]
 80077d2:	0a1b      	lsrs	r3, r3, #8
 80077d4:	f003 0307 	and.w	r3, r3, #7
 80077d8:	4904      	ldr	r1, [pc, #16]	; (80077ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80077da:	5ccb      	ldrb	r3, [r1, r3]
 80077dc:	f003 031f 	and.w	r3, r3, #31
 80077e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	bd80      	pop	{r7, pc}
 80077e8:	40021000 	.word	0x40021000
 80077ec:	0800b484 	.word	0x0800b484

080077f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80077f4:	f7ff ffda 	bl	80077ac <HAL_RCC_GetHCLKFreq>
 80077f8:	4602      	mov	r2, r0
 80077fa:	4b06      	ldr	r3, [pc, #24]	; (8007814 <HAL_RCC_GetPCLK2Freq+0x24>)
 80077fc:	689b      	ldr	r3, [r3, #8]
 80077fe:	0adb      	lsrs	r3, r3, #11
 8007800:	f003 0307 	and.w	r3, r3, #7
 8007804:	4904      	ldr	r1, [pc, #16]	; (8007818 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007806:	5ccb      	ldrb	r3, [r1, r3]
 8007808:	f003 031f 	and.w	r3, r3, #31
 800780c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007810:	4618      	mov	r0, r3
 8007812:	bd80      	pop	{r7, pc}
 8007814:	40021000 	.word	0x40021000
 8007818:	0800b484 	.word	0x0800b484

0800781c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800781c:	b480      	push	{r7}
 800781e:	b087      	sub	sp, #28
 8007820:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007822:	4b1e      	ldr	r3, [pc, #120]	; (800789c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007824:	68db      	ldr	r3, [r3, #12]
 8007826:	f003 0303 	and.w	r3, r3, #3
 800782a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800782c:	4b1b      	ldr	r3, [pc, #108]	; (800789c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	091b      	lsrs	r3, r3, #4
 8007832:	f003 030f 	and.w	r3, r3, #15
 8007836:	3301      	adds	r3, #1
 8007838:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	2b03      	cmp	r3, #3
 800783e:	d10c      	bne.n	800785a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007840:	4a17      	ldr	r2, [pc, #92]	; (80078a0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	fbb2 f3f3 	udiv	r3, r2, r3
 8007848:	4a14      	ldr	r2, [pc, #80]	; (800789c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800784a:	68d2      	ldr	r2, [r2, #12]
 800784c:	0a12      	lsrs	r2, r2, #8
 800784e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007852:	fb02 f303 	mul.w	r3, r2, r3
 8007856:	617b      	str	r3, [r7, #20]
    break;
 8007858:	e00c      	b.n	8007874 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800785a:	4a12      	ldr	r2, [pc, #72]	; (80078a4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007862:	4a0e      	ldr	r2, [pc, #56]	; (800789c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007864:	68d2      	ldr	r2, [r2, #12]
 8007866:	0a12      	lsrs	r2, r2, #8
 8007868:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800786c:	fb02 f303 	mul.w	r3, r2, r3
 8007870:	617b      	str	r3, [r7, #20]
    break;
 8007872:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007874:	4b09      	ldr	r3, [pc, #36]	; (800789c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007876:	68db      	ldr	r3, [r3, #12]
 8007878:	0e5b      	lsrs	r3, r3, #25
 800787a:	f003 0303 	and.w	r3, r3, #3
 800787e:	3301      	adds	r3, #1
 8007880:	005b      	lsls	r3, r3, #1
 8007882:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007884:	697a      	ldr	r2, [r7, #20]
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	fbb2 f3f3 	udiv	r3, r2, r3
 800788c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800788e:	687b      	ldr	r3, [r7, #4]
}
 8007890:	4618      	mov	r0, r3
 8007892:	371c      	adds	r7, #28
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr
 800789c:	40021000 	.word	0x40021000
 80078a0:	016e3600 	.word	0x016e3600
 80078a4:	00f42400 	.word	0x00f42400

080078a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b086      	sub	sp, #24
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80078b0:	2300      	movs	r3, #0
 80078b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80078b4:	2300      	movs	r3, #0
 80078b6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	f000 8098 	beq.w	80079f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80078c6:	2300      	movs	r3, #0
 80078c8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80078ca:	4b43      	ldr	r3, [pc, #268]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d10d      	bne.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078d6:	4b40      	ldr	r3, [pc, #256]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078da:	4a3f      	ldr	r2, [pc, #252]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078e0:	6593      	str	r3, [r2, #88]	; 0x58
 80078e2:	4b3d      	ldr	r3, [pc, #244]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078ea:	60bb      	str	r3, [r7, #8]
 80078ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80078ee:	2301      	movs	r3, #1
 80078f0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80078f2:	4b3a      	ldr	r3, [pc, #232]	; (80079dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4a39      	ldr	r2, [pc, #228]	; (80079dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80078f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80078fe:	f7fb fc85 	bl	800320c <HAL_GetTick>
 8007902:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007904:	e009      	b.n	800791a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007906:	f7fb fc81 	bl	800320c <HAL_GetTick>
 800790a:	4602      	mov	r2, r0
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	1ad3      	subs	r3, r2, r3
 8007910:	2b02      	cmp	r3, #2
 8007912:	d902      	bls.n	800791a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007914:	2303      	movs	r3, #3
 8007916:	74fb      	strb	r3, [r7, #19]
        break;
 8007918:	e005      	b.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800791a:	4b30      	ldr	r3, [pc, #192]	; (80079dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007922:	2b00      	cmp	r3, #0
 8007924:	d0ef      	beq.n	8007906 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007926:	7cfb      	ldrb	r3, [r7, #19]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d159      	bne.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800792c:	4b2a      	ldr	r3, [pc, #168]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800792e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007932:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007936:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d01e      	beq.n	800797c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007942:	697a      	ldr	r2, [r7, #20]
 8007944:	429a      	cmp	r2, r3
 8007946:	d019      	beq.n	800797c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007948:	4b23      	ldr	r3, [pc, #140]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800794a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800794e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007952:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007954:	4b20      	ldr	r3, [pc, #128]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007956:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800795a:	4a1f      	ldr	r2, [pc, #124]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800795c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007960:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007964:	4b1c      	ldr	r3, [pc, #112]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007966:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800796a:	4a1b      	ldr	r2, [pc, #108]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800796c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007970:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007974:	4a18      	ldr	r2, [pc, #96]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	f003 0301 	and.w	r3, r3, #1
 8007982:	2b00      	cmp	r3, #0
 8007984:	d016      	beq.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007986:	f7fb fc41 	bl	800320c <HAL_GetTick>
 800798a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800798c:	e00b      	b.n	80079a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800798e:	f7fb fc3d 	bl	800320c <HAL_GetTick>
 8007992:	4602      	mov	r2, r0
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	1ad3      	subs	r3, r2, r3
 8007998:	f241 3288 	movw	r2, #5000	; 0x1388
 800799c:	4293      	cmp	r3, r2
 800799e:	d902      	bls.n	80079a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80079a0:	2303      	movs	r3, #3
 80079a2:	74fb      	strb	r3, [r7, #19]
            break;
 80079a4:	e006      	b.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80079a6:	4b0c      	ldr	r3, [pc, #48]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80079a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079ac:	f003 0302 	and.w	r3, r3, #2
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d0ec      	beq.n	800798e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80079b4:	7cfb      	ldrb	r3, [r7, #19]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d10b      	bne.n	80079d2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80079ba:	4b07      	ldr	r3, [pc, #28]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80079bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079c8:	4903      	ldr	r1, [pc, #12]	; (80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80079ca:	4313      	orrs	r3, r2
 80079cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80079d0:	e008      	b.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80079d2:	7cfb      	ldrb	r3, [r7, #19]
 80079d4:	74bb      	strb	r3, [r7, #18]
 80079d6:	e005      	b.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80079d8:	40021000 	.word	0x40021000
 80079dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079e0:	7cfb      	ldrb	r3, [r7, #19]
 80079e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80079e4:	7c7b      	ldrb	r3, [r7, #17]
 80079e6:	2b01      	cmp	r3, #1
 80079e8:	d105      	bne.n	80079f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80079ea:	4ba7      	ldr	r3, [pc, #668]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079ee:	4aa6      	ldr	r2, [pc, #664]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079f4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f003 0301 	and.w	r3, r3, #1
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00a      	beq.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007a02:	4ba1      	ldr	r3, [pc, #644]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a08:	f023 0203 	bic.w	r2, r3, #3
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	499d      	ldr	r1, [pc, #628]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a12:	4313      	orrs	r3, r2
 8007a14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f003 0302 	and.w	r3, r3, #2
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d00a      	beq.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007a24:	4b98      	ldr	r3, [pc, #608]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a2a:	f023 020c 	bic.w	r2, r3, #12
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	689b      	ldr	r3, [r3, #8]
 8007a32:	4995      	ldr	r1, [pc, #596]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a34:	4313      	orrs	r3, r2
 8007a36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 0304 	and.w	r3, r3, #4
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d00a      	beq.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007a46:	4b90      	ldr	r3, [pc, #576]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a4c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	68db      	ldr	r3, [r3, #12]
 8007a54:	498c      	ldr	r1, [pc, #560]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a56:	4313      	orrs	r3, r2
 8007a58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f003 0308 	and.w	r3, r3, #8
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d00a      	beq.n	8007a7e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007a68:	4b87      	ldr	r3, [pc, #540]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a6e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	691b      	ldr	r3, [r3, #16]
 8007a76:	4984      	ldr	r1, [pc, #528]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f003 0310 	and.w	r3, r3, #16
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d00a      	beq.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007a8a:	4b7f      	ldr	r3, [pc, #508]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	695b      	ldr	r3, [r3, #20]
 8007a98:	497b      	ldr	r1, [pc, #492]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f003 0320 	and.w	r3, r3, #32
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00a      	beq.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007aac:	4b76      	ldr	r3, [pc, #472]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ab2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	699b      	ldr	r3, [r3, #24]
 8007aba:	4973      	ldr	r1, [pc, #460]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007abc:	4313      	orrs	r3, r2
 8007abe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d00a      	beq.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007ace:	4b6e      	ldr	r3, [pc, #440]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ad4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	69db      	ldr	r3, [r3, #28]
 8007adc:	496a      	ldr	r1, [pc, #424]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d00a      	beq.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007af0:	4b65      	ldr	r3, [pc, #404]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007af6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a1b      	ldr	r3, [r3, #32]
 8007afe:	4962      	ldr	r1, [pc, #392]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b00:	4313      	orrs	r3, r2
 8007b02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d00a      	beq.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007b12:	4b5d      	ldr	r3, [pc, #372]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b18:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b20:	4959      	ldr	r1, [pc, #356]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b22:	4313      	orrs	r3, r2
 8007b24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d00a      	beq.n	8007b4a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007b34:	4b54      	ldr	r3, [pc, #336]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b36:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007b3a:	f023 0203 	bic.w	r2, r3, #3
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b42:	4951      	ldr	r1, [pc, #324]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b44:	4313      	orrs	r3, r2
 8007b46:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d00a      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007b56:	4b4c      	ldr	r3, [pc, #304]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b5c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b64:	4948      	ldr	r1, [pc, #288]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b66:	4313      	orrs	r3, r2
 8007b68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d015      	beq.n	8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007b78:	4b43      	ldr	r3, [pc, #268]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b7e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b86:	4940      	ldr	r1, [pc, #256]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b96:	d105      	bne.n	8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b98:	4b3b      	ldr	r3, [pc, #236]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b9a:	68db      	ldr	r3, [r3, #12]
 8007b9c:	4a3a      	ldr	r2, [pc, #232]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ba2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d015      	beq.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007bb0:	4b35      	ldr	r3, [pc, #212]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bb6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bbe:	4932      	ldr	r1, [pc, #200]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007bce:	d105      	bne.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007bd0:	4b2d      	ldr	r3, [pc, #180]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bd2:	68db      	ldr	r3, [r3, #12]
 8007bd4:	4a2c      	ldr	r2, [pc, #176]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bd6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007bda:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d015      	beq.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007be8:	4b27      	ldr	r3, [pc, #156]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bee:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bf6:	4924      	ldr	r1, [pc, #144]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c02:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007c06:	d105      	bne.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c08:	4b1f      	ldr	r3, [pc, #124]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	4a1e      	ldr	r2, [pc, #120]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c12:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d015      	beq.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007c20:	4b19      	ldr	r3, [pc, #100]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c26:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c2e:	4916      	ldr	r1, [pc, #88]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c30:	4313      	orrs	r3, r2
 8007c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007c3e:	d105      	bne.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c40:	4b11      	ldr	r3, [pc, #68]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c42:	68db      	ldr	r3, [r3, #12]
 8007c44:	4a10      	ldr	r2, [pc, #64]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c4a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d019      	beq.n	8007c8c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007c58:	4b0b      	ldr	r3, [pc, #44]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c5e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c66:	4908      	ldr	r1, [pc, #32]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007c76:	d109      	bne.n	8007c8c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c78:	4b03      	ldr	r3, [pc, #12]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c7a:	68db      	ldr	r3, [r3, #12]
 8007c7c:	4a02      	ldr	r2, [pc, #8]	; (8007c88 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c82:	60d3      	str	r3, [r2, #12]
 8007c84:	e002      	b.n	8007c8c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007c86:	bf00      	nop
 8007c88:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d015      	beq.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007c98:	4b29      	ldr	r3, [pc, #164]	; (8007d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c9e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ca6:	4926      	ldr	r1, [pc, #152]	; (8007d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cb2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007cb6:	d105      	bne.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007cb8:	4b21      	ldr	r3, [pc, #132]	; (8007d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007cba:	68db      	ldr	r3, [r3, #12]
 8007cbc:	4a20      	ldr	r2, [pc, #128]	; (8007d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007cbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cc2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d015      	beq.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007cd0:	4b1b      	ldr	r3, [pc, #108]	; (8007d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cd6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cde:	4918      	ldr	r1, [pc, #96]	; (8007d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cee:	d105      	bne.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007cf0:	4b13      	ldr	r3, [pc, #76]	; (8007d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007cf2:	68db      	ldr	r3, [r3, #12]
 8007cf4:	4a12      	ldr	r2, [pc, #72]	; (8007d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007cf6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cfa:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d015      	beq.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007d08:	4b0d      	ldr	r3, [pc, #52]	; (8007d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007d0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007d0e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d16:	490a      	ldr	r1, [pc, #40]	; (8007d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d22:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007d26:	d105      	bne.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d28:	4b05      	ldr	r3, [pc, #20]	; (8007d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007d2a:	68db      	ldr	r3, [r3, #12]
 8007d2c:	4a04      	ldr	r2, [pc, #16]	; (8007d40 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007d2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d32:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007d34:	7cbb      	ldrb	r3, [r7, #18]
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3718      	adds	r7, #24
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}
 8007d3e:	bf00      	nop
 8007d40:	40021000 	.word	0x40021000

08007d44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b082      	sub	sp, #8
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d101      	bne.n	8007d56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	e049      	b.n	8007dea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d106      	bne.n	8007d70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f7fb f8a4 	bl	8002eb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2202      	movs	r2, #2
 8007d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	3304      	adds	r3, #4
 8007d80:	4619      	mov	r1, r3
 8007d82:	4610      	mov	r0, r2
 8007d84:	f000 fe08 	bl	8008998 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2201      	movs	r2, #1
 8007d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2201      	movs	r2, #1
 8007da4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2201      	movs	r2, #1
 8007dac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2201      	movs	r2, #1
 8007db4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2201      	movs	r2, #1
 8007dbc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2201      	movs	r2, #1
 8007dcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2201      	movs	r2, #1
 8007ddc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2201      	movs	r2, #1
 8007de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3708      	adds	r7, #8
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
	...

08007df4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007df4:	b480      	push	{r7}
 8007df6:	b085      	sub	sp, #20
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e02:	b2db      	uxtb	r3, r3
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d001      	beq.n	8007e0c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e04c      	b.n	8007ea6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2202      	movs	r2, #2
 8007e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a26      	ldr	r2, [pc, #152]	; (8007eb4 <HAL_TIM_Base_Start+0xc0>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d022      	beq.n	8007e64 <HAL_TIM_Base_Start+0x70>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e26:	d01d      	beq.n	8007e64 <HAL_TIM_Base_Start+0x70>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a22      	ldr	r2, [pc, #136]	; (8007eb8 <HAL_TIM_Base_Start+0xc4>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d018      	beq.n	8007e64 <HAL_TIM_Base_Start+0x70>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a21      	ldr	r2, [pc, #132]	; (8007ebc <HAL_TIM_Base_Start+0xc8>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d013      	beq.n	8007e64 <HAL_TIM_Base_Start+0x70>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a1f      	ldr	r2, [pc, #124]	; (8007ec0 <HAL_TIM_Base_Start+0xcc>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d00e      	beq.n	8007e64 <HAL_TIM_Base_Start+0x70>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a1e      	ldr	r2, [pc, #120]	; (8007ec4 <HAL_TIM_Base_Start+0xd0>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d009      	beq.n	8007e64 <HAL_TIM_Base_Start+0x70>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a1c      	ldr	r2, [pc, #112]	; (8007ec8 <HAL_TIM_Base_Start+0xd4>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d004      	beq.n	8007e64 <HAL_TIM_Base_Start+0x70>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a1b      	ldr	r2, [pc, #108]	; (8007ecc <HAL_TIM_Base_Start+0xd8>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d115      	bne.n	8007e90 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	689a      	ldr	r2, [r3, #8]
 8007e6a:	4b19      	ldr	r3, [pc, #100]	; (8007ed0 <HAL_TIM_Base_Start+0xdc>)
 8007e6c:	4013      	ands	r3, r2
 8007e6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2b06      	cmp	r3, #6
 8007e74:	d015      	beq.n	8007ea2 <HAL_TIM_Base_Start+0xae>
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e7c:	d011      	beq.n	8007ea2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	681a      	ldr	r2, [r3, #0]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f042 0201 	orr.w	r2, r2, #1
 8007e8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e8e:	e008      	b.n	8007ea2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	681a      	ldr	r2, [r3, #0]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f042 0201 	orr.w	r2, r2, #1
 8007e9e:	601a      	str	r2, [r3, #0]
 8007ea0:	e000      	b.n	8007ea4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ea2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007ea4:	2300      	movs	r3, #0
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3714      	adds	r7, #20
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb0:	4770      	bx	lr
 8007eb2:	bf00      	nop
 8007eb4:	40012c00 	.word	0x40012c00
 8007eb8:	40000400 	.word	0x40000400
 8007ebc:	40000800 	.word	0x40000800
 8007ec0:	40000c00 	.word	0x40000c00
 8007ec4:	40013400 	.word	0x40013400
 8007ec8:	40014000 	.word	0x40014000
 8007ecc:	40015000 	.word	0x40015000
 8007ed0:	00010007 	.word	0x00010007

08007ed4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b085      	sub	sp, #20
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ee2:	b2db      	uxtb	r3, r3
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	d001      	beq.n	8007eec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e054      	b.n	8007f96 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2202      	movs	r2, #2
 8007ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	68da      	ldr	r2, [r3, #12]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f042 0201 	orr.w	r2, r2, #1
 8007f02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a26      	ldr	r2, [pc, #152]	; (8007fa4 <HAL_TIM_Base_Start_IT+0xd0>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d022      	beq.n	8007f54 <HAL_TIM_Base_Start_IT+0x80>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f16:	d01d      	beq.n	8007f54 <HAL_TIM_Base_Start_IT+0x80>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a22      	ldr	r2, [pc, #136]	; (8007fa8 <HAL_TIM_Base_Start_IT+0xd4>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d018      	beq.n	8007f54 <HAL_TIM_Base_Start_IT+0x80>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a21      	ldr	r2, [pc, #132]	; (8007fac <HAL_TIM_Base_Start_IT+0xd8>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d013      	beq.n	8007f54 <HAL_TIM_Base_Start_IT+0x80>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a1f      	ldr	r2, [pc, #124]	; (8007fb0 <HAL_TIM_Base_Start_IT+0xdc>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d00e      	beq.n	8007f54 <HAL_TIM_Base_Start_IT+0x80>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a1e      	ldr	r2, [pc, #120]	; (8007fb4 <HAL_TIM_Base_Start_IT+0xe0>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d009      	beq.n	8007f54 <HAL_TIM_Base_Start_IT+0x80>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4a1c      	ldr	r2, [pc, #112]	; (8007fb8 <HAL_TIM_Base_Start_IT+0xe4>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d004      	beq.n	8007f54 <HAL_TIM_Base_Start_IT+0x80>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a1b      	ldr	r2, [pc, #108]	; (8007fbc <HAL_TIM_Base_Start_IT+0xe8>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d115      	bne.n	8007f80 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	689a      	ldr	r2, [r3, #8]
 8007f5a:	4b19      	ldr	r3, [pc, #100]	; (8007fc0 <HAL_TIM_Base_Start_IT+0xec>)
 8007f5c:	4013      	ands	r3, r2
 8007f5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2b06      	cmp	r3, #6
 8007f64:	d015      	beq.n	8007f92 <HAL_TIM_Base_Start_IT+0xbe>
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f6c:	d011      	beq.n	8007f92 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f042 0201 	orr.w	r2, r2, #1
 8007f7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f7e:	e008      	b.n	8007f92 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	681a      	ldr	r2, [r3, #0]
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f042 0201 	orr.w	r2, r2, #1
 8007f8e:	601a      	str	r2, [r3, #0]
 8007f90:	e000      	b.n	8007f94 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f92:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007f94:	2300      	movs	r3, #0
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3714      	adds	r7, #20
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop
 8007fa4:	40012c00 	.word	0x40012c00
 8007fa8:	40000400 	.word	0x40000400
 8007fac:	40000800 	.word	0x40000800
 8007fb0:	40000c00 	.word	0x40000c00
 8007fb4:	40013400 	.word	0x40013400
 8007fb8:	40014000 	.word	0x40014000
 8007fbc:	40015000 	.word	0x40015000
 8007fc0:	00010007 	.word	0x00010007

08007fc4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b082      	sub	sp, #8
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d101      	bne.n	8007fd6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	e049      	b.n	800806a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fdc:	b2db      	uxtb	r3, r3
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d106      	bne.n	8007ff0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f7fa fee4 	bl	8002db8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2202      	movs	r2, #2
 8007ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681a      	ldr	r2, [r3, #0]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	3304      	adds	r3, #4
 8008000:	4619      	mov	r1, r3
 8008002:	4610      	mov	r0, r2
 8008004:	f000 fcc8 	bl	8008998 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2201      	movs	r2, #1
 800800c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2201      	movs	r2, #1
 8008014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2201      	movs	r2, #1
 800801c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2201      	movs	r2, #1
 8008024:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2201      	movs	r2, #1
 8008034:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2201      	movs	r2, #1
 800803c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2201      	movs	r2, #1
 8008044:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2201      	movs	r2, #1
 800804c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2201      	movs	r2, #1
 8008054:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2201      	movs	r2, #1
 800805c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2201      	movs	r2, #1
 8008064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008068:	2300      	movs	r3, #0
}
 800806a:	4618      	mov	r0, r3
 800806c:	3708      	adds	r7, #8
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
	...

08008074 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b084      	sub	sp, #16
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
 800807c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d109      	bne.n	8008098 <HAL_TIM_PWM_Start+0x24>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800808a:	b2db      	uxtb	r3, r3
 800808c:	2b01      	cmp	r3, #1
 800808e:	bf14      	ite	ne
 8008090:	2301      	movne	r3, #1
 8008092:	2300      	moveq	r3, #0
 8008094:	b2db      	uxtb	r3, r3
 8008096:	e03c      	b.n	8008112 <HAL_TIM_PWM_Start+0x9e>
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	2b04      	cmp	r3, #4
 800809c:	d109      	bne.n	80080b2 <HAL_TIM_PWM_Start+0x3e>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80080a4:	b2db      	uxtb	r3, r3
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	bf14      	ite	ne
 80080aa:	2301      	movne	r3, #1
 80080ac:	2300      	moveq	r3, #0
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	e02f      	b.n	8008112 <HAL_TIM_PWM_Start+0x9e>
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	2b08      	cmp	r3, #8
 80080b6:	d109      	bne.n	80080cc <HAL_TIM_PWM_Start+0x58>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80080be:	b2db      	uxtb	r3, r3
 80080c0:	2b01      	cmp	r3, #1
 80080c2:	bf14      	ite	ne
 80080c4:	2301      	movne	r3, #1
 80080c6:	2300      	moveq	r3, #0
 80080c8:	b2db      	uxtb	r3, r3
 80080ca:	e022      	b.n	8008112 <HAL_TIM_PWM_Start+0x9e>
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	2b0c      	cmp	r3, #12
 80080d0:	d109      	bne.n	80080e6 <HAL_TIM_PWM_Start+0x72>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080d8:	b2db      	uxtb	r3, r3
 80080da:	2b01      	cmp	r3, #1
 80080dc:	bf14      	ite	ne
 80080de:	2301      	movne	r3, #1
 80080e0:	2300      	moveq	r3, #0
 80080e2:	b2db      	uxtb	r3, r3
 80080e4:	e015      	b.n	8008112 <HAL_TIM_PWM_Start+0x9e>
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	2b10      	cmp	r3, #16
 80080ea:	d109      	bne.n	8008100 <HAL_TIM_PWM_Start+0x8c>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80080f2:	b2db      	uxtb	r3, r3
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	bf14      	ite	ne
 80080f8:	2301      	movne	r3, #1
 80080fa:	2300      	moveq	r3, #0
 80080fc:	b2db      	uxtb	r3, r3
 80080fe:	e008      	b.n	8008112 <HAL_TIM_PWM_Start+0x9e>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008106:	b2db      	uxtb	r3, r3
 8008108:	2b01      	cmp	r3, #1
 800810a:	bf14      	ite	ne
 800810c:	2301      	movne	r3, #1
 800810e:	2300      	moveq	r3, #0
 8008110:	b2db      	uxtb	r3, r3
 8008112:	2b00      	cmp	r3, #0
 8008114:	d001      	beq.n	800811a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008116:	2301      	movs	r3, #1
 8008118:	e0a6      	b.n	8008268 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d104      	bne.n	800812a <HAL_TIM_PWM_Start+0xb6>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2202      	movs	r2, #2
 8008124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008128:	e023      	b.n	8008172 <HAL_TIM_PWM_Start+0xfe>
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	2b04      	cmp	r3, #4
 800812e:	d104      	bne.n	800813a <HAL_TIM_PWM_Start+0xc6>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2202      	movs	r2, #2
 8008134:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008138:	e01b      	b.n	8008172 <HAL_TIM_PWM_Start+0xfe>
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	2b08      	cmp	r3, #8
 800813e:	d104      	bne.n	800814a <HAL_TIM_PWM_Start+0xd6>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2202      	movs	r2, #2
 8008144:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008148:	e013      	b.n	8008172 <HAL_TIM_PWM_Start+0xfe>
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	2b0c      	cmp	r3, #12
 800814e:	d104      	bne.n	800815a <HAL_TIM_PWM_Start+0xe6>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2202      	movs	r2, #2
 8008154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008158:	e00b      	b.n	8008172 <HAL_TIM_PWM_Start+0xfe>
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	2b10      	cmp	r3, #16
 800815e:	d104      	bne.n	800816a <HAL_TIM_PWM_Start+0xf6>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2202      	movs	r2, #2
 8008164:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008168:	e003      	b.n	8008172 <HAL_TIM_PWM_Start+0xfe>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2202      	movs	r2, #2
 800816e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	2201      	movs	r2, #1
 8008178:	6839      	ldr	r1, [r7, #0]
 800817a:	4618      	mov	r0, r3
 800817c:	f001 f908 	bl	8009390 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a3a      	ldr	r2, [pc, #232]	; (8008270 <HAL_TIM_PWM_Start+0x1fc>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d018      	beq.n	80081bc <HAL_TIM_PWM_Start+0x148>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a39      	ldr	r2, [pc, #228]	; (8008274 <HAL_TIM_PWM_Start+0x200>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d013      	beq.n	80081bc <HAL_TIM_PWM_Start+0x148>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a37      	ldr	r2, [pc, #220]	; (8008278 <HAL_TIM_PWM_Start+0x204>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d00e      	beq.n	80081bc <HAL_TIM_PWM_Start+0x148>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a36      	ldr	r2, [pc, #216]	; (800827c <HAL_TIM_PWM_Start+0x208>)
 80081a4:	4293      	cmp	r3, r2
 80081a6:	d009      	beq.n	80081bc <HAL_TIM_PWM_Start+0x148>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4a34      	ldr	r2, [pc, #208]	; (8008280 <HAL_TIM_PWM_Start+0x20c>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d004      	beq.n	80081bc <HAL_TIM_PWM_Start+0x148>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a33      	ldr	r2, [pc, #204]	; (8008284 <HAL_TIM_PWM_Start+0x210>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d101      	bne.n	80081c0 <HAL_TIM_PWM_Start+0x14c>
 80081bc:	2301      	movs	r3, #1
 80081be:	e000      	b.n	80081c2 <HAL_TIM_PWM_Start+0x14e>
 80081c0:	2300      	movs	r3, #0
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d007      	beq.n	80081d6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80081d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a25      	ldr	r2, [pc, #148]	; (8008270 <HAL_TIM_PWM_Start+0x1fc>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d022      	beq.n	8008226 <HAL_TIM_PWM_Start+0x1b2>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081e8:	d01d      	beq.n	8008226 <HAL_TIM_PWM_Start+0x1b2>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a26      	ldr	r2, [pc, #152]	; (8008288 <HAL_TIM_PWM_Start+0x214>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d018      	beq.n	8008226 <HAL_TIM_PWM_Start+0x1b2>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4a24      	ldr	r2, [pc, #144]	; (800828c <HAL_TIM_PWM_Start+0x218>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d013      	beq.n	8008226 <HAL_TIM_PWM_Start+0x1b2>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a23      	ldr	r2, [pc, #140]	; (8008290 <HAL_TIM_PWM_Start+0x21c>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d00e      	beq.n	8008226 <HAL_TIM_PWM_Start+0x1b2>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	4a19      	ldr	r2, [pc, #100]	; (8008274 <HAL_TIM_PWM_Start+0x200>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d009      	beq.n	8008226 <HAL_TIM_PWM_Start+0x1b2>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	4a18      	ldr	r2, [pc, #96]	; (8008278 <HAL_TIM_PWM_Start+0x204>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d004      	beq.n	8008226 <HAL_TIM_PWM_Start+0x1b2>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a18      	ldr	r2, [pc, #96]	; (8008284 <HAL_TIM_PWM_Start+0x210>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d115      	bne.n	8008252 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	689a      	ldr	r2, [r3, #8]
 800822c:	4b19      	ldr	r3, [pc, #100]	; (8008294 <HAL_TIM_PWM_Start+0x220>)
 800822e:	4013      	ands	r3, r2
 8008230:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2b06      	cmp	r3, #6
 8008236:	d015      	beq.n	8008264 <HAL_TIM_PWM_Start+0x1f0>
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800823e:	d011      	beq.n	8008264 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	681a      	ldr	r2, [r3, #0]
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f042 0201 	orr.w	r2, r2, #1
 800824e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008250:	e008      	b.n	8008264 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f042 0201 	orr.w	r2, r2, #1
 8008260:	601a      	str	r2, [r3, #0]
 8008262:	e000      	b.n	8008266 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008264:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008266:	2300      	movs	r3, #0
}
 8008268:	4618      	mov	r0, r3
 800826a:	3710      	adds	r7, #16
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}
 8008270:	40012c00 	.word	0x40012c00
 8008274:	40013400 	.word	0x40013400
 8008278:	40014000 	.word	0x40014000
 800827c:	40014400 	.word	0x40014400
 8008280:	40014800 	.word	0x40014800
 8008284:	40015000 	.word	0x40015000
 8008288:	40000400 	.word	0x40000400
 800828c:	40000800 	.word	0x40000800
 8008290:	40000c00 	.word	0x40000c00
 8008294:	00010007 	.word	0x00010007

08008298 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b082      	sub	sp, #8
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d101      	bne.n	80082aa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80082a6:	2301      	movs	r3, #1
 80082a8:	e049      	b.n	800833e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082b0:	b2db      	uxtb	r3, r3
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d106      	bne.n	80082c4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2200      	movs	r2, #0
 80082ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f7fa fd9a 	bl	8002df8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2202      	movs	r2, #2
 80082c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	3304      	adds	r3, #4
 80082d4:	4619      	mov	r1, r3
 80082d6:	4610      	mov	r0, r2
 80082d8:	f000 fb5e 	bl	8008998 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2201      	movs	r2, #1
 80082e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2201      	movs	r2, #1
 80082e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2201      	movs	r2, #1
 80082f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2201      	movs	r2, #1
 80082f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2201      	movs	r2, #1
 8008300:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2201      	movs	r2, #1
 8008308:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2201      	movs	r2, #1
 8008310:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2201      	movs	r2, #1
 8008318:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2201      	movs	r2, #1
 8008320:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2201      	movs	r2, #1
 8008328:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2201      	movs	r2, #1
 8008330:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2201      	movs	r2, #1
 8008338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800833c:	2300      	movs	r3, #0
}
 800833e:	4618      	mov	r0, r3
 8008340:	3708      	adds	r7, #8
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}
	...

08008348 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b084      	sub	sp, #16
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
 8008350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008352:	2300      	movs	r3, #0
 8008354:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d104      	bne.n	8008366 <HAL_TIM_IC_Start_IT+0x1e>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008362:	b2db      	uxtb	r3, r3
 8008364:	e023      	b.n	80083ae <HAL_TIM_IC_Start_IT+0x66>
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	2b04      	cmp	r3, #4
 800836a:	d104      	bne.n	8008376 <HAL_TIM_IC_Start_IT+0x2e>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008372:	b2db      	uxtb	r3, r3
 8008374:	e01b      	b.n	80083ae <HAL_TIM_IC_Start_IT+0x66>
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	2b08      	cmp	r3, #8
 800837a:	d104      	bne.n	8008386 <HAL_TIM_IC_Start_IT+0x3e>
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008382:	b2db      	uxtb	r3, r3
 8008384:	e013      	b.n	80083ae <HAL_TIM_IC_Start_IT+0x66>
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	2b0c      	cmp	r3, #12
 800838a:	d104      	bne.n	8008396 <HAL_TIM_IC_Start_IT+0x4e>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008392:	b2db      	uxtb	r3, r3
 8008394:	e00b      	b.n	80083ae <HAL_TIM_IC_Start_IT+0x66>
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	2b10      	cmp	r3, #16
 800839a:	d104      	bne.n	80083a6 <HAL_TIM_IC_Start_IT+0x5e>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80083a2:	b2db      	uxtb	r3, r3
 80083a4:	e003      	b.n	80083ae <HAL_TIM_IC_Start_IT+0x66>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80083ac:	b2db      	uxtb	r3, r3
 80083ae:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d104      	bne.n	80083c0 <HAL_TIM_IC_Start_IT+0x78>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80083bc:	b2db      	uxtb	r3, r3
 80083be:	e013      	b.n	80083e8 <HAL_TIM_IC_Start_IT+0xa0>
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	2b04      	cmp	r3, #4
 80083c4:	d104      	bne.n	80083d0 <HAL_TIM_IC_Start_IT+0x88>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	e00b      	b.n	80083e8 <HAL_TIM_IC_Start_IT+0xa0>
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	2b08      	cmp	r3, #8
 80083d4:	d104      	bne.n	80083e0 <HAL_TIM_IC_Start_IT+0x98>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	e003      	b.n	80083e8 <HAL_TIM_IC_Start_IT+0xa0>
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80083ea:	7bbb      	ldrb	r3, [r7, #14]
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d102      	bne.n	80083f6 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80083f0:	7b7b      	ldrb	r3, [r7, #13]
 80083f2:	2b01      	cmp	r3, #1
 80083f4:	d001      	beq.n	80083fa <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80083f6:	2301      	movs	r3, #1
 80083f8:	e0e2      	b.n	80085c0 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d104      	bne.n	800840a <HAL_TIM_IC_Start_IT+0xc2>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2202      	movs	r2, #2
 8008404:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008408:	e023      	b.n	8008452 <HAL_TIM_IC_Start_IT+0x10a>
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	2b04      	cmp	r3, #4
 800840e:	d104      	bne.n	800841a <HAL_TIM_IC_Start_IT+0xd2>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2202      	movs	r2, #2
 8008414:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008418:	e01b      	b.n	8008452 <HAL_TIM_IC_Start_IT+0x10a>
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	2b08      	cmp	r3, #8
 800841e:	d104      	bne.n	800842a <HAL_TIM_IC_Start_IT+0xe2>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2202      	movs	r2, #2
 8008424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008428:	e013      	b.n	8008452 <HAL_TIM_IC_Start_IT+0x10a>
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	2b0c      	cmp	r3, #12
 800842e:	d104      	bne.n	800843a <HAL_TIM_IC_Start_IT+0xf2>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2202      	movs	r2, #2
 8008434:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008438:	e00b      	b.n	8008452 <HAL_TIM_IC_Start_IT+0x10a>
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	2b10      	cmp	r3, #16
 800843e:	d104      	bne.n	800844a <HAL_TIM_IC_Start_IT+0x102>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2202      	movs	r2, #2
 8008444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008448:	e003      	b.n	8008452 <HAL_TIM_IC_Start_IT+0x10a>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2202      	movs	r2, #2
 800844e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d104      	bne.n	8008462 <HAL_TIM_IC_Start_IT+0x11a>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2202      	movs	r2, #2
 800845c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008460:	e013      	b.n	800848a <HAL_TIM_IC_Start_IT+0x142>
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	2b04      	cmp	r3, #4
 8008466:	d104      	bne.n	8008472 <HAL_TIM_IC_Start_IT+0x12a>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2202      	movs	r2, #2
 800846c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008470:	e00b      	b.n	800848a <HAL_TIM_IC_Start_IT+0x142>
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	2b08      	cmp	r3, #8
 8008476:	d104      	bne.n	8008482 <HAL_TIM_IC_Start_IT+0x13a>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2202      	movs	r2, #2
 800847c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008480:	e003      	b.n	800848a <HAL_TIM_IC_Start_IT+0x142>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2202      	movs	r2, #2
 8008486:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	2b0c      	cmp	r3, #12
 800848e:	d841      	bhi.n	8008514 <HAL_TIM_IC_Start_IT+0x1cc>
 8008490:	a201      	add	r2, pc, #4	; (adr r2, 8008498 <HAL_TIM_IC_Start_IT+0x150>)
 8008492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008496:	bf00      	nop
 8008498:	080084cd 	.word	0x080084cd
 800849c:	08008515 	.word	0x08008515
 80084a0:	08008515 	.word	0x08008515
 80084a4:	08008515 	.word	0x08008515
 80084a8:	080084df 	.word	0x080084df
 80084ac:	08008515 	.word	0x08008515
 80084b0:	08008515 	.word	0x08008515
 80084b4:	08008515 	.word	0x08008515
 80084b8:	080084f1 	.word	0x080084f1
 80084bc:	08008515 	.word	0x08008515
 80084c0:	08008515 	.word	0x08008515
 80084c4:	08008515 	.word	0x08008515
 80084c8:	08008503 	.word	0x08008503
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	68da      	ldr	r2, [r3, #12]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f042 0202 	orr.w	r2, r2, #2
 80084da:	60da      	str	r2, [r3, #12]
      break;
 80084dc:	e01d      	b.n	800851a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	68da      	ldr	r2, [r3, #12]
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f042 0204 	orr.w	r2, r2, #4
 80084ec:	60da      	str	r2, [r3, #12]
      break;
 80084ee:	e014      	b.n	800851a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	68da      	ldr	r2, [r3, #12]
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f042 0208 	orr.w	r2, r2, #8
 80084fe:	60da      	str	r2, [r3, #12]
      break;
 8008500:	e00b      	b.n	800851a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	68da      	ldr	r2, [r3, #12]
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f042 0210 	orr.w	r2, r2, #16
 8008510:	60da      	str	r2, [r3, #12]
      break;
 8008512:	e002      	b.n	800851a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8008514:	2301      	movs	r3, #1
 8008516:	73fb      	strb	r3, [r7, #15]
      break;
 8008518:	bf00      	nop
  }

  if (status == HAL_OK)
 800851a:	7bfb      	ldrb	r3, [r7, #15]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d14e      	bne.n	80085be <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	2201      	movs	r2, #1
 8008526:	6839      	ldr	r1, [r7, #0]
 8008528:	4618      	mov	r0, r3
 800852a:	f000 ff31 	bl	8009390 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	4a25      	ldr	r2, [pc, #148]	; (80085c8 <HAL_TIM_IC_Start_IT+0x280>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d022      	beq.n	800857e <HAL_TIM_IC_Start_IT+0x236>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008540:	d01d      	beq.n	800857e <HAL_TIM_IC_Start_IT+0x236>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a21      	ldr	r2, [pc, #132]	; (80085cc <HAL_TIM_IC_Start_IT+0x284>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d018      	beq.n	800857e <HAL_TIM_IC_Start_IT+0x236>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a1f      	ldr	r2, [pc, #124]	; (80085d0 <HAL_TIM_IC_Start_IT+0x288>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d013      	beq.n	800857e <HAL_TIM_IC_Start_IT+0x236>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4a1e      	ldr	r2, [pc, #120]	; (80085d4 <HAL_TIM_IC_Start_IT+0x28c>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d00e      	beq.n	800857e <HAL_TIM_IC_Start_IT+0x236>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4a1c      	ldr	r2, [pc, #112]	; (80085d8 <HAL_TIM_IC_Start_IT+0x290>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d009      	beq.n	800857e <HAL_TIM_IC_Start_IT+0x236>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a1b      	ldr	r2, [pc, #108]	; (80085dc <HAL_TIM_IC_Start_IT+0x294>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d004      	beq.n	800857e <HAL_TIM_IC_Start_IT+0x236>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a19      	ldr	r2, [pc, #100]	; (80085e0 <HAL_TIM_IC_Start_IT+0x298>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d115      	bne.n	80085aa <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	689a      	ldr	r2, [r3, #8]
 8008584:	4b17      	ldr	r3, [pc, #92]	; (80085e4 <HAL_TIM_IC_Start_IT+0x29c>)
 8008586:	4013      	ands	r3, r2
 8008588:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800858a:	68bb      	ldr	r3, [r7, #8]
 800858c:	2b06      	cmp	r3, #6
 800858e:	d015      	beq.n	80085bc <HAL_TIM_IC_Start_IT+0x274>
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008596:	d011      	beq.n	80085bc <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	681a      	ldr	r2, [r3, #0]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f042 0201 	orr.w	r2, r2, #1
 80085a6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085a8:	e008      	b.n	80085bc <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	681a      	ldr	r2, [r3, #0]
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f042 0201 	orr.w	r2, r2, #1
 80085b8:	601a      	str	r2, [r3, #0]
 80085ba:	e000      	b.n	80085be <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085bc:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80085be:	7bfb      	ldrb	r3, [r7, #15]
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	3710      	adds	r7, #16
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}
 80085c8:	40012c00 	.word	0x40012c00
 80085cc:	40000400 	.word	0x40000400
 80085d0:	40000800 	.word	0x40000800
 80085d4:	40000c00 	.word	0x40000c00
 80085d8:	40013400 	.word	0x40013400
 80085dc:	40014000 	.word	0x40014000
 80085e0:	40015000 	.word	0x40015000
 80085e4:	00010007 	.word	0x00010007

080085e8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b086      	sub	sp, #24
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	60f8      	str	r0, [r7, #12]
 80085f0:	60b9      	str	r1, [r7, #8]
 80085f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80085f4:	2300      	movs	r3, #0
 80085f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085fe:	2b01      	cmp	r3, #1
 8008600:	d101      	bne.n	8008606 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008602:	2302      	movs	r3, #2
 8008604:	e088      	b.n	8008718 <HAL_TIM_IC_ConfigChannel+0x130>
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2201      	movs	r2, #1
 800860a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d11b      	bne.n	800864c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	6818      	ldr	r0, [r3, #0]
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	6819      	ldr	r1, [r3, #0]
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	685a      	ldr	r2, [r3, #4]
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	68db      	ldr	r3, [r3, #12]
 8008624:	f000 fd8a 	bl	800913c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	699a      	ldr	r2, [r3, #24]
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f022 020c 	bic.w	r2, r2, #12
 8008636:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	6999      	ldr	r1, [r3, #24]
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	689a      	ldr	r2, [r3, #8]
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	430a      	orrs	r2, r1
 8008648:	619a      	str	r2, [r3, #24]
 800864a:	e060      	b.n	800870e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2b04      	cmp	r3, #4
 8008650:	d11c      	bne.n	800868c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	6818      	ldr	r0, [r3, #0]
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	6819      	ldr	r1, [r3, #0]
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	685a      	ldr	r2, [r3, #4]
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	68db      	ldr	r3, [r3, #12]
 8008662:	f000 fddf 	bl	8009224 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	699a      	ldr	r2, [r3, #24]
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008674:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	6999      	ldr	r1, [r3, #24]
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	021a      	lsls	r2, r3, #8
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	430a      	orrs	r2, r1
 8008688:	619a      	str	r2, [r3, #24]
 800868a:	e040      	b.n	800870e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2b08      	cmp	r3, #8
 8008690:	d11b      	bne.n	80086ca <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	6818      	ldr	r0, [r3, #0]
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	6819      	ldr	r1, [r3, #0]
 800869a:	68bb      	ldr	r3, [r7, #8]
 800869c:	685a      	ldr	r2, [r3, #4]
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	68db      	ldr	r3, [r3, #12]
 80086a2:	f000 fdfc 	bl	800929e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	69da      	ldr	r2, [r3, #28]
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f022 020c 	bic.w	r2, r2, #12
 80086b4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	69d9      	ldr	r1, [r3, #28]
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	689a      	ldr	r2, [r3, #8]
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	430a      	orrs	r2, r1
 80086c6:	61da      	str	r2, [r3, #28]
 80086c8:	e021      	b.n	800870e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2b0c      	cmp	r3, #12
 80086ce:	d11c      	bne.n	800870a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	6818      	ldr	r0, [r3, #0]
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	6819      	ldr	r1, [r3, #0]
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	685a      	ldr	r2, [r3, #4]
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	68db      	ldr	r3, [r3, #12]
 80086e0:	f000 fe19 	bl	8009316 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	69da      	ldr	r2, [r3, #28]
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80086f2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	69d9      	ldr	r1, [r3, #28]
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	689b      	ldr	r3, [r3, #8]
 80086fe:	021a      	lsls	r2, r3, #8
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	430a      	orrs	r2, r1
 8008706:	61da      	str	r2, [r3, #28]
 8008708:	e001      	b.n	800870e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800870a:	2301      	movs	r3, #1
 800870c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	2200      	movs	r2, #0
 8008712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008716:	7dfb      	ldrb	r3, [r7, #23]
}
 8008718:	4618      	mov	r0, r3
 800871a:	3718      	adds	r7, #24
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b086      	sub	sp, #24
 8008724:	af00      	add	r7, sp, #0
 8008726:	60f8      	str	r0, [r7, #12]
 8008728:	60b9      	str	r1, [r7, #8]
 800872a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800872c:	2300      	movs	r3, #0
 800872e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008736:	2b01      	cmp	r3, #1
 8008738:	d101      	bne.n	800873e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800873a:	2302      	movs	r3, #2
 800873c:	e0ff      	b.n	800893e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2201      	movs	r2, #1
 8008742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2b14      	cmp	r3, #20
 800874a:	f200 80f0 	bhi.w	800892e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800874e:	a201      	add	r2, pc, #4	; (adr r2, 8008754 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008754:	080087a9 	.word	0x080087a9
 8008758:	0800892f 	.word	0x0800892f
 800875c:	0800892f 	.word	0x0800892f
 8008760:	0800892f 	.word	0x0800892f
 8008764:	080087e9 	.word	0x080087e9
 8008768:	0800892f 	.word	0x0800892f
 800876c:	0800892f 	.word	0x0800892f
 8008770:	0800892f 	.word	0x0800892f
 8008774:	0800882b 	.word	0x0800882b
 8008778:	0800892f 	.word	0x0800892f
 800877c:	0800892f 	.word	0x0800892f
 8008780:	0800892f 	.word	0x0800892f
 8008784:	0800886b 	.word	0x0800886b
 8008788:	0800892f 	.word	0x0800892f
 800878c:	0800892f 	.word	0x0800892f
 8008790:	0800892f 	.word	0x0800892f
 8008794:	080088ad 	.word	0x080088ad
 8008798:	0800892f 	.word	0x0800892f
 800879c:	0800892f 	.word	0x0800892f
 80087a0:	0800892f 	.word	0x0800892f
 80087a4:	080088ed 	.word	0x080088ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	68b9      	ldr	r1, [r7, #8]
 80087ae:	4618      	mov	r0, r3
 80087b0:	f000 f99a 	bl	8008ae8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	699a      	ldr	r2, [r3, #24]
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f042 0208 	orr.w	r2, r2, #8
 80087c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	699a      	ldr	r2, [r3, #24]
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f022 0204 	bic.w	r2, r2, #4
 80087d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	6999      	ldr	r1, [r3, #24]
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	691a      	ldr	r2, [r3, #16]
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	430a      	orrs	r2, r1
 80087e4:	619a      	str	r2, [r3, #24]
      break;
 80087e6:	e0a5      	b.n	8008934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	68b9      	ldr	r1, [r7, #8]
 80087ee:	4618      	mov	r0, r3
 80087f0:	f000 fa14 	bl	8008c1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	699a      	ldr	r2, [r3, #24]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008802:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	699a      	ldr	r2, [r3, #24]
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008812:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	6999      	ldr	r1, [r3, #24]
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	691b      	ldr	r3, [r3, #16]
 800881e:	021a      	lsls	r2, r3, #8
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	430a      	orrs	r2, r1
 8008826:	619a      	str	r2, [r3, #24]
      break;
 8008828:	e084      	b.n	8008934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	68b9      	ldr	r1, [r7, #8]
 8008830:	4618      	mov	r0, r3
 8008832:	f000 fa87 	bl	8008d44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	69da      	ldr	r2, [r3, #28]
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f042 0208 	orr.w	r2, r2, #8
 8008844:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	69da      	ldr	r2, [r3, #28]
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f022 0204 	bic.w	r2, r2, #4
 8008854:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	69d9      	ldr	r1, [r3, #28]
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	691a      	ldr	r2, [r3, #16]
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	430a      	orrs	r2, r1
 8008866:	61da      	str	r2, [r3, #28]
      break;
 8008868:	e064      	b.n	8008934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	68b9      	ldr	r1, [r7, #8]
 8008870:	4618      	mov	r0, r3
 8008872:	f000 faf9 	bl	8008e68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	69da      	ldr	r2, [r3, #28]
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008884:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	69da      	ldr	r2, [r3, #28]
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008894:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	69d9      	ldr	r1, [r3, #28]
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	691b      	ldr	r3, [r3, #16]
 80088a0:	021a      	lsls	r2, r3, #8
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	430a      	orrs	r2, r1
 80088a8:	61da      	str	r2, [r3, #28]
      break;
 80088aa:	e043      	b.n	8008934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	68b9      	ldr	r1, [r7, #8]
 80088b2:	4618      	mov	r0, r3
 80088b4:	f000 fb6c 	bl	8008f90 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f042 0208 	orr.w	r2, r2, #8
 80088c6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f022 0204 	bic.w	r2, r2, #4
 80088d6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	691a      	ldr	r2, [r3, #16]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	430a      	orrs	r2, r1
 80088e8:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80088ea:	e023      	b.n	8008934 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	68b9      	ldr	r1, [r7, #8]
 80088f2:	4618      	mov	r0, r3
 80088f4:	f000 fbb6 	bl	8009064 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008906:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008916:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	691b      	ldr	r3, [r3, #16]
 8008922:	021a      	lsls	r2, r3, #8
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	430a      	orrs	r2, r1
 800892a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800892c:	e002      	b.n	8008934 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800892e:	2301      	movs	r3, #1
 8008930:	75fb      	strb	r3, [r7, #23]
      break;
 8008932:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2200      	movs	r2, #0
 8008938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800893c:	7dfb      	ldrb	r3, [r7, #23]
}
 800893e:	4618      	mov	r0, r3
 8008940:	3718      	adds	r7, #24
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}
 8008946:	bf00      	nop

08008948 <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8008948:	b480      	push	{r7}
 800894a:	b083      	sub	sp, #12
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008958:	2b01      	cmp	r3, #1
 800895a:	d101      	bne.n	8008960 <HAL_TIM_GenerateEvent+0x18>
 800895c:	2302      	movs	r3, #2
 800895e:	e014      	b.n	800898a <HAL_TIM_GenerateEvent+0x42>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2201      	movs	r2, #1
 8008964:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2202      	movs	r2, #2
 800896c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	683a      	ldr	r2, [r7, #0]
 8008976:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2201      	movs	r2, #1
 800897c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2200      	movs	r2, #0
 8008984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8008988:	2300      	movs	r3, #0
}
 800898a:	4618      	mov	r0, r3
 800898c:	370c      	adds	r7, #12
 800898e:	46bd      	mov	sp, r7
 8008990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008994:	4770      	bx	lr
	...

08008998 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008998:	b480      	push	{r7}
 800899a:	b085      	sub	sp, #20
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
 80089a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	4a46      	ldr	r2, [pc, #280]	; (8008ac4 <TIM_Base_SetConfig+0x12c>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d017      	beq.n	80089e0 <TIM_Base_SetConfig+0x48>
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089b6:	d013      	beq.n	80089e0 <TIM_Base_SetConfig+0x48>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	4a43      	ldr	r2, [pc, #268]	; (8008ac8 <TIM_Base_SetConfig+0x130>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d00f      	beq.n	80089e0 <TIM_Base_SetConfig+0x48>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	4a42      	ldr	r2, [pc, #264]	; (8008acc <TIM_Base_SetConfig+0x134>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d00b      	beq.n	80089e0 <TIM_Base_SetConfig+0x48>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	4a41      	ldr	r2, [pc, #260]	; (8008ad0 <TIM_Base_SetConfig+0x138>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d007      	beq.n	80089e0 <TIM_Base_SetConfig+0x48>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	4a40      	ldr	r2, [pc, #256]	; (8008ad4 <TIM_Base_SetConfig+0x13c>)
 80089d4:	4293      	cmp	r3, r2
 80089d6:	d003      	beq.n	80089e0 <TIM_Base_SetConfig+0x48>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	4a3f      	ldr	r2, [pc, #252]	; (8008ad8 <TIM_Base_SetConfig+0x140>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d108      	bne.n	80089f2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	68fa      	ldr	r2, [r7, #12]
 80089ee:	4313      	orrs	r3, r2
 80089f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4a33      	ldr	r2, [pc, #204]	; (8008ac4 <TIM_Base_SetConfig+0x12c>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d023      	beq.n	8008a42 <TIM_Base_SetConfig+0xaa>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a00:	d01f      	beq.n	8008a42 <TIM_Base_SetConfig+0xaa>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	4a30      	ldr	r2, [pc, #192]	; (8008ac8 <TIM_Base_SetConfig+0x130>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d01b      	beq.n	8008a42 <TIM_Base_SetConfig+0xaa>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	4a2f      	ldr	r2, [pc, #188]	; (8008acc <TIM_Base_SetConfig+0x134>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d017      	beq.n	8008a42 <TIM_Base_SetConfig+0xaa>
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	4a2e      	ldr	r2, [pc, #184]	; (8008ad0 <TIM_Base_SetConfig+0x138>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d013      	beq.n	8008a42 <TIM_Base_SetConfig+0xaa>
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	4a2d      	ldr	r2, [pc, #180]	; (8008ad4 <TIM_Base_SetConfig+0x13c>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d00f      	beq.n	8008a42 <TIM_Base_SetConfig+0xaa>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	4a2d      	ldr	r2, [pc, #180]	; (8008adc <TIM_Base_SetConfig+0x144>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d00b      	beq.n	8008a42 <TIM_Base_SetConfig+0xaa>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	4a2c      	ldr	r2, [pc, #176]	; (8008ae0 <TIM_Base_SetConfig+0x148>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d007      	beq.n	8008a42 <TIM_Base_SetConfig+0xaa>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	4a2b      	ldr	r2, [pc, #172]	; (8008ae4 <TIM_Base_SetConfig+0x14c>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d003      	beq.n	8008a42 <TIM_Base_SetConfig+0xaa>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	4a26      	ldr	r2, [pc, #152]	; (8008ad8 <TIM_Base_SetConfig+0x140>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d108      	bne.n	8008a54 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	68db      	ldr	r3, [r3, #12]
 8008a4e:	68fa      	ldr	r2, [r7, #12]
 8008a50:	4313      	orrs	r3, r2
 8008a52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	695b      	ldr	r3, [r3, #20]
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	68fa      	ldr	r2, [r7, #12]
 8008a66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	689a      	ldr	r2, [r3, #8]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	681a      	ldr	r2, [r3, #0]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	4a12      	ldr	r2, [pc, #72]	; (8008ac4 <TIM_Base_SetConfig+0x12c>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d013      	beq.n	8008aa8 <TIM_Base_SetConfig+0x110>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	4a14      	ldr	r2, [pc, #80]	; (8008ad4 <TIM_Base_SetConfig+0x13c>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d00f      	beq.n	8008aa8 <TIM_Base_SetConfig+0x110>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	4a14      	ldr	r2, [pc, #80]	; (8008adc <TIM_Base_SetConfig+0x144>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d00b      	beq.n	8008aa8 <TIM_Base_SetConfig+0x110>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	4a13      	ldr	r2, [pc, #76]	; (8008ae0 <TIM_Base_SetConfig+0x148>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d007      	beq.n	8008aa8 <TIM_Base_SetConfig+0x110>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	4a12      	ldr	r2, [pc, #72]	; (8008ae4 <TIM_Base_SetConfig+0x14c>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d003      	beq.n	8008aa8 <TIM_Base_SetConfig+0x110>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	4a0d      	ldr	r2, [pc, #52]	; (8008ad8 <TIM_Base_SetConfig+0x140>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d103      	bne.n	8008ab0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	691a      	ldr	r2, [r3, #16]
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	615a      	str	r2, [r3, #20]
}
 8008ab6:	bf00      	nop
 8008ab8:	3714      	adds	r7, #20
 8008aba:	46bd      	mov	sp, r7
 8008abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac0:	4770      	bx	lr
 8008ac2:	bf00      	nop
 8008ac4:	40012c00 	.word	0x40012c00
 8008ac8:	40000400 	.word	0x40000400
 8008acc:	40000800 	.word	0x40000800
 8008ad0:	40000c00 	.word	0x40000c00
 8008ad4:	40013400 	.word	0x40013400
 8008ad8:	40015000 	.word	0x40015000
 8008adc:	40014000 	.word	0x40014000
 8008ae0:	40014400 	.word	0x40014400
 8008ae4:	40014800 	.word	0x40014800

08008ae8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b087      	sub	sp, #28
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
 8008af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6a1b      	ldr	r3, [r3, #32]
 8008af6:	f023 0201 	bic.w	r2, r3, #1
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6a1b      	ldr	r3, [r3, #32]
 8008b02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	685b      	ldr	r3, [r3, #4]
 8008b08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	699b      	ldr	r3, [r3, #24]
 8008b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	f023 0303 	bic.w	r3, r3, #3
 8008b22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	68fa      	ldr	r2, [r7, #12]
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	f023 0302 	bic.w	r3, r3, #2
 8008b34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	689b      	ldr	r3, [r3, #8]
 8008b3a:	697a      	ldr	r2, [r7, #20]
 8008b3c:	4313      	orrs	r3, r2
 8008b3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	4a30      	ldr	r2, [pc, #192]	; (8008c04 <TIM_OC1_SetConfig+0x11c>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d013      	beq.n	8008b70 <TIM_OC1_SetConfig+0x88>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	4a2f      	ldr	r2, [pc, #188]	; (8008c08 <TIM_OC1_SetConfig+0x120>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d00f      	beq.n	8008b70 <TIM_OC1_SetConfig+0x88>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	4a2e      	ldr	r2, [pc, #184]	; (8008c0c <TIM_OC1_SetConfig+0x124>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d00b      	beq.n	8008b70 <TIM_OC1_SetConfig+0x88>
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	4a2d      	ldr	r2, [pc, #180]	; (8008c10 <TIM_OC1_SetConfig+0x128>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d007      	beq.n	8008b70 <TIM_OC1_SetConfig+0x88>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	4a2c      	ldr	r2, [pc, #176]	; (8008c14 <TIM_OC1_SetConfig+0x12c>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d003      	beq.n	8008b70 <TIM_OC1_SetConfig+0x88>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4a2b      	ldr	r2, [pc, #172]	; (8008c18 <TIM_OC1_SetConfig+0x130>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d10c      	bne.n	8008b8a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	f023 0308 	bic.w	r3, r3, #8
 8008b76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	68db      	ldr	r3, [r3, #12]
 8008b7c:	697a      	ldr	r2, [r7, #20]
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	f023 0304 	bic.w	r3, r3, #4
 8008b88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	4a1d      	ldr	r2, [pc, #116]	; (8008c04 <TIM_OC1_SetConfig+0x11c>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d013      	beq.n	8008bba <TIM_OC1_SetConfig+0xd2>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	4a1c      	ldr	r2, [pc, #112]	; (8008c08 <TIM_OC1_SetConfig+0x120>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d00f      	beq.n	8008bba <TIM_OC1_SetConfig+0xd2>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	4a1b      	ldr	r2, [pc, #108]	; (8008c0c <TIM_OC1_SetConfig+0x124>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d00b      	beq.n	8008bba <TIM_OC1_SetConfig+0xd2>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	4a1a      	ldr	r2, [pc, #104]	; (8008c10 <TIM_OC1_SetConfig+0x128>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d007      	beq.n	8008bba <TIM_OC1_SetConfig+0xd2>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	4a19      	ldr	r2, [pc, #100]	; (8008c14 <TIM_OC1_SetConfig+0x12c>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d003      	beq.n	8008bba <TIM_OC1_SetConfig+0xd2>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	4a18      	ldr	r2, [pc, #96]	; (8008c18 <TIM_OC1_SetConfig+0x130>)
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	d111      	bne.n	8008bde <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008bc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008bc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	695b      	ldr	r3, [r3, #20]
 8008bce:	693a      	ldr	r2, [r7, #16]
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	699b      	ldr	r3, [r3, #24]
 8008bd8:	693a      	ldr	r2, [r7, #16]
 8008bda:	4313      	orrs	r3, r2
 8008bdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	693a      	ldr	r2, [r7, #16]
 8008be2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	68fa      	ldr	r2, [r7, #12]
 8008be8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	685a      	ldr	r2, [r3, #4]
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	697a      	ldr	r2, [r7, #20]
 8008bf6:	621a      	str	r2, [r3, #32]
}
 8008bf8:	bf00      	nop
 8008bfa:	371c      	adds	r7, #28
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c02:	4770      	bx	lr
 8008c04:	40012c00 	.word	0x40012c00
 8008c08:	40013400 	.word	0x40013400
 8008c0c:	40014000 	.word	0x40014000
 8008c10:	40014400 	.word	0x40014400
 8008c14:	40014800 	.word	0x40014800
 8008c18:	40015000 	.word	0x40015000

08008c1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b087      	sub	sp, #28
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a1b      	ldr	r3, [r3, #32]
 8008c2a:	f023 0210 	bic.w	r2, r3, #16
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6a1b      	ldr	r3, [r3, #32]
 8008c36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	699b      	ldr	r3, [r3, #24]
 8008c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008c4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	021b      	lsls	r3, r3, #8
 8008c5e:	68fa      	ldr	r2, [r7, #12]
 8008c60:	4313      	orrs	r3, r2
 8008c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008c64:	697b      	ldr	r3, [r7, #20]
 8008c66:	f023 0320 	bic.w	r3, r3, #32
 8008c6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	689b      	ldr	r3, [r3, #8]
 8008c70:	011b      	lsls	r3, r3, #4
 8008c72:	697a      	ldr	r2, [r7, #20]
 8008c74:	4313      	orrs	r3, r2
 8008c76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	4a2c      	ldr	r2, [pc, #176]	; (8008d2c <TIM_OC2_SetConfig+0x110>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d007      	beq.n	8008c90 <TIM_OC2_SetConfig+0x74>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	4a2b      	ldr	r2, [pc, #172]	; (8008d30 <TIM_OC2_SetConfig+0x114>)
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d003      	beq.n	8008c90 <TIM_OC2_SetConfig+0x74>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	4a2a      	ldr	r2, [pc, #168]	; (8008d34 <TIM_OC2_SetConfig+0x118>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d10d      	bne.n	8008cac <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008c96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	68db      	ldr	r3, [r3, #12]
 8008c9c:	011b      	lsls	r3, r3, #4
 8008c9e:	697a      	ldr	r2, [r7, #20]
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008caa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	4a1f      	ldr	r2, [pc, #124]	; (8008d2c <TIM_OC2_SetConfig+0x110>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d013      	beq.n	8008cdc <TIM_OC2_SetConfig+0xc0>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	4a1e      	ldr	r2, [pc, #120]	; (8008d30 <TIM_OC2_SetConfig+0x114>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d00f      	beq.n	8008cdc <TIM_OC2_SetConfig+0xc0>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	4a1e      	ldr	r2, [pc, #120]	; (8008d38 <TIM_OC2_SetConfig+0x11c>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d00b      	beq.n	8008cdc <TIM_OC2_SetConfig+0xc0>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	4a1d      	ldr	r2, [pc, #116]	; (8008d3c <TIM_OC2_SetConfig+0x120>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d007      	beq.n	8008cdc <TIM_OC2_SetConfig+0xc0>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	4a1c      	ldr	r2, [pc, #112]	; (8008d40 <TIM_OC2_SetConfig+0x124>)
 8008cd0:	4293      	cmp	r3, r2
 8008cd2:	d003      	beq.n	8008cdc <TIM_OC2_SetConfig+0xc0>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	4a17      	ldr	r2, [pc, #92]	; (8008d34 <TIM_OC2_SetConfig+0x118>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d113      	bne.n	8008d04 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ce2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008cea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	695b      	ldr	r3, [r3, #20]
 8008cf0:	009b      	lsls	r3, r3, #2
 8008cf2:	693a      	ldr	r2, [r7, #16]
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	699b      	ldr	r3, [r3, #24]
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	693a      	ldr	r2, [r7, #16]
 8008d00:	4313      	orrs	r3, r2
 8008d02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	693a      	ldr	r2, [r7, #16]
 8008d08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	68fa      	ldr	r2, [r7, #12]
 8008d0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	685a      	ldr	r2, [r3, #4]
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	697a      	ldr	r2, [r7, #20]
 8008d1c:	621a      	str	r2, [r3, #32]
}
 8008d1e:	bf00      	nop
 8008d20:	371c      	adds	r7, #28
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr
 8008d2a:	bf00      	nop
 8008d2c:	40012c00 	.word	0x40012c00
 8008d30:	40013400 	.word	0x40013400
 8008d34:	40015000 	.word	0x40015000
 8008d38:	40014000 	.word	0x40014000
 8008d3c:	40014400 	.word	0x40014400
 8008d40:	40014800 	.word	0x40014800

08008d44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b087      	sub	sp, #28
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6a1b      	ldr	r3, [r3, #32]
 8008d52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6a1b      	ldr	r3, [r3, #32]
 8008d5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	685b      	ldr	r3, [r3, #4]
 8008d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	69db      	ldr	r3, [r3, #28]
 8008d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008d72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f023 0303 	bic.w	r3, r3, #3
 8008d7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	68fa      	ldr	r2, [r7, #12]
 8008d86:	4313      	orrs	r3, r2
 8008d88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	689b      	ldr	r3, [r3, #8]
 8008d96:	021b      	lsls	r3, r3, #8
 8008d98:	697a      	ldr	r2, [r7, #20]
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	4a2b      	ldr	r2, [pc, #172]	; (8008e50 <TIM_OC3_SetConfig+0x10c>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d007      	beq.n	8008db6 <TIM_OC3_SetConfig+0x72>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	4a2a      	ldr	r2, [pc, #168]	; (8008e54 <TIM_OC3_SetConfig+0x110>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d003      	beq.n	8008db6 <TIM_OC3_SetConfig+0x72>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	4a29      	ldr	r2, [pc, #164]	; (8008e58 <TIM_OC3_SetConfig+0x114>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d10d      	bne.n	8008dd2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008db6:	697b      	ldr	r3, [r7, #20]
 8008db8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008dbc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	68db      	ldr	r3, [r3, #12]
 8008dc2:	021b      	lsls	r3, r3, #8
 8008dc4:	697a      	ldr	r2, [r7, #20]
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008dd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	4a1e      	ldr	r2, [pc, #120]	; (8008e50 <TIM_OC3_SetConfig+0x10c>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d013      	beq.n	8008e02 <TIM_OC3_SetConfig+0xbe>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	4a1d      	ldr	r2, [pc, #116]	; (8008e54 <TIM_OC3_SetConfig+0x110>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d00f      	beq.n	8008e02 <TIM_OC3_SetConfig+0xbe>
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	4a1d      	ldr	r2, [pc, #116]	; (8008e5c <TIM_OC3_SetConfig+0x118>)
 8008de6:	4293      	cmp	r3, r2
 8008de8:	d00b      	beq.n	8008e02 <TIM_OC3_SetConfig+0xbe>
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	4a1c      	ldr	r2, [pc, #112]	; (8008e60 <TIM_OC3_SetConfig+0x11c>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d007      	beq.n	8008e02 <TIM_OC3_SetConfig+0xbe>
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	4a1b      	ldr	r2, [pc, #108]	; (8008e64 <TIM_OC3_SetConfig+0x120>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d003      	beq.n	8008e02 <TIM_OC3_SetConfig+0xbe>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	4a16      	ldr	r2, [pc, #88]	; (8008e58 <TIM_OC3_SetConfig+0x114>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d113      	bne.n	8008e2a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008e10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	695b      	ldr	r3, [r3, #20]
 8008e16:	011b      	lsls	r3, r3, #4
 8008e18:	693a      	ldr	r2, [r7, #16]
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	699b      	ldr	r3, [r3, #24]
 8008e22:	011b      	lsls	r3, r3, #4
 8008e24:	693a      	ldr	r2, [r7, #16]
 8008e26:	4313      	orrs	r3, r2
 8008e28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	693a      	ldr	r2, [r7, #16]
 8008e2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	68fa      	ldr	r2, [r7, #12]
 8008e34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	685a      	ldr	r2, [r3, #4]
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	697a      	ldr	r2, [r7, #20]
 8008e42:	621a      	str	r2, [r3, #32]
}
 8008e44:	bf00      	nop
 8008e46:	371c      	adds	r7, #28
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr
 8008e50:	40012c00 	.word	0x40012c00
 8008e54:	40013400 	.word	0x40013400
 8008e58:	40015000 	.word	0x40015000
 8008e5c:	40014000 	.word	0x40014000
 8008e60:	40014400 	.word	0x40014400
 8008e64:	40014800 	.word	0x40014800

08008e68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b087      	sub	sp, #28
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	6a1b      	ldr	r3, [r3, #32]
 8008e76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	6a1b      	ldr	r3, [r3, #32]
 8008e82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	685b      	ldr	r3, [r3, #4]
 8008e88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	69db      	ldr	r3, [r3, #28]
 8008e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008e96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ea2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	021b      	lsls	r3, r3, #8
 8008eaa:	68fa      	ldr	r2, [r7, #12]
 8008eac:	4313      	orrs	r3, r2
 8008eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008eb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	689b      	ldr	r3, [r3, #8]
 8008ebc:	031b      	lsls	r3, r3, #12
 8008ebe:	697a      	ldr	r2, [r7, #20]
 8008ec0:	4313      	orrs	r3, r2
 8008ec2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	4a2c      	ldr	r2, [pc, #176]	; (8008f78 <TIM_OC4_SetConfig+0x110>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d007      	beq.n	8008edc <TIM_OC4_SetConfig+0x74>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	4a2b      	ldr	r2, [pc, #172]	; (8008f7c <TIM_OC4_SetConfig+0x114>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d003      	beq.n	8008edc <TIM_OC4_SetConfig+0x74>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	4a2a      	ldr	r2, [pc, #168]	; (8008f80 <TIM_OC4_SetConfig+0x118>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d10d      	bne.n	8008ef8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008edc:	697b      	ldr	r3, [r7, #20]
 8008ede:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008ee2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	68db      	ldr	r3, [r3, #12]
 8008ee8:	031b      	lsls	r3, r3, #12
 8008eea:	697a      	ldr	r2, [r7, #20]
 8008eec:	4313      	orrs	r3, r2
 8008eee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008ef6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	4a1f      	ldr	r2, [pc, #124]	; (8008f78 <TIM_OC4_SetConfig+0x110>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d013      	beq.n	8008f28 <TIM_OC4_SetConfig+0xc0>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	4a1e      	ldr	r2, [pc, #120]	; (8008f7c <TIM_OC4_SetConfig+0x114>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d00f      	beq.n	8008f28 <TIM_OC4_SetConfig+0xc0>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	4a1e      	ldr	r2, [pc, #120]	; (8008f84 <TIM_OC4_SetConfig+0x11c>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d00b      	beq.n	8008f28 <TIM_OC4_SetConfig+0xc0>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	4a1d      	ldr	r2, [pc, #116]	; (8008f88 <TIM_OC4_SetConfig+0x120>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d007      	beq.n	8008f28 <TIM_OC4_SetConfig+0xc0>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	4a1c      	ldr	r2, [pc, #112]	; (8008f8c <TIM_OC4_SetConfig+0x124>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d003      	beq.n	8008f28 <TIM_OC4_SetConfig+0xc0>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	4a17      	ldr	r2, [pc, #92]	; (8008f80 <TIM_OC4_SetConfig+0x118>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d113      	bne.n	8008f50 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008f2e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008f36:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	695b      	ldr	r3, [r3, #20]
 8008f3c:	019b      	lsls	r3, r3, #6
 8008f3e:	693a      	ldr	r2, [r7, #16]
 8008f40:	4313      	orrs	r3, r2
 8008f42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	699b      	ldr	r3, [r3, #24]
 8008f48:	019b      	lsls	r3, r3, #6
 8008f4a:	693a      	ldr	r2, [r7, #16]
 8008f4c:	4313      	orrs	r3, r2
 8008f4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	693a      	ldr	r2, [r7, #16]
 8008f54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	68fa      	ldr	r2, [r7, #12]
 8008f5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	685a      	ldr	r2, [r3, #4]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	697a      	ldr	r2, [r7, #20]
 8008f68:	621a      	str	r2, [r3, #32]
}
 8008f6a:	bf00      	nop
 8008f6c:	371c      	adds	r7, #28
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f74:	4770      	bx	lr
 8008f76:	bf00      	nop
 8008f78:	40012c00 	.word	0x40012c00
 8008f7c:	40013400 	.word	0x40013400
 8008f80:	40015000 	.word	0x40015000
 8008f84:	40014000 	.word	0x40014000
 8008f88:	40014400 	.word	0x40014400
 8008f8c:	40014800 	.word	0x40014800

08008f90 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b087      	sub	sp, #28
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6a1b      	ldr	r3, [r3, #32]
 8008f9e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6a1b      	ldr	r3, [r3, #32]
 8008faa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008fbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	68fa      	ldr	r2, [r7, #12]
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008fce:	693b      	ldr	r3, [r7, #16]
 8008fd0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008fd4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	041b      	lsls	r3, r3, #16
 8008fdc:	693a      	ldr	r2, [r7, #16]
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	4a19      	ldr	r2, [pc, #100]	; (800904c <TIM_OC5_SetConfig+0xbc>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d013      	beq.n	8009012 <TIM_OC5_SetConfig+0x82>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	4a18      	ldr	r2, [pc, #96]	; (8009050 <TIM_OC5_SetConfig+0xc0>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d00f      	beq.n	8009012 <TIM_OC5_SetConfig+0x82>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	4a17      	ldr	r2, [pc, #92]	; (8009054 <TIM_OC5_SetConfig+0xc4>)
 8008ff6:	4293      	cmp	r3, r2
 8008ff8:	d00b      	beq.n	8009012 <TIM_OC5_SetConfig+0x82>
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	4a16      	ldr	r2, [pc, #88]	; (8009058 <TIM_OC5_SetConfig+0xc8>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d007      	beq.n	8009012 <TIM_OC5_SetConfig+0x82>
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	4a15      	ldr	r2, [pc, #84]	; (800905c <TIM_OC5_SetConfig+0xcc>)
 8009006:	4293      	cmp	r3, r2
 8009008:	d003      	beq.n	8009012 <TIM_OC5_SetConfig+0x82>
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	4a14      	ldr	r2, [pc, #80]	; (8009060 <TIM_OC5_SetConfig+0xd0>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d109      	bne.n	8009026 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009018:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	695b      	ldr	r3, [r3, #20]
 800901e:	021b      	lsls	r3, r3, #8
 8009020:	697a      	ldr	r2, [r7, #20]
 8009022:	4313      	orrs	r3, r2
 8009024:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	697a      	ldr	r2, [r7, #20]
 800902a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	68fa      	ldr	r2, [r7, #12]
 8009030:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	685a      	ldr	r2, [r3, #4]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	693a      	ldr	r2, [r7, #16]
 800903e:	621a      	str	r2, [r3, #32]
}
 8009040:	bf00      	nop
 8009042:	371c      	adds	r7, #28
 8009044:	46bd      	mov	sp, r7
 8009046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904a:	4770      	bx	lr
 800904c:	40012c00 	.word	0x40012c00
 8009050:	40013400 	.word	0x40013400
 8009054:	40014000 	.word	0x40014000
 8009058:	40014400 	.word	0x40014400
 800905c:	40014800 	.word	0x40014800
 8009060:	40015000 	.word	0x40015000

08009064 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009064:	b480      	push	{r7}
 8009066:	b087      	sub	sp, #28
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6a1b      	ldr	r3, [r3, #32]
 8009072:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	6a1b      	ldr	r3, [r3, #32]
 800907e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	685b      	ldr	r3, [r3, #4]
 8009084:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800908a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009092:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009096:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	021b      	lsls	r3, r3, #8
 800909e:	68fa      	ldr	r2, [r7, #12]
 80090a0:	4313      	orrs	r3, r2
 80090a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80090aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	689b      	ldr	r3, [r3, #8]
 80090b0:	051b      	lsls	r3, r3, #20
 80090b2:	693a      	ldr	r2, [r7, #16]
 80090b4:	4313      	orrs	r3, r2
 80090b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	4a1a      	ldr	r2, [pc, #104]	; (8009124 <TIM_OC6_SetConfig+0xc0>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d013      	beq.n	80090e8 <TIM_OC6_SetConfig+0x84>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	4a19      	ldr	r2, [pc, #100]	; (8009128 <TIM_OC6_SetConfig+0xc4>)
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d00f      	beq.n	80090e8 <TIM_OC6_SetConfig+0x84>
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	4a18      	ldr	r2, [pc, #96]	; (800912c <TIM_OC6_SetConfig+0xc8>)
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d00b      	beq.n	80090e8 <TIM_OC6_SetConfig+0x84>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	4a17      	ldr	r2, [pc, #92]	; (8009130 <TIM_OC6_SetConfig+0xcc>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d007      	beq.n	80090e8 <TIM_OC6_SetConfig+0x84>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	4a16      	ldr	r2, [pc, #88]	; (8009134 <TIM_OC6_SetConfig+0xd0>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d003      	beq.n	80090e8 <TIM_OC6_SetConfig+0x84>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	4a15      	ldr	r2, [pc, #84]	; (8009138 <TIM_OC6_SetConfig+0xd4>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d109      	bne.n	80090fc <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80090e8:	697b      	ldr	r3, [r7, #20]
 80090ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80090ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	695b      	ldr	r3, [r3, #20]
 80090f4:	029b      	lsls	r3, r3, #10
 80090f6:	697a      	ldr	r2, [r7, #20]
 80090f8:	4313      	orrs	r3, r2
 80090fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	697a      	ldr	r2, [r7, #20]
 8009100:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	68fa      	ldr	r2, [r7, #12]
 8009106:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	685a      	ldr	r2, [r3, #4]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	693a      	ldr	r2, [r7, #16]
 8009114:	621a      	str	r2, [r3, #32]
}
 8009116:	bf00      	nop
 8009118:	371c      	adds	r7, #28
 800911a:	46bd      	mov	sp, r7
 800911c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009120:	4770      	bx	lr
 8009122:	bf00      	nop
 8009124:	40012c00 	.word	0x40012c00
 8009128:	40013400 	.word	0x40013400
 800912c:	40014000 	.word	0x40014000
 8009130:	40014400 	.word	0x40014400
 8009134:	40014800 	.word	0x40014800
 8009138:	40015000 	.word	0x40015000

0800913c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800913c:	b480      	push	{r7}
 800913e:	b087      	sub	sp, #28
 8009140:	af00      	add	r7, sp, #0
 8009142:	60f8      	str	r0, [r7, #12]
 8009144:	60b9      	str	r1, [r7, #8]
 8009146:	607a      	str	r2, [r7, #4]
 8009148:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	6a1b      	ldr	r3, [r3, #32]
 800914e:	f023 0201 	bic.w	r2, r3, #1
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	699b      	ldr	r3, [r3, #24]
 800915a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	6a1b      	ldr	r3, [r3, #32]
 8009160:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	4a28      	ldr	r2, [pc, #160]	; (8009208 <TIM_TI1_SetConfig+0xcc>)
 8009166:	4293      	cmp	r3, r2
 8009168:	d01b      	beq.n	80091a2 <TIM_TI1_SetConfig+0x66>
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009170:	d017      	beq.n	80091a2 <TIM_TI1_SetConfig+0x66>
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	4a25      	ldr	r2, [pc, #148]	; (800920c <TIM_TI1_SetConfig+0xd0>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d013      	beq.n	80091a2 <TIM_TI1_SetConfig+0x66>
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	4a24      	ldr	r2, [pc, #144]	; (8009210 <TIM_TI1_SetConfig+0xd4>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d00f      	beq.n	80091a2 <TIM_TI1_SetConfig+0x66>
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	4a23      	ldr	r2, [pc, #140]	; (8009214 <TIM_TI1_SetConfig+0xd8>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d00b      	beq.n	80091a2 <TIM_TI1_SetConfig+0x66>
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	4a22      	ldr	r2, [pc, #136]	; (8009218 <TIM_TI1_SetConfig+0xdc>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d007      	beq.n	80091a2 <TIM_TI1_SetConfig+0x66>
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	4a21      	ldr	r2, [pc, #132]	; (800921c <TIM_TI1_SetConfig+0xe0>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d003      	beq.n	80091a2 <TIM_TI1_SetConfig+0x66>
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	4a20      	ldr	r2, [pc, #128]	; (8009220 <TIM_TI1_SetConfig+0xe4>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d101      	bne.n	80091a6 <TIM_TI1_SetConfig+0x6a>
 80091a2:	2301      	movs	r3, #1
 80091a4:	e000      	b.n	80091a8 <TIM_TI1_SetConfig+0x6c>
 80091a6:	2300      	movs	r3, #0
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d008      	beq.n	80091be <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	f023 0303 	bic.w	r3, r3, #3
 80091b2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80091b4:	697a      	ldr	r2, [r7, #20]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	4313      	orrs	r3, r2
 80091ba:	617b      	str	r3, [r7, #20]
 80091bc:	e003      	b.n	80091c6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80091be:	697b      	ldr	r3, [r7, #20]
 80091c0:	f043 0301 	orr.w	r3, r3, #1
 80091c4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80091c6:	697b      	ldr	r3, [r7, #20]
 80091c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80091cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	011b      	lsls	r3, r3, #4
 80091d2:	b2db      	uxtb	r3, r3
 80091d4:	697a      	ldr	r2, [r7, #20]
 80091d6:	4313      	orrs	r3, r2
 80091d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80091da:	693b      	ldr	r3, [r7, #16]
 80091dc:	f023 030a 	bic.w	r3, r3, #10
 80091e0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	f003 030a 	and.w	r3, r3, #10
 80091e8:	693a      	ldr	r2, [r7, #16]
 80091ea:	4313      	orrs	r3, r2
 80091ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	697a      	ldr	r2, [r7, #20]
 80091f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	693a      	ldr	r2, [r7, #16]
 80091f8:	621a      	str	r2, [r3, #32]
}
 80091fa:	bf00      	nop
 80091fc:	371c      	adds	r7, #28
 80091fe:	46bd      	mov	sp, r7
 8009200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop
 8009208:	40012c00 	.word	0x40012c00
 800920c:	40000400 	.word	0x40000400
 8009210:	40000800 	.word	0x40000800
 8009214:	40000c00 	.word	0x40000c00
 8009218:	40013400 	.word	0x40013400
 800921c:	40014000 	.word	0x40014000
 8009220:	40015000 	.word	0x40015000

08009224 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009224:	b480      	push	{r7}
 8009226:	b087      	sub	sp, #28
 8009228:	af00      	add	r7, sp, #0
 800922a:	60f8      	str	r0, [r7, #12]
 800922c:	60b9      	str	r1, [r7, #8]
 800922e:	607a      	str	r2, [r7, #4]
 8009230:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	6a1b      	ldr	r3, [r3, #32]
 8009236:	f023 0210 	bic.w	r2, r3, #16
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	699b      	ldr	r3, [r3, #24]
 8009242:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	6a1b      	ldr	r3, [r3, #32]
 8009248:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800924a:	697b      	ldr	r3, [r7, #20]
 800924c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009250:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	021b      	lsls	r3, r3, #8
 8009256:	697a      	ldr	r2, [r7, #20]
 8009258:	4313      	orrs	r3, r2
 800925a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009262:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	031b      	lsls	r3, r3, #12
 8009268:	b29b      	uxth	r3, r3
 800926a:	697a      	ldr	r2, [r7, #20]
 800926c:	4313      	orrs	r3, r2
 800926e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009276:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	011b      	lsls	r3, r3, #4
 800927c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009280:	693a      	ldr	r2, [r7, #16]
 8009282:	4313      	orrs	r3, r2
 8009284:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	697a      	ldr	r2, [r7, #20]
 800928a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	693a      	ldr	r2, [r7, #16]
 8009290:	621a      	str	r2, [r3, #32]
}
 8009292:	bf00      	nop
 8009294:	371c      	adds	r7, #28
 8009296:	46bd      	mov	sp, r7
 8009298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929c:	4770      	bx	lr

0800929e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800929e:	b480      	push	{r7}
 80092a0:	b087      	sub	sp, #28
 80092a2:	af00      	add	r7, sp, #0
 80092a4:	60f8      	str	r0, [r7, #12]
 80092a6:	60b9      	str	r1, [r7, #8]
 80092a8:	607a      	str	r2, [r7, #4]
 80092aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6a1b      	ldr	r3, [r3, #32]
 80092b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	69db      	ldr	r3, [r3, #28]
 80092bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	6a1b      	ldr	r3, [r3, #32]
 80092c2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80092c4:	697b      	ldr	r3, [r7, #20]
 80092c6:	f023 0303 	bic.w	r3, r3, #3
 80092ca:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80092cc:	697a      	ldr	r2, [r7, #20]
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	4313      	orrs	r3, r2
 80092d2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80092da:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	011b      	lsls	r3, r3, #4
 80092e0:	b2db      	uxtb	r3, r3
 80092e2:	697a      	ldr	r2, [r7, #20]
 80092e4:	4313      	orrs	r3, r2
 80092e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80092ee:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	021b      	lsls	r3, r3, #8
 80092f4:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80092f8:	693a      	ldr	r2, [r7, #16]
 80092fa:	4313      	orrs	r3, r2
 80092fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	697a      	ldr	r2, [r7, #20]
 8009302:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	693a      	ldr	r2, [r7, #16]
 8009308:	621a      	str	r2, [r3, #32]
}
 800930a:	bf00      	nop
 800930c:	371c      	adds	r7, #28
 800930e:	46bd      	mov	sp, r7
 8009310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009314:	4770      	bx	lr

08009316 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009316:	b480      	push	{r7}
 8009318:	b087      	sub	sp, #28
 800931a:	af00      	add	r7, sp, #0
 800931c:	60f8      	str	r0, [r7, #12]
 800931e:	60b9      	str	r1, [r7, #8]
 8009320:	607a      	str	r2, [r7, #4]
 8009322:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	6a1b      	ldr	r3, [r3, #32]
 8009328:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	69db      	ldr	r3, [r3, #28]
 8009334:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	6a1b      	ldr	r3, [r3, #32]
 800933a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800933c:	697b      	ldr	r3, [r7, #20]
 800933e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009342:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	021b      	lsls	r3, r3, #8
 8009348:	697a      	ldr	r2, [r7, #20]
 800934a:	4313      	orrs	r3, r2
 800934c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800934e:	697b      	ldr	r3, [r7, #20]
 8009350:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009354:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	031b      	lsls	r3, r3, #12
 800935a:	b29b      	uxth	r3, r3
 800935c:	697a      	ldr	r2, [r7, #20]
 800935e:	4313      	orrs	r3, r2
 8009360:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009362:	693b      	ldr	r3, [r7, #16]
 8009364:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8009368:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	031b      	lsls	r3, r3, #12
 800936e:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8009372:	693a      	ldr	r2, [r7, #16]
 8009374:	4313      	orrs	r3, r2
 8009376:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	697a      	ldr	r2, [r7, #20]
 800937c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	693a      	ldr	r2, [r7, #16]
 8009382:	621a      	str	r2, [r3, #32]
}
 8009384:	bf00      	nop
 8009386:	371c      	adds	r7, #28
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr

08009390 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009390:	b480      	push	{r7}
 8009392:	b087      	sub	sp, #28
 8009394:	af00      	add	r7, sp, #0
 8009396:	60f8      	str	r0, [r7, #12]
 8009398:	60b9      	str	r1, [r7, #8]
 800939a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	f003 031f 	and.w	r3, r3, #31
 80093a2:	2201      	movs	r2, #1
 80093a4:	fa02 f303 	lsl.w	r3, r2, r3
 80093a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	6a1a      	ldr	r2, [r3, #32]
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	43db      	mvns	r3, r3
 80093b2:	401a      	ands	r2, r3
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	6a1a      	ldr	r2, [r3, #32]
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	f003 031f 	and.w	r3, r3, #31
 80093c2:	6879      	ldr	r1, [r7, #4]
 80093c4:	fa01 f303 	lsl.w	r3, r1, r3
 80093c8:	431a      	orrs	r2, r3
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	621a      	str	r2, [r3, #32]
}
 80093ce:	bf00      	nop
 80093d0:	371c      	adds	r7, #28
 80093d2:	46bd      	mov	sp, r7
 80093d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d8:	4770      	bx	lr
	...

080093dc <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b084      	sub	sp, #16
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
 80093e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d109      	bne.n	8009400 <HAL_TIMEx_PWMN_Start+0x24>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80093f2:	b2db      	uxtb	r3, r3
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	bf14      	ite	ne
 80093f8:	2301      	movne	r3, #1
 80093fa:	2300      	moveq	r3, #0
 80093fc:	b2db      	uxtb	r3, r3
 80093fe:	e022      	b.n	8009446 <HAL_TIMEx_PWMN_Start+0x6a>
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	2b04      	cmp	r3, #4
 8009404:	d109      	bne.n	800941a <HAL_TIMEx_PWMN_Start+0x3e>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800940c:	b2db      	uxtb	r3, r3
 800940e:	2b01      	cmp	r3, #1
 8009410:	bf14      	ite	ne
 8009412:	2301      	movne	r3, #1
 8009414:	2300      	moveq	r3, #0
 8009416:	b2db      	uxtb	r3, r3
 8009418:	e015      	b.n	8009446 <HAL_TIMEx_PWMN_Start+0x6a>
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	2b08      	cmp	r3, #8
 800941e:	d109      	bne.n	8009434 <HAL_TIMEx_PWMN_Start+0x58>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009426:	b2db      	uxtb	r3, r3
 8009428:	2b01      	cmp	r3, #1
 800942a:	bf14      	ite	ne
 800942c:	2301      	movne	r3, #1
 800942e:	2300      	moveq	r3, #0
 8009430:	b2db      	uxtb	r3, r3
 8009432:	e008      	b.n	8009446 <HAL_TIMEx_PWMN_Start+0x6a>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800943a:	b2db      	uxtb	r3, r3
 800943c:	2b01      	cmp	r3, #1
 800943e:	bf14      	ite	ne
 8009440:	2301      	movne	r3, #1
 8009442:	2300      	moveq	r3, #0
 8009444:	b2db      	uxtb	r3, r3
 8009446:	2b00      	cmp	r3, #0
 8009448:	d001      	beq.n	800944e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800944a:	2301      	movs	r3, #1
 800944c:	e073      	b.n	8009536 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d104      	bne.n	800945e <HAL_TIMEx_PWMN_Start+0x82>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2202      	movs	r2, #2
 8009458:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800945c:	e013      	b.n	8009486 <HAL_TIMEx_PWMN_Start+0xaa>
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	2b04      	cmp	r3, #4
 8009462:	d104      	bne.n	800946e <HAL_TIMEx_PWMN_Start+0x92>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2202      	movs	r2, #2
 8009468:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800946c:	e00b      	b.n	8009486 <HAL_TIMEx_PWMN_Start+0xaa>
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	2b08      	cmp	r3, #8
 8009472:	d104      	bne.n	800947e <HAL_TIMEx_PWMN_Start+0xa2>
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2202      	movs	r2, #2
 8009478:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800947c:	e003      	b.n	8009486 <HAL_TIMEx_PWMN_Start+0xaa>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2202      	movs	r2, #2
 8009482:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	2204      	movs	r2, #4
 800948c:	6839      	ldr	r1, [r7, #0]
 800948e:	4618      	mov	r0, r3
 8009490:	f000 f9ae 	bl	80097f0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80094a2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	4a25      	ldr	r2, [pc, #148]	; (8009540 <HAL_TIMEx_PWMN_Start+0x164>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d022      	beq.n	80094f4 <HAL_TIMEx_PWMN_Start+0x118>
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80094b6:	d01d      	beq.n	80094f4 <HAL_TIMEx_PWMN_Start+0x118>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	4a21      	ldr	r2, [pc, #132]	; (8009544 <HAL_TIMEx_PWMN_Start+0x168>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d018      	beq.n	80094f4 <HAL_TIMEx_PWMN_Start+0x118>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	4a20      	ldr	r2, [pc, #128]	; (8009548 <HAL_TIMEx_PWMN_Start+0x16c>)
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d013      	beq.n	80094f4 <HAL_TIMEx_PWMN_Start+0x118>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	4a1e      	ldr	r2, [pc, #120]	; (800954c <HAL_TIMEx_PWMN_Start+0x170>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d00e      	beq.n	80094f4 <HAL_TIMEx_PWMN_Start+0x118>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4a1d      	ldr	r2, [pc, #116]	; (8009550 <HAL_TIMEx_PWMN_Start+0x174>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d009      	beq.n	80094f4 <HAL_TIMEx_PWMN_Start+0x118>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4a1b      	ldr	r2, [pc, #108]	; (8009554 <HAL_TIMEx_PWMN_Start+0x178>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d004      	beq.n	80094f4 <HAL_TIMEx_PWMN_Start+0x118>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a1a      	ldr	r2, [pc, #104]	; (8009558 <HAL_TIMEx_PWMN_Start+0x17c>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d115      	bne.n	8009520 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	689a      	ldr	r2, [r3, #8]
 80094fa:	4b18      	ldr	r3, [pc, #96]	; (800955c <HAL_TIMEx_PWMN_Start+0x180>)
 80094fc:	4013      	ands	r3, r2
 80094fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	2b06      	cmp	r3, #6
 8009504:	d015      	beq.n	8009532 <HAL_TIMEx_PWMN_Start+0x156>
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800950c:	d011      	beq.n	8009532 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	681a      	ldr	r2, [r3, #0]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f042 0201 	orr.w	r2, r2, #1
 800951c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800951e:	e008      	b.n	8009532 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	681a      	ldr	r2, [r3, #0]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f042 0201 	orr.w	r2, r2, #1
 800952e:	601a      	str	r2, [r3, #0]
 8009530:	e000      	b.n	8009534 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009532:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009534:	2300      	movs	r3, #0
}
 8009536:	4618      	mov	r0, r3
 8009538:	3710      	adds	r7, #16
 800953a:	46bd      	mov	sp, r7
 800953c:	bd80      	pop	{r7, pc}
 800953e:	bf00      	nop
 8009540:	40012c00 	.word	0x40012c00
 8009544:	40000400 	.word	0x40000400
 8009548:	40000800 	.word	0x40000800
 800954c:	40000c00 	.word	0x40000c00
 8009550:	40013400 	.word	0x40013400
 8009554:	40014000 	.word	0x40014000
 8009558:	40015000 	.word	0x40015000
 800955c:	00010007 	.word	0x00010007

08009560 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009560:	b480      	push	{r7}
 8009562:	b085      	sub	sp, #20
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
 8009568:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009570:	2b01      	cmp	r3, #1
 8009572:	d101      	bne.n	8009578 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009574:	2302      	movs	r3, #2
 8009576:	e074      	b.n	8009662 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2201      	movs	r2, #1
 800957c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2202      	movs	r2, #2
 8009584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	689b      	ldr	r3, [r3, #8]
 8009596:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4a34      	ldr	r2, [pc, #208]	; (8009670 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d009      	beq.n	80095b6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	4a33      	ldr	r2, [pc, #204]	; (8009674 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d004      	beq.n	80095b6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4a31      	ldr	r2, [pc, #196]	; (8009678 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d108      	bne.n	80095c8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80095bc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	68fa      	ldr	r2, [r7, #12]
 80095c4:	4313      	orrs	r3, r2
 80095c6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80095ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	68fa      	ldr	r2, [r7, #12]
 80095da:	4313      	orrs	r3, r2
 80095dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	68fa      	ldr	r2, [r7, #12]
 80095e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	4a21      	ldr	r2, [pc, #132]	; (8009670 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d022      	beq.n	8009636 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095f8:	d01d      	beq.n	8009636 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4a1f      	ldr	r2, [pc, #124]	; (800967c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009600:	4293      	cmp	r3, r2
 8009602:	d018      	beq.n	8009636 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a1d      	ldr	r2, [pc, #116]	; (8009680 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d013      	beq.n	8009636 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4a1c      	ldr	r2, [pc, #112]	; (8009684 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d00e      	beq.n	8009636 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	4a15      	ldr	r2, [pc, #84]	; (8009674 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d009      	beq.n	8009636 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	4a18      	ldr	r2, [pc, #96]	; (8009688 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009628:	4293      	cmp	r3, r2
 800962a:	d004      	beq.n	8009636 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	4a11      	ldr	r2, [pc, #68]	; (8009678 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d10c      	bne.n	8009650 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800963c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	689b      	ldr	r3, [r3, #8]
 8009642:	68ba      	ldr	r2, [r7, #8]
 8009644:	4313      	orrs	r3, r2
 8009646:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	68ba      	ldr	r2, [r7, #8]
 800964e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2201      	movs	r2, #1
 8009654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2200      	movs	r2, #0
 800965c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009660:	2300      	movs	r3, #0
}
 8009662:	4618      	mov	r0, r3
 8009664:	3714      	adds	r7, #20
 8009666:	46bd      	mov	sp, r7
 8009668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966c:	4770      	bx	lr
 800966e:	bf00      	nop
 8009670:	40012c00 	.word	0x40012c00
 8009674:	40013400 	.word	0x40013400
 8009678:	40015000 	.word	0x40015000
 800967c:	40000400 	.word	0x40000400
 8009680:	40000800 	.word	0x40000800
 8009684:	40000c00 	.word	0x40000c00
 8009688:	40014000 	.word	0x40014000

0800968c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800968c:	b480      	push	{r7}
 800968e:	b085      	sub	sp, #20
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009696:	2300      	movs	r3, #0
 8009698:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80096a0:	2b01      	cmp	r3, #1
 80096a2:	d101      	bne.n	80096a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80096a4:	2302      	movs	r3, #2
 80096a6:	e096      	b.n	80097d6 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2201      	movs	r2, #1
 80096ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	68db      	ldr	r3, [r3, #12]
 80096ba:	4313      	orrs	r3, r2
 80096bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	689b      	ldr	r3, [r3, #8]
 80096c8:	4313      	orrs	r3, r2
 80096ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	685b      	ldr	r3, [r3, #4]
 80096d6:	4313      	orrs	r3, r2
 80096d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4313      	orrs	r3, r2
 80096e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	691b      	ldr	r3, [r3, #16]
 80096f2:	4313      	orrs	r3, r2
 80096f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	695b      	ldr	r3, [r3, #20]
 8009700:	4313      	orrs	r3, r2
 8009702:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800970e:	4313      	orrs	r3, r2
 8009710:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	699b      	ldr	r3, [r3, #24]
 800971c:	041b      	lsls	r3, r3, #16
 800971e:	4313      	orrs	r3, r2
 8009720:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a2f      	ldr	r2, [pc, #188]	; (80097e4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d009      	beq.n	8009740 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	4a2d      	ldr	r2, [pc, #180]	; (80097e8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d004      	beq.n	8009740 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4a2c      	ldr	r2, [pc, #176]	; (80097ec <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d106      	bne.n	800974e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	69db      	ldr	r3, [r3, #28]
 800974a:	4313      	orrs	r3, r2
 800974c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4a24      	ldr	r2, [pc, #144]	; (80097e4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d009      	beq.n	800976c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a22      	ldr	r2, [pc, #136]	; (80097e8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d004      	beq.n	800976c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a21      	ldr	r2, [pc, #132]	; (80097ec <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d12b      	bne.n	80097c4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009776:	051b      	lsls	r3, r3, #20
 8009778:	4313      	orrs	r3, r2
 800977a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	6a1b      	ldr	r3, [r3, #32]
 8009786:	4313      	orrs	r3, r2
 8009788:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009794:	4313      	orrs	r3, r2
 8009796:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4a11      	ldr	r2, [pc, #68]	; (80097e4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d009      	beq.n	80097b6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	4a10      	ldr	r2, [pc, #64]	; (80097e8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80097a8:	4293      	cmp	r3, r2
 80097aa:	d004      	beq.n	80097b6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4a0e      	ldr	r2, [pc, #56]	; (80097ec <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d106      	bne.n	80097c4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097c0:	4313      	orrs	r3, r2
 80097c2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	68fa      	ldr	r2, [r7, #12]
 80097ca:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2200      	movs	r2, #0
 80097d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80097d4:	2300      	movs	r3, #0
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3714      	adds	r7, #20
 80097da:	46bd      	mov	sp, r7
 80097dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e0:	4770      	bx	lr
 80097e2:	bf00      	nop
 80097e4:	40012c00 	.word	0x40012c00
 80097e8:	40013400 	.word	0x40013400
 80097ec:	40015000 	.word	0x40015000

080097f0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80097f0:	b480      	push	{r7}
 80097f2:	b087      	sub	sp, #28
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	60f8      	str	r0, [r7, #12]
 80097f8:	60b9      	str	r1, [r7, #8]
 80097fa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	f003 031f 	and.w	r3, r3, #31
 8009802:	2204      	movs	r2, #4
 8009804:	fa02 f303 	lsl.w	r3, r2, r3
 8009808:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	6a1a      	ldr	r2, [r3, #32]
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	43db      	mvns	r3, r3
 8009812:	401a      	ands	r2, r3
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	6a1a      	ldr	r2, [r3, #32]
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	f003 031f 	and.w	r3, r3, #31
 8009822:	6879      	ldr	r1, [r7, #4]
 8009824:	fa01 f303 	lsl.w	r3, r1, r3
 8009828:	431a      	orrs	r2, r3
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	621a      	str	r2, [r3, #32]
}
 800982e:	bf00      	nop
 8009830:	371c      	adds	r7, #28
 8009832:	46bd      	mov	sp, r7
 8009834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009838:	4770      	bx	lr

0800983a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800983a:	b580      	push	{r7, lr}
 800983c:	b082      	sub	sp, #8
 800983e:	af00      	add	r7, sp, #0
 8009840:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d101      	bne.n	800984c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009848:	2301      	movs	r3, #1
 800984a:	e042      	b.n	80098d2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009852:	2b00      	cmp	r3, #0
 8009854:	d106      	bne.n	8009864 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2200      	movs	r2, #0
 800985a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f7f9 fa52 	bl	8002d08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2224      	movs	r2, #36	; 0x24
 8009868:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	681a      	ldr	r2, [r3, #0]
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f022 0201 	bic.w	r2, r2, #1
 800987a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f000 f82d 	bl	80098dc <UART_SetConfig>
 8009882:	4603      	mov	r3, r0
 8009884:	2b01      	cmp	r3, #1
 8009886:	d101      	bne.n	800988c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009888:	2301      	movs	r3, #1
 800988a:	e022      	b.n	80098d2 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009890:	2b00      	cmp	r3, #0
 8009892:	d002      	beq.n	800989a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f000 fb1d 	bl	8009ed4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	685a      	ldr	r2, [r3, #4]
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80098a8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	689a      	ldr	r2, [r3, #8]
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80098b8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	681a      	ldr	r2, [r3, #0]
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f042 0201 	orr.w	r2, r2, #1
 80098c8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f000 fba4 	bl	800a018 <UART_CheckIdleState>
 80098d0:	4603      	mov	r3, r0
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	3708      	adds	r7, #8
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}
	...

080098dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80098dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80098e0:	b08c      	sub	sp, #48	; 0x30
 80098e2:	af00      	add	r7, sp, #0
 80098e4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80098e6:	2300      	movs	r3, #0
 80098e8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80098ec:	697b      	ldr	r3, [r7, #20]
 80098ee:	689a      	ldr	r2, [r3, #8]
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	691b      	ldr	r3, [r3, #16]
 80098f4:	431a      	orrs	r2, r3
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	695b      	ldr	r3, [r3, #20]
 80098fa:	431a      	orrs	r2, r3
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	69db      	ldr	r3, [r3, #28]
 8009900:	4313      	orrs	r3, r2
 8009902:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009904:	697b      	ldr	r3, [r7, #20]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	681a      	ldr	r2, [r3, #0]
 800990a:	4baa      	ldr	r3, [pc, #680]	; (8009bb4 <UART_SetConfig+0x2d8>)
 800990c:	4013      	ands	r3, r2
 800990e:	697a      	ldr	r2, [r7, #20]
 8009910:	6812      	ldr	r2, [r2, #0]
 8009912:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009914:	430b      	orrs	r3, r1
 8009916:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	685b      	ldr	r3, [r3, #4]
 800991e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009922:	697b      	ldr	r3, [r7, #20]
 8009924:	68da      	ldr	r2, [r3, #12]
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	430a      	orrs	r2, r1
 800992c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800992e:	697b      	ldr	r3, [r7, #20]
 8009930:	699b      	ldr	r3, [r3, #24]
 8009932:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009934:	697b      	ldr	r3, [r7, #20]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a9f      	ldr	r2, [pc, #636]	; (8009bb8 <UART_SetConfig+0x2dc>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d004      	beq.n	8009948 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800993e:	697b      	ldr	r3, [r7, #20]
 8009940:	6a1b      	ldr	r3, [r3, #32]
 8009942:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009944:	4313      	orrs	r3, r2
 8009946:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	689b      	ldr	r3, [r3, #8]
 800994e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8009952:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8009956:	697a      	ldr	r2, [r7, #20]
 8009958:	6812      	ldr	r2, [r2, #0]
 800995a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800995c:	430b      	orrs	r3, r1
 800995e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009960:	697b      	ldr	r3, [r7, #20]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009966:	f023 010f 	bic.w	r1, r3, #15
 800996a:	697b      	ldr	r3, [r7, #20]
 800996c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	430a      	orrs	r2, r1
 8009974:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	4a90      	ldr	r2, [pc, #576]	; (8009bbc <UART_SetConfig+0x2e0>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d125      	bne.n	80099cc <UART_SetConfig+0xf0>
 8009980:	4b8f      	ldr	r3, [pc, #572]	; (8009bc0 <UART_SetConfig+0x2e4>)
 8009982:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009986:	f003 0303 	and.w	r3, r3, #3
 800998a:	2b03      	cmp	r3, #3
 800998c:	d81a      	bhi.n	80099c4 <UART_SetConfig+0xe8>
 800998e:	a201      	add	r2, pc, #4	; (adr r2, 8009994 <UART_SetConfig+0xb8>)
 8009990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009994:	080099a5 	.word	0x080099a5
 8009998:	080099b5 	.word	0x080099b5
 800999c:	080099ad 	.word	0x080099ad
 80099a0:	080099bd 	.word	0x080099bd
 80099a4:	2301      	movs	r3, #1
 80099a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80099aa:	e116      	b.n	8009bda <UART_SetConfig+0x2fe>
 80099ac:	2302      	movs	r3, #2
 80099ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80099b2:	e112      	b.n	8009bda <UART_SetConfig+0x2fe>
 80099b4:	2304      	movs	r3, #4
 80099b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80099ba:	e10e      	b.n	8009bda <UART_SetConfig+0x2fe>
 80099bc:	2308      	movs	r3, #8
 80099be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80099c2:	e10a      	b.n	8009bda <UART_SetConfig+0x2fe>
 80099c4:	2310      	movs	r3, #16
 80099c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80099ca:	e106      	b.n	8009bda <UART_SetConfig+0x2fe>
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	4a7c      	ldr	r2, [pc, #496]	; (8009bc4 <UART_SetConfig+0x2e8>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d138      	bne.n	8009a48 <UART_SetConfig+0x16c>
 80099d6:	4b7a      	ldr	r3, [pc, #488]	; (8009bc0 <UART_SetConfig+0x2e4>)
 80099d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099dc:	f003 030c 	and.w	r3, r3, #12
 80099e0:	2b0c      	cmp	r3, #12
 80099e2:	d82d      	bhi.n	8009a40 <UART_SetConfig+0x164>
 80099e4:	a201      	add	r2, pc, #4	; (adr r2, 80099ec <UART_SetConfig+0x110>)
 80099e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099ea:	bf00      	nop
 80099ec:	08009a21 	.word	0x08009a21
 80099f0:	08009a41 	.word	0x08009a41
 80099f4:	08009a41 	.word	0x08009a41
 80099f8:	08009a41 	.word	0x08009a41
 80099fc:	08009a31 	.word	0x08009a31
 8009a00:	08009a41 	.word	0x08009a41
 8009a04:	08009a41 	.word	0x08009a41
 8009a08:	08009a41 	.word	0x08009a41
 8009a0c:	08009a29 	.word	0x08009a29
 8009a10:	08009a41 	.word	0x08009a41
 8009a14:	08009a41 	.word	0x08009a41
 8009a18:	08009a41 	.word	0x08009a41
 8009a1c:	08009a39 	.word	0x08009a39
 8009a20:	2300      	movs	r3, #0
 8009a22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a26:	e0d8      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009a28:	2302      	movs	r3, #2
 8009a2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a2e:	e0d4      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009a30:	2304      	movs	r3, #4
 8009a32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a36:	e0d0      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009a38:	2308      	movs	r3, #8
 8009a3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a3e:	e0cc      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009a40:	2310      	movs	r3, #16
 8009a42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a46:	e0c8      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	4a5e      	ldr	r2, [pc, #376]	; (8009bc8 <UART_SetConfig+0x2ec>)
 8009a4e:	4293      	cmp	r3, r2
 8009a50:	d125      	bne.n	8009a9e <UART_SetConfig+0x1c2>
 8009a52:	4b5b      	ldr	r3, [pc, #364]	; (8009bc0 <UART_SetConfig+0x2e4>)
 8009a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a58:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009a5c:	2b30      	cmp	r3, #48	; 0x30
 8009a5e:	d016      	beq.n	8009a8e <UART_SetConfig+0x1b2>
 8009a60:	2b30      	cmp	r3, #48	; 0x30
 8009a62:	d818      	bhi.n	8009a96 <UART_SetConfig+0x1ba>
 8009a64:	2b20      	cmp	r3, #32
 8009a66:	d00a      	beq.n	8009a7e <UART_SetConfig+0x1a2>
 8009a68:	2b20      	cmp	r3, #32
 8009a6a:	d814      	bhi.n	8009a96 <UART_SetConfig+0x1ba>
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d002      	beq.n	8009a76 <UART_SetConfig+0x19a>
 8009a70:	2b10      	cmp	r3, #16
 8009a72:	d008      	beq.n	8009a86 <UART_SetConfig+0x1aa>
 8009a74:	e00f      	b.n	8009a96 <UART_SetConfig+0x1ba>
 8009a76:	2300      	movs	r3, #0
 8009a78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a7c:	e0ad      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009a7e:	2302      	movs	r3, #2
 8009a80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a84:	e0a9      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009a86:	2304      	movs	r3, #4
 8009a88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a8c:	e0a5      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009a8e:	2308      	movs	r3, #8
 8009a90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a94:	e0a1      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009a96:	2310      	movs	r3, #16
 8009a98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009a9c:	e09d      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009a9e:	697b      	ldr	r3, [r7, #20]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a4a      	ldr	r2, [pc, #296]	; (8009bcc <UART_SetConfig+0x2f0>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d125      	bne.n	8009af4 <UART_SetConfig+0x218>
 8009aa8:	4b45      	ldr	r3, [pc, #276]	; (8009bc0 <UART_SetConfig+0x2e4>)
 8009aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009aae:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009ab2:	2bc0      	cmp	r3, #192	; 0xc0
 8009ab4:	d016      	beq.n	8009ae4 <UART_SetConfig+0x208>
 8009ab6:	2bc0      	cmp	r3, #192	; 0xc0
 8009ab8:	d818      	bhi.n	8009aec <UART_SetConfig+0x210>
 8009aba:	2b80      	cmp	r3, #128	; 0x80
 8009abc:	d00a      	beq.n	8009ad4 <UART_SetConfig+0x1f8>
 8009abe:	2b80      	cmp	r3, #128	; 0x80
 8009ac0:	d814      	bhi.n	8009aec <UART_SetConfig+0x210>
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d002      	beq.n	8009acc <UART_SetConfig+0x1f0>
 8009ac6:	2b40      	cmp	r3, #64	; 0x40
 8009ac8:	d008      	beq.n	8009adc <UART_SetConfig+0x200>
 8009aca:	e00f      	b.n	8009aec <UART_SetConfig+0x210>
 8009acc:	2300      	movs	r3, #0
 8009ace:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009ad2:	e082      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009ad4:	2302      	movs	r3, #2
 8009ad6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009ada:	e07e      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009adc:	2304      	movs	r3, #4
 8009ade:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009ae2:	e07a      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009ae4:	2308      	movs	r3, #8
 8009ae6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009aea:	e076      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009aec:	2310      	movs	r3, #16
 8009aee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009af2:	e072      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009af4:	697b      	ldr	r3, [r7, #20]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	4a35      	ldr	r2, [pc, #212]	; (8009bd0 <UART_SetConfig+0x2f4>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d12a      	bne.n	8009b54 <UART_SetConfig+0x278>
 8009afe:	4b30      	ldr	r3, [pc, #192]	; (8009bc0 <UART_SetConfig+0x2e4>)
 8009b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009b0c:	d01a      	beq.n	8009b44 <UART_SetConfig+0x268>
 8009b0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009b12:	d81b      	bhi.n	8009b4c <UART_SetConfig+0x270>
 8009b14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b18:	d00c      	beq.n	8009b34 <UART_SetConfig+0x258>
 8009b1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b1e:	d815      	bhi.n	8009b4c <UART_SetConfig+0x270>
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d003      	beq.n	8009b2c <UART_SetConfig+0x250>
 8009b24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009b28:	d008      	beq.n	8009b3c <UART_SetConfig+0x260>
 8009b2a:	e00f      	b.n	8009b4c <UART_SetConfig+0x270>
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b32:	e052      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009b34:	2302      	movs	r3, #2
 8009b36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b3a:	e04e      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009b3c:	2304      	movs	r3, #4
 8009b3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b42:	e04a      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009b44:	2308      	movs	r3, #8
 8009b46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b4a:	e046      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009b4c:	2310      	movs	r3, #16
 8009b4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b52:	e042      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	4a17      	ldr	r2, [pc, #92]	; (8009bb8 <UART_SetConfig+0x2dc>)
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d13a      	bne.n	8009bd4 <UART_SetConfig+0x2f8>
 8009b5e:	4b18      	ldr	r3, [pc, #96]	; (8009bc0 <UART_SetConfig+0x2e4>)
 8009b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b64:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009b68:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009b6c:	d01a      	beq.n	8009ba4 <UART_SetConfig+0x2c8>
 8009b6e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009b72:	d81b      	bhi.n	8009bac <UART_SetConfig+0x2d0>
 8009b74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009b78:	d00c      	beq.n	8009b94 <UART_SetConfig+0x2b8>
 8009b7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009b7e:	d815      	bhi.n	8009bac <UART_SetConfig+0x2d0>
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d003      	beq.n	8009b8c <UART_SetConfig+0x2b0>
 8009b84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b88:	d008      	beq.n	8009b9c <UART_SetConfig+0x2c0>
 8009b8a:	e00f      	b.n	8009bac <UART_SetConfig+0x2d0>
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b92:	e022      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009b94:	2302      	movs	r3, #2
 8009b96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009b9a:	e01e      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009b9c:	2304      	movs	r3, #4
 8009b9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009ba2:	e01a      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009ba4:	2308      	movs	r3, #8
 8009ba6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009baa:	e016      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009bac:	2310      	movs	r3, #16
 8009bae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009bb2:	e012      	b.n	8009bda <UART_SetConfig+0x2fe>
 8009bb4:	cfff69f3 	.word	0xcfff69f3
 8009bb8:	40008000 	.word	0x40008000
 8009bbc:	40013800 	.word	0x40013800
 8009bc0:	40021000 	.word	0x40021000
 8009bc4:	40004400 	.word	0x40004400
 8009bc8:	40004800 	.word	0x40004800
 8009bcc:	40004c00 	.word	0x40004c00
 8009bd0:	40005000 	.word	0x40005000
 8009bd4:	2310      	movs	r3, #16
 8009bd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009bda:	697b      	ldr	r3, [r7, #20]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4aae      	ldr	r2, [pc, #696]	; (8009e98 <UART_SetConfig+0x5bc>)
 8009be0:	4293      	cmp	r3, r2
 8009be2:	f040 8097 	bne.w	8009d14 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009be6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009bea:	2b08      	cmp	r3, #8
 8009bec:	d823      	bhi.n	8009c36 <UART_SetConfig+0x35a>
 8009bee:	a201      	add	r2, pc, #4	; (adr r2, 8009bf4 <UART_SetConfig+0x318>)
 8009bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bf4:	08009c19 	.word	0x08009c19
 8009bf8:	08009c37 	.word	0x08009c37
 8009bfc:	08009c21 	.word	0x08009c21
 8009c00:	08009c37 	.word	0x08009c37
 8009c04:	08009c27 	.word	0x08009c27
 8009c08:	08009c37 	.word	0x08009c37
 8009c0c:	08009c37 	.word	0x08009c37
 8009c10:	08009c37 	.word	0x08009c37
 8009c14:	08009c2f 	.word	0x08009c2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c18:	f7fd fdd4 	bl	80077c4 <HAL_RCC_GetPCLK1Freq>
 8009c1c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009c1e:	e010      	b.n	8009c42 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c20:	4b9e      	ldr	r3, [pc, #632]	; (8009e9c <UART_SetConfig+0x5c0>)
 8009c22:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009c24:	e00d      	b.n	8009c42 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c26:	f7fd fd5f 	bl	80076e8 <HAL_RCC_GetSysClockFreq>
 8009c2a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009c2c:	e009      	b.n	8009c42 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c32:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009c34:	e005      	b.n	8009c42 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009c36:	2300      	movs	r3, #0
 8009c38:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8009c40:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	f000 8130 	beq.w	8009eaa <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009c4a:	697b      	ldr	r3, [r7, #20]
 8009c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c4e:	4a94      	ldr	r2, [pc, #592]	; (8009ea0 <UART_SetConfig+0x5c4>)
 8009c50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c54:	461a      	mov	r2, r3
 8009c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c58:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c5c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009c5e:	697b      	ldr	r3, [r7, #20]
 8009c60:	685a      	ldr	r2, [r3, #4]
 8009c62:	4613      	mov	r3, r2
 8009c64:	005b      	lsls	r3, r3, #1
 8009c66:	4413      	add	r3, r2
 8009c68:	69ba      	ldr	r2, [r7, #24]
 8009c6a:	429a      	cmp	r2, r3
 8009c6c:	d305      	bcc.n	8009c7a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009c6e:	697b      	ldr	r3, [r7, #20]
 8009c70:	685b      	ldr	r3, [r3, #4]
 8009c72:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009c74:	69ba      	ldr	r2, [r7, #24]
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d903      	bls.n	8009c82 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009c80:	e113      	b.n	8009eaa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c84:	2200      	movs	r2, #0
 8009c86:	60bb      	str	r3, [r7, #8]
 8009c88:	60fa      	str	r2, [r7, #12]
 8009c8a:	697b      	ldr	r3, [r7, #20]
 8009c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c8e:	4a84      	ldr	r2, [pc, #528]	; (8009ea0 <UART_SetConfig+0x5c4>)
 8009c90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c94:	b29b      	uxth	r3, r3
 8009c96:	2200      	movs	r2, #0
 8009c98:	603b      	str	r3, [r7, #0]
 8009c9a:	607a      	str	r2, [r7, #4]
 8009c9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ca0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009ca4:	f7f6 fdee 	bl	8000884 <__aeabi_uldivmod>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	460b      	mov	r3, r1
 8009cac:	4610      	mov	r0, r2
 8009cae:	4619      	mov	r1, r3
 8009cb0:	f04f 0200 	mov.w	r2, #0
 8009cb4:	f04f 0300 	mov.w	r3, #0
 8009cb8:	020b      	lsls	r3, r1, #8
 8009cba:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009cbe:	0202      	lsls	r2, r0, #8
 8009cc0:	6979      	ldr	r1, [r7, #20]
 8009cc2:	6849      	ldr	r1, [r1, #4]
 8009cc4:	0849      	lsrs	r1, r1, #1
 8009cc6:	2000      	movs	r0, #0
 8009cc8:	460c      	mov	r4, r1
 8009cca:	4605      	mov	r5, r0
 8009ccc:	eb12 0804 	adds.w	r8, r2, r4
 8009cd0:	eb43 0905 	adc.w	r9, r3, r5
 8009cd4:	697b      	ldr	r3, [r7, #20]
 8009cd6:	685b      	ldr	r3, [r3, #4]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	469a      	mov	sl, r3
 8009cdc:	4693      	mov	fp, r2
 8009cde:	4652      	mov	r2, sl
 8009ce0:	465b      	mov	r3, fp
 8009ce2:	4640      	mov	r0, r8
 8009ce4:	4649      	mov	r1, r9
 8009ce6:	f7f6 fdcd 	bl	8000884 <__aeabi_uldivmod>
 8009cea:	4602      	mov	r2, r0
 8009cec:	460b      	mov	r3, r1
 8009cee:	4613      	mov	r3, r2
 8009cf0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009cf2:	6a3b      	ldr	r3, [r7, #32]
 8009cf4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009cf8:	d308      	bcc.n	8009d0c <UART_SetConfig+0x430>
 8009cfa:	6a3b      	ldr	r3, [r7, #32]
 8009cfc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009d00:	d204      	bcs.n	8009d0c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	6a3a      	ldr	r2, [r7, #32]
 8009d08:	60da      	str	r2, [r3, #12]
 8009d0a:	e0ce      	b.n	8009eaa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009d12:	e0ca      	b.n	8009eaa <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	69db      	ldr	r3, [r3, #28]
 8009d18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009d1c:	d166      	bne.n	8009dec <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009d1e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009d22:	2b08      	cmp	r3, #8
 8009d24:	d827      	bhi.n	8009d76 <UART_SetConfig+0x49a>
 8009d26:	a201      	add	r2, pc, #4	; (adr r2, 8009d2c <UART_SetConfig+0x450>)
 8009d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d2c:	08009d51 	.word	0x08009d51
 8009d30:	08009d59 	.word	0x08009d59
 8009d34:	08009d61 	.word	0x08009d61
 8009d38:	08009d77 	.word	0x08009d77
 8009d3c:	08009d67 	.word	0x08009d67
 8009d40:	08009d77 	.word	0x08009d77
 8009d44:	08009d77 	.word	0x08009d77
 8009d48:	08009d77 	.word	0x08009d77
 8009d4c:	08009d6f 	.word	0x08009d6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d50:	f7fd fd38 	bl	80077c4 <HAL_RCC_GetPCLK1Freq>
 8009d54:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009d56:	e014      	b.n	8009d82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009d58:	f7fd fd4a 	bl	80077f0 <HAL_RCC_GetPCLK2Freq>
 8009d5c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009d5e:	e010      	b.n	8009d82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d60:	4b4e      	ldr	r3, [pc, #312]	; (8009e9c <UART_SetConfig+0x5c0>)
 8009d62:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009d64:	e00d      	b.n	8009d82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d66:	f7fd fcbf 	bl	80076e8 <HAL_RCC_GetSysClockFreq>
 8009d6a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009d6c:	e009      	b.n	8009d82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d72:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009d74:	e005      	b.n	8009d82 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009d76:	2300      	movs	r3, #0
 8009d78:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8009d80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	f000 8090 	beq.w	8009eaa <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d8e:	4a44      	ldr	r2, [pc, #272]	; (8009ea0 <UART_SetConfig+0x5c4>)
 8009d90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d94:	461a      	mov	r2, r3
 8009d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d98:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d9c:	005a      	lsls	r2, r3, #1
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	685b      	ldr	r3, [r3, #4]
 8009da2:	085b      	lsrs	r3, r3, #1
 8009da4:	441a      	add	r2, r3
 8009da6:	697b      	ldr	r3, [r7, #20]
 8009da8:	685b      	ldr	r3, [r3, #4]
 8009daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009db0:	6a3b      	ldr	r3, [r7, #32]
 8009db2:	2b0f      	cmp	r3, #15
 8009db4:	d916      	bls.n	8009de4 <UART_SetConfig+0x508>
 8009db6:	6a3b      	ldr	r3, [r7, #32]
 8009db8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009dbc:	d212      	bcs.n	8009de4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009dbe:	6a3b      	ldr	r3, [r7, #32]
 8009dc0:	b29b      	uxth	r3, r3
 8009dc2:	f023 030f 	bic.w	r3, r3, #15
 8009dc6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009dc8:	6a3b      	ldr	r3, [r7, #32]
 8009dca:	085b      	lsrs	r3, r3, #1
 8009dcc:	b29b      	uxth	r3, r3
 8009dce:	f003 0307 	and.w	r3, r3, #7
 8009dd2:	b29a      	uxth	r2, r3
 8009dd4:	8bfb      	ldrh	r3, [r7, #30]
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009dda:	697b      	ldr	r3, [r7, #20]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	8bfa      	ldrh	r2, [r7, #30]
 8009de0:	60da      	str	r2, [r3, #12]
 8009de2:	e062      	b.n	8009eaa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009de4:	2301      	movs	r3, #1
 8009de6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009dea:	e05e      	b.n	8009eaa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009dec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009df0:	2b08      	cmp	r3, #8
 8009df2:	d828      	bhi.n	8009e46 <UART_SetConfig+0x56a>
 8009df4:	a201      	add	r2, pc, #4	; (adr r2, 8009dfc <UART_SetConfig+0x520>)
 8009df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dfa:	bf00      	nop
 8009dfc:	08009e21 	.word	0x08009e21
 8009e00:	08009e29 	.word	0x08009e29
 8009e04:	08009e31 	.word	0x08009e31
 8009e08:	08009e47 	.word	0x08009e47
 8009e0c:	08009e37 	.word	0x08009e37
 8009e10:	08009e47 	.word	0x08009e47
 8009e14:	08009e47 	.word	0x08009e47
 8009e18:	08009e47 	.word	0x08009e47
 8009e1c:	08009e3f 	.word	0x08009e3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e20:	f7fd fcd0 	bl	80077c4 <HAL_RCC_GetPCLK1Freq>
 8009e24:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009e26:	e014      	b.n	8009e52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e28:	f7fd fce2 	bl	80077f0 <HAL_RCC_GetPCLK2Freq>
 8009e2c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009e2e:	e010      	b.n	8009e52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009e30:	4b1a      	ldr	r3, [pc, #104]	; (8009e9c <UART_SetConfig+0x5c0>)
 8009e32:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009e34:	e00d      	b.n	8009e52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009e36:	f7fd fc57 	bl	80076e8 <HAL_RCC_GetSysClockFreq>
 8009e3a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009e3c:	e009      	b.n	8009e52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e42:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009e44:	e005      	b.n	8009e52 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009e46:	2300      	movs	r3, #0
 8009e48:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8009e50:	bf00      	nop
    }

    if (pclk != 0U)
 8009e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d028      	beq.n	8009eaa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e58:	697b      	ldr	r3, [r7, #20]
 8009e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e5c:	4a10      	ldr	r2, [pc, #64]	; (8009ea0 <UART_SetConfig+0x5c4>)
 8009e5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e62:	461a      	mov	r2, r3
 8009e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e66:	fbb3 f2f2 	udiv	r2, r3, r2
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	685b      	ldr	r3, [r3, #4]
 8009e6e:	085b      	lsrs	r3, r3, #1
 8009e70:	441a      	add	r2, r3
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	685b      	ldr	r3, [r3, #4]
 8009e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e7a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e7c:	6a3b      	ldr	r3, [r7, #32]
 8009e7e:	2b0f      	cmp	r3, #15
 8009e80:	d910      	bls.n	8009ea4 <UART_SetConfig+0x5c8>
 8009e82:	6a3b      	ldr	r3, [r7, #32]
 8009e84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e88:	d20c      	bcs.n	8009ea4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009e8a:	6a3b      	ldr	r3, [r7, #32]
 8009e8c:	b29a      	uxth	r2, r3
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	60da      	str	r2, [r3, #12]
 8009e94:	e009      	b.n	8009eaa <UART_SetConfig+0x5ce>
 8009e96:	bf00      	nop
 8009e98:	40008000 	.word	0x40008000
 8009e9c:	00f42400 	.word	0x00f42400
 8009ea0:	0800b48c 	.word	0x0800b48c
      }
      else
      {
        ret = HAL_ERROR;
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009eaa:	697b      	ldr	r3, [r7, #20]
 8009eac:	2201      	movs	r2, #1
 8009eae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009eb2:	697b      	ldr	r3, [r7, #20]
 8009eb4:	2201      	movs	r2, #1
 8009eb6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009ec0:	697b      	ldr	r3, [r7, #20]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8009ec6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3730      	adds	r7, #48	; 0x30
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009ed4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	b083      	sub	sp, #12
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ee0:	f003 0301 	and.w	r3, r3, #1
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d00a      	beq.n	8009efe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	430a      	orrs	r2, r1
 8009efc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f02:	f003 0302 	and.w	r3, r3, #2
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d00a      	beq.n	8009f20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	685b      	ldr	r3, [r3, #4]
 8009f10:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	430a      	orrs	r2, r1
 8009f1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f24:	f003 0304 	and.w	r3, r3, #4
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d00a      	beq.n	8009f42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	685b      	ldr	r3, [r3, #4]
 8009f32:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	430a      	orrs	r2, r1
 8009f40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f46:	f003 0308 	and.w	r3, r3, #8
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d00a      	beq.n	8009f64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	430a      	orrs	r2, r1
 8009f62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f68:	f003 0310 	and.w	r3, r3, #16
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d00a      	beq.n	8009f86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	689b      	ldr	r3, [r3, #8]
 8009f76:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	430a      	orrs	r2, r1
 8009f84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f8a:	f003 0320 	and.w	r3, r3, #32
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d00a      	beq.n	8009fa8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	689b      	ldr	r3, [r3, #8]
 8009f98:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	430a      	orrs	r2, r1
 8009fa6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d01a      	beq.n	8009fea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	685b      	ldr	r3, [r3, #4]
 8009fba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	430a      	orrs	r2, r1
 8009fc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009fd2:	d10a      	bne.n	8009fea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	685b      	ldr	r3, [r3, #4]
 8009fda:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	430a      	orrs	r2, r1
 8009fe8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d00a      	beq.n	800a00c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	685b      	ldr	r3, [r3, #4]
 8009ffc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	430a      	orrs	r2, r1
 800a00a:	605a      	str	r2, [r3, #4]
  }
}
 800a00c:	bf00      	nop
 800a00e:	370c      	adds	r7, #12
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b086      	sub	sp, #24
 800a01c:	af02      	add	r7, sp, #8
 800a01e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2200      	movs	r2, #0
 800a024:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a028:	f7f9 f8f0 	bl	800320c <HAL_GetTick>
 800a02c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	f003 0308 	and.w	r3, r3, #8
 800a038:	2b08      	cmp	r3, #8
 800a03a:	d10e      	bne.n	800a05a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a03c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a040:	9300      	str	r3, [sp, #0]
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	2200      	movs	r2, #0
 800a046:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a04a:	6878      	ldr	r0, [r7, #4]
 800a04c:	f000 f82f 	bl	800a0ae <UART_WaitOnFlagUntilTimeout>
 800a050:	4603      	mov	r3, r0
 800a052:	2b00      	cmp	r3, #0
 800a054:	d001      	beq.n	800a05a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a056:	2303      	movs	r3, #3
 800a058:	e025      	b.n	800a0a6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f003 0304 	and.w	r3, r3, #4
 800a064:	2b04      	cmp	r3, #4
 800a066:	d10e      	bne.n	800a086 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a068:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a06c:	9300      	str	r3, [sp, #0]
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	2200      	movs	r2, #0
 800a072:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f000 f819 	bl	800a0ae <UART_WaitOnFlagUntilTimeout>
 800a07c:	4603      	mov	r3, r0
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d001      	beq.n	800a086 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a082:	2303      	movs	r3, #3
 800a084:	e00f      	b.n	800a0a6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2220      	movs	r2, #32
 800a08a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2220      	movs	r2, #32
 800a092:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2200      	movs	r2, #0
 800a09a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a0a4:	2300      	movs	r3, #0
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3710      	adds	r7, #16
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}

0800a0ae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a0ae:	b580      	push	{r7, lr}
 800a0b0:	b09c      	sub	sp, #112	; 0x70
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	60f8      	str	r0, [r7, #12]
 800a0b6:	60b9      	str	r1, [r7, #8]
 800a0b8:	603b      	str	r3, [r7, #0]
 800a0ba:	4613      	mov	r3, r2
 800a0bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0be:	e0a9      	b.n	800a214 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a0c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0c6:	f000 80a5 	beq.w	800a214 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a0ca:	f7f9 f89f 	bl	800320c <HAL_GetTick>
 800a0ce:	4602      	mov	r2, r0
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	1ad3      	subs	r3, r2, r3
 800a0d4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a0d6:	429a      	cmp	r2, r3
 800a0d8:	d302      	bcc.n	800a0e0 <UART_WaitOnFlagUntilTimeout+0x32>
 800a0da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d140      	bne.n	800a162 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a0e8:	e853 3f00 	ldrex	r3, [r3]
 800a0ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a0ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a0f4:	667b      	str	r3, [r7, #100]	; 0x64
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	461a      	mov	r2, r3
 800a0fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a0fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a100:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a102:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a104:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a106:	e841 2300 	strex	r3, r2, [r1]
 800a10a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a10c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d1e6      	bne.n	800a0e0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	3308      	adds	r3, #8
 800a118:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a11a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a11c:	e853 3f00 	ldrex	r3, [r3]
 800a120:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a124:	f023 0301 	bic.w	r3, r3, #1
 800a128:	663b      	str	r3, [r7, #96]	; 0x60
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	3308      	adds	r3, #8
 800a130:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a132:	64ba      	str	r2, [r7, #72]	; 0x48
 800a134:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a136:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a138:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a13a:	e841 2300 	strex	r3, r2, [r1]
 800a13e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a140:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a142:	2b00      	cmp	r3, #0
 800a144:	d1e5      	bne.n	800a112 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	2220      	movs	r2, #32
 800a14a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	2220      	movs	r2, #32
 800a152:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2200      	movs	r2, #0
 800a15a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a15e:	2303      	movs	r3, #3
 800a160:	e069      	b.n	800a236 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	f003 0304 	and.w	r3, r3, #4
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d051      	beq.n	800a214 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	69db      	ldr	r3, [r3, #28]
 800a176:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a17a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a17e:	d149      	bne.n	800a214 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a188:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a192:	e853 3f00 	ldrex	r3, [r3]
 800a196:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a19a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a19e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	461a      	mov	r2, r3
 800a1a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1a8:	637b      	str	r3, [r7, #52]	; 0x34
 800a1aa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a1ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1b0:	e841 2300 	strex	r3, r2, [r1]
 800a1b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a1b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d1e6      	bne.n	800a18a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	3308      	adds	r3, #8
 800a1c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1c4:	697b      	ldr	r3, [r7, #20]
 800a1c6:	e853 3f00 	ldrex	r3, [r3]
 800a1ca:	613b      	str	r3, [r7, #16]
   return(result);
 800a1cc:	693b      	ldr	r3, [r7, #16]
 800a1ce:	f023 0301 	bic.w	r3, r3, #1
 800a1d2:	66bb      	str	r3, [r7, #104]	; 0x68
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	3308      	adds	r3, #8
 800a1da:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a1dc:	623a      	str	r2, [r7, #32]
 800a1de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1e0:	69f9      	ldr	r1, [r7, #28]
 800a1e2:	6a3a      	ldr	r2, [r7, #32]
 800a1e4:	e841 2300 	strex	r3, r2, [r1]
 800a1e8:	61bb      	str	r3, [r7, #24]
   return(result);
 800a1ea:	69bb      	ldr	r3, [r7, #24]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d1e5      	bne.n	800a1bc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	2220      	movs	r2, #32
 800a1f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	2220      	movs	r2, #32
 800a1fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	2220      	movs	r2, #32
 800a204:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	2200      	movs	r2, #0
 800a20c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a210:	2303      	movs	r3, #3
 800a212:	e010      	b.n	800a236 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	69da      	ldr	r2, [r3, #28]
 800a21a:	68bb      	ldr	r3, [r7, #8]
 800a21c:	4013      	ands	r3, r2
 800a21e:	68ba      	ldr	r2, [r7, #8]
 800a220:	429a      	cmp	r2, r3
 800a222:	bf0c      	ite	eq
 800a224:	2301      	moveq	r3, #1
 800a226:	2300      	movne	r3, #0
 800a228:	b2db      	uxtb	r3, r3
 800a22a:	461a      	mov	r2, r3
 800a22c:	79fb      	ldrb	r3, [r7, #7]
 800a22e:	429a      	cmp	r2, r3
 800a230:	f43f af46 	beq.w	800a0c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a234:	2300      	movs	r3, #0
}
 800a236:	4618      	mov	r0, r3
 800a238:	3770      	adds	r7, #112	; 0x70
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}

0800a23e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a23e:	b480      	push	{r7}
 800a240:	b085      	sub	sp, #20
 800a242:	af00      	add	r7, sp, #0
 800a244:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a24c:	2b01      	cmp	r3, #1
 800a24e:	d101      	bne.n	800a254 <HAL_UARTEx_DisableFifoMode+0x16>
 800a250:	2302      	movs	r3, #2
 800a252:	e027      	b.n	800a2a4 <HAL_UARTEx_DisableFifoMode+0x66>
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2201      	movs	r2, #1
 800a258:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2224      	movs	r2, #36	; 0x24
 800a260:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	681a      	ldr	r2, [r3, #0]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f022 0201 	bic.w	r2, r2, #1
 800a27a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a282:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2200      	movs	r2, #0
 800a288:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	68fa      	ldr	r2, [r7, #12]
 800a290:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2220      	movs	r2, #32
 800a296:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2200      	movs	r2, #0
 800a29e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a2a2:	2300      	movs	r3, #0
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3714      	adds	r7, #20
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ae:	4770      	bx	lr

0800a2b0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b084      	sub	sp, #16
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
 800a2b8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a2c0:	2b01      	cmp	r3, #1
 800a2c2:	d101      	bne.n	800a2c8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a2c4:	2302      	movs	r3, #2
 800a2c6:	e02d      	b.n	800a324 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2224      	movs	r2, #36	; 0x24
 800a2d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	681a      	ldr	r2, [r3, #0]
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	f022 0201 	bic.w	r2, r2, #1
 800a2ee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	689b      	ldr	r3, [r3, #8]
 800a2f6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	683a      	ldr	r2, [r7, #0]
 800a300:	430a      	orrs	r2, r1
 800a302:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f000 f84f 	bl	800a3a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	68fa      	ldr	r2, [r7, #12]
 800a310:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2220      	movs	r2, #32
 800a316:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2200      	movs	r2, #0
 800a31e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a322:	2300      	movs	r3, #0
}
 800a324:	4618      	mov	r0, r3
 800a326:	3710      	adds	r7, #16
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}

0800a32c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
 800a334:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a33c:	2b01      	cmp	r3, #1
 800a33e:	d101      	bne.n	800a344 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a340:	2302      	movs	r3, #2
 800a342:	e02d      	b.n	800a3a0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2201      	movs	r2, #1
 800a348:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2224      	movs	r2, #36	; 0x24
 800a350:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	681a      	ldr	r2, [r3, #0]
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f022 0201 	bic.w	r2, r2, #1
 800a36a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	683a      	ldr	r2, [r7, #0]
 800a37c:	430a      	orrs	r2, r1
 800a37e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a380:	6878      	ldr	r0, [r7, #4]
 800a382:	f000 f811 	bl	800a3a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	68fa      	ldr	r2, [r7, #12]
 800a38c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2220      	movs	r2, #32
 800a392:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2200      	movs	r2, #0
 800a39a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a39e:	2300      	movs	r3, #0
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3710      	adds	r7, #16
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}

0800a3a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	b085      	sub	sp, #20
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d108      	bne.n	800a3ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2201      	movs	r2, #1
 800a3c4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a3c8:	e031      	b.n	800a42e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a3ca:	2308      	movs	r3, #8
 800a3cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a3ce:	2308      	movs	r3, #8
 800a3d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	689b      	ldr	r3, [r3, #8]
 800a3d8:	0e5b      	lsrs	r3, r3, #25
 800a3da:	b2db      	uxtb	r3, r3
 800a3dc:	f003 0307 	and.w	r3, r3, #7
 800a3e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	689b      	ldr	r3, [r3, #8]
 800a3e8:	0f5b      	lsrs	r3, r3, #29
 800a3ea:	b2db      	uxtb	r3, r3
 800a3ec:	f003 0307 	and.w	r3, r3, #7
 800a3f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a3f2:	7bbb      	ldrb	r3, [r7, #14]
 800a3f4:	7b3a      	ldrb	r2, [r7, #12]
 800a3f6:	4911      	ldr	r1, [pc, #68]	; (800a43c <UARTEx_SetNbDataToProcess+0x94>)
 800a3f8:	5c8a      	ldrb	r2, [r1, r2]
 800a3fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a3fe:	7b3a      	ldrb	r2, [r7, #12]
 800a400:	490f      	ldr	r1, [pc, #60]	; (800a440 <UARTEx_SetNbDataToProcess+0x98>)
 800a402:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a404:	fb93 f3f2 	sdiv	r3, r3, r2
 800a408:	b29a      	uxth	r2, r3
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a410:	7bfb      	ldrb	r3, [r7, #15]
 800a412:	7b7a      	ldrb	r2, [r7, #13]
 800a414:	4909      	ldr	r1, [pc, #36]	; (800a43c <UARTEx_SetNbDataToProcess+0x94>)
 800a416:	5c8a      	ldrb	r2, [r1, r2]
 800a418:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a41c:	7b7a      	ldrb	r2, [r7, #13]
 800a41e:	4908      	ldr	r1, [pc, #32]	; (800a440 <UARTEx_SetNbDataToProcess+0x98>)
 800a420:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a422:	fb93 f3f2 	sdiv	r3, r3, r2
 800a426:	b29a      	uxth	r2, r3
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a42e:	bf00      	nop
 800a430:	3714      	adds	r7, #20
 800a432:	46bd      	mov	sp, r7
 800a434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a438:	4770      	bx	lr
 800a43a:	bf00      	nop
 800a43c:	0800b4a4 	.word	0x0800b4a4
 800a440:	0800b4ac 	.word	0x0800b4ac

0800a444 <__errno>:
 800a444:	4b01      	ldr	r3, [pc, #4]	; (800a44c <__errno+0x8>)
 800a446:	6818      	ldr	r0, [r3, #0]
 800a448:	4770      	bx	lr
 800a44a:	bf00      	nop
 800a44c:	2000000c 	.word	0x2000000c

0800a450 <__libc_init_array>:
 800a450:	b570      	push	{r4, r5, r6, lr}
 800a452:	4d0d      	ldr	r5, [pc, #52]	; (800a488 <__libc_init_array+0x38>)
 800a454:	4c0d      	ldr	r4, [pc, #52]	; (800a48c <__libc_init_array+0x3c>)
 800a456:	1b64      	subs	r4, r4, r5
 800a458:	10a4      	asrs	r4, r4, #2
 800a45a:	2600      	movs	r6, #0
 800a45c:	42a6      	cmp	r6, r4
 800a45e:	d109      	bne.n	800a474 <__libc_init_array+0x24>
 800a460:	4d0b      	ldr	r5, [pc, #44]	; (800a490 <__libc_init_array+0x40>)
 800a462:	4c0c      	ldr	r4, [pc, #48]	; (800a494 <__libc_init_array+0x44>)
 800a464:	f000 fffa 	bl	800b45c <_init>
 800a468:	1b64      	subs	r4, r4, r5
 800a46a:	10a4      	asrs	r4, r4, #2
 800a46c:	2600      	movs	r6, #0
 800a46e:	42a6      	cmp	r6, r4
 800a470:	d105      	bne.n	800a47e <__libc_init_array+0x2e>
 800a472:	bd70      	pop	{r4, r5, r6, pc}
 800a474:	f855 3b04 	ldr.w	r3, [r5], #4
 800a478:	4798      	blx	r3
 800a47a:	3601      	adds	r6, #1
 800a47c:	e7ee      	b.n	800a45c <__libc_init_array+0xc>
 800a47e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a482:	4798      	blx	r3
 800a484:	3601      	adds	r6, #1
 800a486:	e7f2      	b.n	800a46e <__libc_init_array+0x1e>
 800a488:	0800b8cc 	.word	0x0800b8cc
 800a48c:	0800b8cc 	.word	0x0800b8cc
 800a490:	0800b8cc 	.word	0x0800b8cc
 800a494:	0800b8d0 	.word	0x0800b8d0

0800a498 <memset>:
 800a498:	4402      	add	r2, r0
 800a49a:	4603      	mov	r3, r0
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d100      	bne.n	800a4a2 <memset+0xa>
 800a4a0:	4770      	bx	lr
 800a4a2:	f803 1b01 	strb.w	r1, [r3], #1
 800a4a6:	e7f9      	b.n	800a49c <memset+0x4>

0800a4a8 <cosf>:
 800a4a8:	ee10 3a10 	vmov	r3, s0
 800a4ac:	b507      	push	{r0, r1, r2, lr}
 800a4ae:	4a1e      	ldr	r2, [pc, #120]	; (800a528 <cosf+0x80>)
 800a4b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a4b4:	4293      	cmp	r3, r2
 800a4b6:	dc06      	bgt.n	800a4c6 <cosf+0x1e>
 800a4b8:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800a52c <cosf+0x84>
 800a4bc:	b003      	add	sp, #12
 800a4be:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4c2:	f000 bb1d 	b.w	800ab00 <__kernel_cosf>
 800a4c6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a4ca:	db04      	blt.n	800a4d6 <cosf+0x2e>
 800a4cc:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a4d0:	b003      	add	sp, #12
 800a4d2:	f85d fb04 	ldr.w	pc, [sp], #4
 800a4d6:	4668      	mov	r0, sp
 800a4d8:	f000 f9d2 	bl	800a880 <__ieee754_rem_pio2f>
 800a4dc:	f000 0003 	and.w	r0, r0, #3
 800a4e0:	2801      	cmp	r0, #1
 800a4e2:	d009      	beq.n	800a4f8 <cosf+0x50>
 800a4e4:	2802      	cmp	r0, #2
 800a4e6:	d010      	beq.n	800a50a <cosf+0x62>
 800a4e8:	b9b0      	cbnz	r0, 800a518 <cosf+0x70>
 800a4ea:	eddd 0a01 	vldr	s1, [sp, #4]
 800a4ee:	ed9d 0a00 	vldr	s0, [sp]
 800a4f2:	f000 fb05 	bl	800ab00 <__kernel_cosf>
 800a4f6:	e7eb      	b.n	800a4d0 <cosf+0x28>
 800a4f8:	eddd 0a01 	vldr	s1, [sp, #4]
 800a4fc:	ed9d 0a00 	vldr	s0, [sp]
 800a500:	f000 fdd4 	bl	800b0ac <__kernel_sinf>
 800a504:	eeb1 0a40 	vneg.f32	s0, s0
 800a508:	e7e2      	b.n	800a4d0 <cosf+0x28>
 800a50a:	eddd 0a01 	vldr	s1, [sp, #4]
 800a50e:	ed9d 0a00 	vldr	s0, [sp]
 800a512:	f000 faf5 	bl	800ab00 <__kernel_cosf>
 800a516:	e7f5      	b.n	800a504 <cosf+0x5c>
 800a518:	eddd 0a01 	vldr	s1, [sp, #4]
 800a51c:	ed9d 0a00 	vldr	s0, [sp]
 800a520:	2001      	movs	r0, #1
 800a522:	f000 fdc3 	bl	800b0ac <__kernel_sinf>
 800a526:	e7d3      	b.n	800a4d0 <cosf+0x28>
 800a528:	3f490fd8 	.word	0x3f490fd8
 800a52c:	00000000 	.word	0x00000000

0800a530 <sinf>:
 800a530:	ee10 3a10 	vmov	r3, s0
 800a534:	b507      	push	{r0, r1, r2, lr}
 800a536:	4a1f      	ldr	r2, [pc, #124]	; (800a5b4 <sinf+0x84>)
 800a538:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a53c:	4293      	cmp	r3, r2
 800a53e:	dc07      	bgt.n	800a550 <sinf+0x20>
 800a540:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800a5b8 <sinf+0x88>
 800a544:	2000      	movs	r0, #0
 800a546:	b003      	add	sp, #12
 800a548:	f85d eb04 	ldr.w	lr, [sp], #4
 800a54c:	f000 bdae 	b.w	800b0ac <__kernel_sinf>
 800a550:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a554:	db04      	blt.n	800a560 <sinf+0x30>
 800a556:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a55a:	b003      	add	sp, #12
 800a55c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a560:	4668      	mov	r0, sp
 800a562:	f000 f98d 	bl	800a880 <__ieee754_rem_pio2f>
 800a566:	f000 0003 	and.w	r0, r0, #3
 800a56a:	2801      	cmp	r0, #1
 800a56c:	d00a      	beq.n	800a584 <sinf+0x54>
 800a56e:	2802      	cmp	r0, #2
 800a570:	d00f      	beq.n	800a592 <sinf+0x62>
 800a572:	b9c0      	cbnz	r0, 800a5a6 <sinf+0x76>
 800a574:	eddd 0a01 	vldr	s1, [sp, #4]
 800a578:	ed9d 0a00 	vldr	s0, [sp]
 800a57c:	2001      	movs	r0, #1
 800a57e:	f000 fd95 	bl	800b0ac <__kernel_sinf>
 800a582:	e7ea      	b.n	800a55a <sinf+0x2a>
 800a584:	eddd 0a01 	vldr	s1, [sp, #4]
 800a588:	ed9d 0a00 	vldr	s0, [sp]
 800a58c:	f000 fab8 	bl	800ab00 <__kernel_cosf>
 800a590:	e7e3      	b.n	800a55a <sinf+0x2a>
 800a592:	eddd 0a01 	vldr	s1, [sp, #4]
 800a596:	ed9d 0a00 	vldr	s0, [sp]
 800a59a:	2001      	movs	r0, #1
 800a59c:	f000 fd86 	bl	800b0ac <__kernel_sinf>
 800a5a0:	eeb1 0a40 	vneg.f32	s0, s0
 800a5a4:	e7d9      	b.n	800a55a <sinf+0x2a>
 800a5a6:	eddd 0a01 	vldr	s1, [sp, #4]
 800a5aa:	ed9d 0a00 	vldr	s0, [sp]
 800a5ae:	f000 faa7 	bl	800ab00 <__kernel_cosf>
 800a5b2:	e7f5      	b.n	800a5a0 <sinf+0x70>
 800a5b4:	3f490fd8 	.word	0x3f490fd8
 800a5b8:	00000000 	.word	0x00000000

0800a5bc <atan2f>:
 800a5bc:	f000 b83e 	b.w	800a63c <__ieee754_atan2f>

0800a5c0 <fmodf>:
 800a5c0:	b508      	push	{r3, lr}
 800a5c2:	ed2d 8b02 	vpush	{d8}
 800a5c6:	eef0 8a40 	vmov.f32	s17, s0
 800a5ca:	eeb0 8a60 	vmov.f32	s16, s1
 800a5ce:	f000 f8d5 	bl	800a77c <__ieee754_fmodf>
 800a5d2:	eef4 8a48 	vcmp.f32	s17, s16
 800a5d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5da:	d60c      	bvs.n	800a5f6 <fmodf+0x36>
 800a5dc:	eddf 8a07 	vldr	s17, [pc, #28]	; 800a5fc <fmodf+0x3c>
 800a5e0:	eeb4 8a68 	vcmp.f32	s16, s17
 800a5e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5e8:	d105      	bne.n	800a5f6 <fmodf+0x36>
 800a5ea:	f7ff ff2b 	bl	800a444 <__errno>
 800a5ee:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a5f2:	2321      	movs	r3, #33	; 0x21
 800a5f4:	6003      	str	r3, [r0, #0]
 800a5f6:	ecbd 8b02 	vpop	{d8}
 800a5fa:	bd08      	pop	{r3, pc}
 800a5fc:	00000000 	.word	0x00000000

0800a600 <sqrtf>:
 800a600:	b508      	push	{r3, lr}
 800a602:	ed2d 8b02 	vpush	{d8}
 800a606:	eeb0 8a40 	vmov.f32	s16, s0
 800a60a:	f000 fa75 	bl	800aaf8 <__ieee754_sqrtf>
 800a60e:	eeb4 8a48 	vcmp.f32	s16, s16
 800a612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a616:	d60c      	bvs.n	800a632 <sqrtf+0x32>
 800a618:	eddf 8a07 	vldr	s17, [pc, #28]	; 800a638 <sqrtf+0x38>
 800a61c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a624:	d505      	bpl.n	800a632 <sqrtf+0x32>
 800a626:	f7ff ff0d 	bl	800a444 <__errno>
 800a62a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a62e:	2321      	movs	r3, #33	; 0x21
 800a630:	6003      	str	r3, [r0, #0]
 800a632:	ecbd 8b02 	vpop	{d8}
 800a636:	bd08      	pop	{r3, pc}
 800a638:	00000000 	.word	0x00000000

0800a63c <__ieee754_atan2f>:
 800a63c:	ee10 2a90 	vmov	r2, s1
 800a640:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800a644:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a648:	b510      	push	{r4, lr}
 800a64a:	eef0 7a40 	vmov.f32	s15, s0
 800a64e:	dc06      	bgt.n	800a65e <__ieee754_atan2f+0x22>
 800a650:	ee10 0a10 	vmov	r0, s0
 800a654:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800a658:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a65c:	dd04      	ble.n	800a668 <__ieee754_atan2f+0x2c>
 800a65e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800a662:	eeb0 0a67 	vmov.f32	s0, s15
 800a666:	bd10      	pop	{r4, pc}
 800a668:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800a66c:	d103      	bne.n	800a676 <__ieee754_atan2f+0x3a>
 800a66e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a672:	f000 bd63 	b.w	800b13c <atanf>
 800a676:	1794      	asrs	r4, r2, #30
 800a678:	f004 0402 	and.w	r4, r4, #2
 800a67c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800a680:	b943      	cbnz	r3, 800a694 <__ieee754_atan2f+0x58>
 800a682:	2c02      	cmp	r4, #2
 800a684:	d05e      	beq.n	800a744 <__ieee754_atan2f+0x108>
 800a686:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800a758 <__ieee754_atan2f+0x11c>
 800a68a:	2c03      	cmp	r4, #3
 800a68c:	bf08      	it	eq
 800a68e:	eef0 7a47 	vmoveq.f32	s15, s14
 800a692:	e7e6      	b.n	800a662 <__ieee754_atan2f+0x26>
 800a694:	b941      	cbnz	r1, 800a6a8 <__ieee754_atan2f+0x6c>
 800a696:	eddf 7a31 	vldr	s15, [pc, #196]	; 800a75c <__ieee754_atan2f+0x120>
 800a69a:	ed9f 0a31 	vldr	s0, [pc, #196]	; 800a760 <__ieee754_atan2f+0x124>
 800a69e:	2800      	cmp	r0, #0
 800a6a0:	bfb8      	it	lt
 800a6a2:	eef0 7a40 	vmovlt.f32	s15, s0
 800a6a6:	e7dc      	b.n	800a662 <__ieee754_atan2f+0x26>
 800a6a8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a6ac:	d110      	bne.n	800a6d0 <__ieee754_atan2f+0x94>
 800a6ae:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a6b2:	f104 34ff 	add.w	r4, r4, #4294967295
 800a6b6:	d107      	bne.n	800a6c8 <__ieee754_atan2f+0x8c>
 800a6b8:	2c02      	cmp	r4, #2
 800a6ba:	d846      	bhi.n	800a74a <__ieee754_atan2f+0x10e>
 800a6bc:	4b29      	ldr	r3, [pc, #164]	; (800a764 <__ieee754_atan2f+0x128>)
 800a6be:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a6c2:	edd4 7a00 	vldr	s15, [r4]
 800a6c6:	e7cc      	b.n	800a662 <__ieee754_atan2f+0x26>
 800a6c8:	2c02      	cmp	r4, #2
 800a6ca:	d841      	bhi.n	800a750 <__ieee754_atan2f+0x114>
 800a6cc:	4b26      	ldr	r3, [pc, #152]	; (800a768 <__ieee754_atan2f+0x12c>)
 800a6ce:	e7f6      	b.n	800a6be <__ieee754_atan2f+0x82>
 800a6d0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a6d4:	d0df      	beq.n	800a696 <__ieee754_atan2f+0x5a>
 800a6d6:	1a5b      	subs	r3, r3, r1
 800a6d8:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800a6dc:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800a6e0:	da1a      	bge.n	800a718 <__ieee754_atan2f+0xdc>
 800a6e2:	2a00      	cmp	r2, #0
 800a6e4:	da01      	bge.n	800a6ea <__ieee754_atan2f+0xae>
 800a6e6:	313c      	adds	r1, #60	; 0x3c
 800a6e8:	db19      	blt.n	800a71e <__ieee754_atan2f+0xe2>
 800a6ea:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800a6ee:	f000 fdf9 	bl	800b2e4 <fabsf>
 800a6f2:	f000 fd23 	bl	800b13c <atanf>
 800a6f6:	eef0 7a40 	vmov.f32	s15, s0
 800a6fa:	2c01      	cmp	r4, #1
 800a6fc:	d012      	beq.n	800a724 <__ieee754_atan2f+0xe8>
 800a6fe:	2c02      	cmp	r4, #2
 800a700:	d017      	beq.n	800a732 <__ieee754_atan2f+0xf6>
 800a702:	2c00      	cmp	r4, #0
 800a704:	d0ad      	beq.n	800a662 <__ieee754_atan2f+0x26>
 800a706:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800a76c <__ieee754_atan2f+0x130>
 800a70a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a70e:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800a770 <__ieee754_atan2f+0x134>
 800a712:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a716:	e7a4      	b.n	800a662 <__ieee754_atan2f+0x26>
 800a718:	eddf 7a10 	vldr	s15, [pc, #64]	; 800a75c <__ieee754_atan2f+0x120>
 800a71c:	e7ed      	b.n	800a6fa <__ieee754_atan2f+0xbe>
 800a71e:	eddf 7a15 	vldr	s15, [pc, #84]	; 800a774 <__ieee754_atan2f+0x138>
 800a722:	e7ea      	b.n	800a6fa <__ieee754_atan2f+0xbe>
 800a724:	ee17 3a90 	vmov	r3, s15
 800a728:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a72c:	ee07 3a90 	vmov	s15, r3
 800a730:	e797      	b.n	800a662 <__ieee754_atan2f+0x26>
 800a732:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800a76c <__ieee754_atan2f+0x130>
 800a736:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a73a:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800a770 <__ieee754_atan2f+0x134>
 800a73e:	ee70 7a67 	vsub.f32	s15, s0, s15
 800a742:	e78e      	b.n	800a662 <__ieee754_atan2f+0x26>
 800a744:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800a770 <__ieee754_atan2f+0x134>
 800a748:	e78b      	b.n	800a662 <__ieee754_atan2f+0x26>
 800a74a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800a778 <__ieee754_atan2f+0x13c>
 800a74e:	e788      	b.n	800a662 <__ieee754_atan2f+0x26>
 800a750:	eddf 7a08 	vldr	s15, [pc, #32]	; 800a774 <__ieee754_atan2f+0x138>
 800a754:	e785      	b.n	800a662 <__ieee754_atan2f+0x26>
 800a756:	bf00      	nop
 800a758:	c0490fdb 	.word	0xc0490fdb
 800a75c:	3fc90fdb 	.word	0x3fc90fdb
 800a760:	bfc90fdb 	.word	0xbfc90fdb
 800a764:	0800b4b4 	.word	0x0800b4b4
 800a768:	0800b4c0 	.word	0x0800b4c0
 800a76c:	33bbbd2e 	.word	0x33bbbd2e
 800a770:	40490fdb 	.word	0x40490fdb
 800a774:	00000000 	.word	0x00000000
 800a778:	3f490fdb 	.word	0x3f490fdb

0800a77c <__ieee754_fmodf>:
 800a77c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a77e:	ee10 5a90 	vmov	r5, s1
 800a782:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 800a786:	d009      	beq.n	800a79c <__ieee754_fmodf+0x20>
 800a788:	ee10 2a10 	vmov	r2, s0
 800a78c:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800a790:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a794:	da02      	bge.n	800a79c <__ieee754_fmodf+0x20>
 800a796:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800a79a:	dd04      	ble.n	800a7a6 <__ieee754_fmodf+0x2a>
 800a79c:	ee60 0a20 	vmul.f32	s1, s0, s1
 800a7a0:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800a7a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7a6:	42a3      	cmp	r3, r4
 800a7a8:	dbfc      	blt.n	800a7a4 <__ieee754_fmodf+0x28>
 800a7aa:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 800a7ae:	d105      	bne.n	800a7bc <__ieee754_fmodf+0x40>
 800a7b0:	4b32      	ldr	r3, [pc, #200]	; (800a87c <__ieee754_fmodf+0x100>)
 800a7b2:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 800a7b6:	ed93 0a00 	vldr	s0, [r3]
 800a7ba:	e7f3      	b.n	800a7a4 <__ieee754_fmodf+0x28>
 800a7bc:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 800a7c0:	d13f      	bne.n	800a842 <__ieee754_fmodf+0xc6>
 800a7c2:	0219      	lsls	r1, r3, #8
 800a7c4:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 800a7c8:	2900      	cmp	r1, #0
 800a7ca:	dc37      	bgt.n	800a83c <__ieee754_fmodf+0xc0>
 800a7cc:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 800a7d0:	d13d      	bne.n	800a84e <__ieee754_fmodf+0xd2>
 800a7d2:	0227      	lsls	r7, r4, #8
 800a7d4:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 800a7d8:	2f00      	cmp	r7, #0
 800a7da:	da35      	bge.n	800a848 <__ieee754_fmodf+0xcc>
 800a7dc:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 800a7e0:	bfbb      	ittet	lt
 800a7e2:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800a7e6:	1a12      	sublt	r2, r2, r0
 800a7e8:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 800a7ec:	4093      	lsllt	r3, r2
 800a7ee:	bfa8      	it	ge
 800a7f0:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800a7f4:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800a7f8:	bfb5      	itete	lt
 800a7fa:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800a7fe:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 800a802:	1a52      	sublt	r2, r2, r1
 800a804:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 800a808:	bfb8      	it	lt
 800a80a:	4094      	lsllt	r4, r2
 800a80c:	1a40      	subs	r0, r0, r1
 800a80e:	1b1a      	subs	r2, r3, r4
 800a810:	bb00      	cbnz	r0, 800a854 <__ieee754_fmodf+0xd8>
 800a812:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800a816:	bf38      	it	cc
 800a818:	4613      	movcc	r3, r2
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d0c8      	beq.n	800a7b0 <__ieee754_fmodf+0x34>
 800a81e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a822:	db1f      	blt.n	800a864 <__ieee754_fmodf+0xe8>
 800a824:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800a828:	db1f      	blt.n	800a86a <__ieee754_fmodf+0xee>
 800a82a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800a82e:	317f      	adds	r1, #127	; 0x7f
 800a830:	4333      	orrs	r3, r6
 800a832:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 800a836:	ee00 3a10 	vmov	s0, r3
 800a83a:	e7b3      	b.n	800a7a4 <__ieee754_fmodf+0x28>
 800a83c:	3801      	subs	r0, #1
 800a83e:	0049      	lsls	r1, r1, #1
 800a840:	e7c2      	b.n	800a7c8 <__ieee754_fmodf+0x4c>
 800a842:	15d8      	asrs	r0, r3, #23
 800a844:	387f      	subs	r0, #127	; 0x7f
 800a846:	e7c1      	b.n	800a7cc <__ieee754_fmodf+0x50>
 800a848:	3901      	subs	r1, #1
 800a84a:	007f      	lsls	r7, r7, #1
 800a84c:	e7c4      	b.n	800a7d8 <__ieee754_fmodf+0x5c>
 800a84e:	15e1      	asrs	r1, r4, #23
 800a850:	397f      	subs	r1, #127	; 0x7f
 800a852:	e7c3      	b.n	800a7dc <__ieee754_fmodf+0x60>
 800a854:	2a00      	cmp	r2, #0
 800a856:	da02      	bge.n	800a85e <__ieee754_fmodf+0xe2>
 800a858:	005b      	lsls	r3, r3, #1
 800a85a:	3801      	subs	r0, #1
 800a85c:	e7d7      	b.n	800a80e <__ieee754_fmodf+0x92>
 800a85e:	d0a7      	beq.n	800a7b0 <__ieee754_fmodf+0x34>
 800a860:	0053      	lsls	r3, r2, #1
 800a862:	e7fa      	b.n	800a85a <__ieee754_fmodf+0xde>
 800a864:	005b      	lsls	r3, r3, #1
 800a866:	3901      	subs	r1, #1
 800a868:	e7d9      	b.n	800a81e <__ieee754_fmodf+0xa2>
 800a86a:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800a86e:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 800a872:	3182      	adds	r1, #130	; 0x82
 800a874:	410b      	asrs	r3, r1
 800a876:	4333      	orrs	r3, r6
 800a878:	e7dd      	b.n	800a836 <__ieee754_fmodf+0xba>
 800a87a:	bf00      	nop
 800a87c:	0800b4cc 	.word	0x0800b4cc

0800a880 <__ieee754_rem_pio2f>:
 800a880:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a882:	ee10 6a10 	vmov	r6, s0
 800a886:	4b8e      	ldr	r3, [pc, #568]	; (800aac0 <__ieee754_rem_pio2f+0x240>)
 800a888:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800a88c:	429d      	cmp	r5, r3
 800a88e:	b087      	sub	sp, #28
 800a890:	eef0 7a40 	vmov.f32	s15, s0
 800a894:	4604      	mov	r4, r0
 800a896:	dc05      	bgt.n	800a8a4 <__ieee754_rem_pio2f+0x24>
 800a898:	2300      	movs	r3, #0
 800a89a:	ed80 0a00 	vstr	s0, [r0]
 800a89e:	6043      	str	r3, [r0, #4]
 800a8a0:	2000      	movs	r0, #0
 800a8a2:	e01a      	b.n	800a8da <__ieee754_rem_pio2f+0x5a>
 800a8a4:	4b87      	ldr	r3, [pc, #540]	; (800aac4 <__ieee754_rem_pio2f+0x244>)
 800a8a6:	429d      	cmp	r5, r3
 800a8a8:	dc46      	bgt.n	800a938 <__ieee754_rem_pio2f+0xb8>
 800a8aa:	2e00      	cmp	r6, #0
 800a8ac:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800aac8 <__ieee754_rem_pio2f+0x248>
 800a8b0:	4b86      	ldr	r3, [pc, #536]	; (800aacc <__ieee754_rem_pio2f+0x24c>)
 800a8b2:	f025 050f 	bic.w	r5, r5, #15
 800a8b6:	dd1f      	ble.n	800a8f8 <__ieee754_rem_pio2f+0x78>
 800a8b8:	429d      	cmp	r5, r3
 800a8ba:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a8be:	d00e      	beq.n	800a8de <__ieee754_rem_pio2f+0x5e>
 800a8c0:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800aad0 <__ieee754_rem_pio2f+0x250>
 800a8c4:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800a8c8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a8cc:	ed80 0a00 	vstr	s0, [r0]
 800a8d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a8d4:	2001      	movs	r0, #1
 800a8d6:	edc4 7a01 	vstr	s15, [r4, #4]
 800a8da:	b007      	add	sp, #28
 800a8dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8de:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800aad4 <__ieee754_rem_pio2f+0x254>
 800a8e2:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800aad8 <__ieee754_rem_pio2f+0x258>
 800a8e6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a8ea:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800a8ee:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a8f2:	edc0 6a00 	vstr	s13, [r0]
 800a8f6:	e7eb      	b.n	800a8d0 <__ieee754_rem_pio2f+0x50>
 800a8f8:	429d      	cmp	r5, r3
 800a8fa:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a8fe:	d00e      	beq.n	800a91e <__ieee754_rem_pio2f+0x9e>
 800a900:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800aad0 <__ieee754_rem_pio2f+0x250>
 800a904:	ee37 0a87 	vadd.f32	s0, s15, s14
 800a908:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a90c:	ed80 0a00 	vstr	s0, [r0]
 800a910:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a914:	f04f 30ff 	mov.w	r0, #4294967295
 800a918:	edc4 7a01 	vstr	s15, [r4, #4]
 800a91c:	e7dd      	b.n	800a8da <__ieee754_rem_pio2f+0x5a>
 800a91e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800aad4 <__ieee754_rem_pio2f+0x254>
 800a922:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800aad8 <__ieee754_rem_pio2f+0x258>
 800a926:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a92a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800a92e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a932:	edc0 6a00 	vstr	s13, [r0]
 800a936:	e7eb      	b.n	800a910 <__ieee754_rem_pio2f+0x90>
 800a938:	4b68      	ldr	r3, [pc, #416]	; (800aadc <__ieee754_rem_pio2f+0x25c>)
 800a93a:	429d      	cmp	r5, r3
 800a93c:	dc72      	bgt.n	800aa24 <__ieee754_rem_pio2f+0x1a4>
 800a93e:	f000 fcd1 	bl	800b2e4 <fabsf>
 800a942:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800aae0 <__ieee754_rem_pio2f+0x260>
 800a946:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a94a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a94e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a952:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a956:	ee17 0a90 	vmov	r0, s15
 800a95a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800aac8 <__ieee754_rem_pio2f+0x248>
 800a95e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800a962:	281f      	cmp	r0, #31
 800a964:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800aad0 <__ieee754_rem_pio2f+0x250>
 800a968:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a96c:	eeb1 6a47 	vneg.f32	s12, s14
 800a970:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a974:	ee16 2a90 	vmov	r2, s13
 800a978:	dc1c      	bgt.n	800a9b4 <__ieee754_rem_pio2f+0x134>
 800a97a:	495a      	ldr	r1, [pc, #360]	; (800aae4 <__ieee754_rem_pio2f+0x264>)
 800a97c:	1e47      	subs	r7, r0, #1
 800a97e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800a982:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800a986:	428b      	cmp	r3, r1
 800a988:	d014      	beq.n	800a9b4 <__ieee754_rem_pio2f+0x134>
 800a98a:	6022      	str	r2, [r4, #0]
 800a98c:	ed94 7a00 	vldr	s14, [r4]
 800a990:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a994:	2e00      	cmp	r6, #0
 800a996:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a99a:	ed84 0a01 	vstr	s0, [r4, #4]
 800a99e:	da9c      	bge.n	800a8da <__ieee754_rem_pio2f+0x5a>
 800a9a0:	eeb1 7a47 	vneg.f32	s14, s14
 800a9a4:	eeb1 0a40 	vneg.f32	s0, s0
 800a9a8:	ed84 7a00 	vstr	s14, [r4]
 800a9ac:	ed84 0a01 	vstr	s0, [r4, #4]
 800a9b0:	4240      	negs	r0, r0
 800a9b2:	e792      	b.n	800a8da <__ieee754_rem_pio2f+0x5a>
 800a9b4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800a9b8:	15eb      	asrs	r3, r5, #23
 800a9ba:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800a9be:	2d08      	cmp	r5, #8
 800a9c0:	dde3      	ble.n	800a98a <__ieee754_rem_pio2f+0x10a>
 800a9c2:	eddf 7a44 	vldr	s15, [pc, #272]	; 800aad4 <__ieee754_rem_pio2f+0x254>
 800a9c6:	eddf 5a44 	vldr	s11, [pc, #272]	; 800aad8 <__ieee754_rem_pio2f+0x258>
 800a9ca:	eef0 6a40 	vmov.f32	s13, s0
 800a9ce:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a9d2:	ee30 0a66 	vsub.f32	s0, s0, s13
 800a9d6:	eea6 0a27 	vfma.f32	s0, s12, s15
 800a9da:	eef0 7a40 	vmov.f32	s15, s0
 800a9de:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800a9e2:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800a9e6:	ee15 2a90 	vmov	r2, s11
 800a9ea:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800a9ee:	1a5b      	subs	r3, r3, r1
 800a9f0:	2b19      	cmp	r3, #25
 800a9f2:	dc04      	bgt.n	800a9fe <__ieee754_rem_pio2f+0x17e>
 800a9f4:	edc4 5a00 	vstr	s11, [r4]
 800a9f8:	eeb0 0a66 	vmov.f32	s0, s13
 800a9fc:	e7c6      	b.n	800a98c <__ieee754_rem_pio2f+0x10c>
 800a9fe:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800aae8 <__ieee754_rem_pio2f+0x268>
 800aa02:	eeb0 0a66 	vmov.f32	s0, s13
 800aa06:	eea6 0a25 	vfma.f32	s0, s12, s11
 800aa0a:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800aa0e:	eddf 6a37 	vldr	s13, [pc, #220]	; 800aaec <__ieee754_rem_pio2f+0x26c>
 800aa12:	eee6 7a25 	vfma.f32	s15, s12, s11
 800aa16:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800aa1a:	ee30 7a67 	vsub.f32	s14, s0, s15
 800aa1e:	ed84 7a00 	vstr	s14, [r4]
 800aa22:	e7b3      	b.n	800a98c <__ieee754_rem_pio2f+0x10c>
 800aa24:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800aa28:	db06      	blt.n	800aa38 <__ieee754_rem_pio2f+0x1b8>
 800aa2a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800aa2e:	edc0 7a01 	vstr	s15, [r0, #4]
 800aa32:	edc0 7a00 	vstr	s15, [r0]
 800aa36:	e733      	b.n	800a8a0 <__ieee754_rem_pio2f+0x20>
 800aa38:	15ea      	asrs	r2, r5, #23
 800aa3a:	3a86      	subs	r2, #134	; 0x86
 800aa3c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800aa40:	ee07 3a90 	vmov	s15, r3
 800aa44:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800aa48:	eddf 6a29 	vldr	s13, [pc, #164]	; 800aaf0 <__ieee754_rem_pio2f+0x270>
 800aa4c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800aa50:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aa54:	ed8d 7a03 	vstr	s14, [sp, #12]
 800aa58:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800aa5c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800aa60:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800aa64:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aa68:	ed8d 7a04 	vstr	s14, [sp, #16]
 800aa6c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800aa70:	eef5 7a40 	vcmp.f32	s15, #0.0
 800aa74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa78:	edcd 7a05 	vstr	s15, [sp, #20]
 800aa7c:	d11e      	bne.n	800aabc <__ieee754_rem_pio2f+0x23c>
 800aa7e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800aa82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa86:	bf14      	ite	ne
 800aa88:	2302      	movne	r3, #2
 800aa8a:	2301      	moveq	r3, #1
 800aa8c:	4919      	ldr	r1, [pc, #100]	; (800aaf4 <__ieee754_rem_pio2f+0x274>)
 800aa8e:	9101      	str	r1, [sp, #4]
 800aa90:	2102      	movs	r1, #2
 800aa92:	9100      	str	r1, [sp, #0]
 800aa94:	a803      	add	r0, sp, #12
 800aa96:	4621      	mov	r1, r4
 800aa98:	f000 f892 	bl	800abc0 <__kernel_rem_pio2f>
 800aa9c:	2e00      	cmp	r6, #0
 800aa9e:	f6bf af1c 	bge.w	800a8da <__ieee754_rem_pio2f+0x5a>
 800aaa2:	edd4 7a00 	vldr	s15, [r4]
 800aaa6:	eef1 7a67 	vneg.f32	s15, s15
 800aaaa:	edc4 7a00 	vstr	s15, [r4]
 800aaae:	edd4 7a01 	vldr	s15, [r4, #4]
 800aab2:	eef1 7a67 	vneg.f32	s15, s15
 800aab6:	edc4 7a01 	vstr	s15, [r4, #4]
 800aaba:	e779      	b.n	800a9b0 <__ieee754_rem_pio2f+0x130>
 800aabc:	2303      	movs	r3, #3
 800aabe:	e7e5      	b.n	800aa8c <__ieee754_rem_pio2f+0x20c>
 800aac0:	3f490fd8 	.word	0x3f490fd8
 800aac4:	4016cbe3 	.word	0x4016cbe3
 800aac8:	3fc90f80 	.word	0x3fc90f80
 800aacc:	3fc90fd0 	.word	0x3fc90fd0
 800aad0:	37354443 	.word	0x37354443
 800aad4:	37354400 	.word	0x37354400
 800aad8:	2e85a308 	.word	0x2e85a308
 800aadc:	43490f80 	.word	0x43490f80
 800aae0:	3f22f984 	.word	0x3f22f984
 800aae4:	0800b4d4 	.word	0x0800b4d4
 800aae8:	2e85a300 	.word	0x2e85a300
 800aaec:	248d3132 	.word	0x248d3132
 800aaf0:	43800000 	.word	0x43800000
 800aaf4:	0800b554 	.word	0x0800b554

0800aaf8 <__ieee754_sqrtf>:
 800aaf8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800aafc:	4770      	bx	lr
	...

0800ab00 <__kernel_cosf>:
 800ab00:	ee10 3a10 	vmov	r3, s0
 800ab04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ab08:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800ab0c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800ab10:	da05      	bge.n	800ab1e <__kernel_cosf+0x1e>
 800ab12:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ab16:	ee17 2a90 	vmov	r2, s15
 800ab1a:	2a00      	cmp	r2, #0
 800ab1c:	d03d      	beq.n	800ab9a <__kernel_cosf+0x9a>
 800ab1e:	ee60 5a00 	vmul.f32	s11, s0, s0
 800ab22:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800aba0 <__kernel_cosf+0xa0>
 800ab26:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800aba4 <__kernel_cosf+0xa4>
 800ab2a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800aba8 <__kernel_cosf+0xa8>
 800ab2e:	4a1f      	ldr	r2, [pc, #124]	; (800abac <__kernel_cosf+0xac>)
 800ab30:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800ab34:	4293      	cmp	r3, r2
 800ab36:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800abb0 <__kernel_cosf+0xb0>
 800ab3a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800ab3e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800abb4 <__kernel_cosf+0xb4>
 800ab42:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800ab46:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800abb8 <__kernel_cosf+0xb8>
 800ab4a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800ab4e:	eeb0 7a66 	vmov.f32	s14, s13
 800ab52:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800ab56:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800ab5a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800ab5e:	ee67 6a25 	vmul.f32	s13, s14, s11
 800ab62:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800ab66:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ab6a:	dc04      	bgt.n	800ab76 <__kernel_cosf+0x76>
 800ab6c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800ab70:	ee36 0a47 	vsub.f32	s0, s12, s14
 800ab74:	4770      	bx	lr
 800ab76:	4a11      	ldr	r2, [pc, #68]	; (800abbc <__kernel_cosf+0xbc>)
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	bfda      	itte	le
 800ab7c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800ab80:	ee06 3a90 	vmovle	s13, r3
 800ab84:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800ab88:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ab8c:	ee36 0a66 	vsub.f32	s0, s12, s13
 800ab90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ab94:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ab98:	4770      	bx	lr
 800ab9a:	eeb0 0a46 	vmov.f32	s0, s12
 800ab9e:	4770      	bx	lr
 800aba0:	ad47d74e 	.word	0xad47d74e
 800aba4:	310f74f6 	.word	0x310f74f6
 800aba8:	3d2aaaab 	.word	0x3d2aaaab
 800abac:	3e999999 	.word	0x3e999999
 800abb0:	b493f27c 	.word	0xb493f27c
 800abb4:	37d00d01 	.word	0x37d00d01
 800abb8:	bab60b61 	.word	0xbab60b61
 800abbc:	3f480000 	.word	0x3f480000

0800abc0 <__kernel_rem_pio2f>:
 800abc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abc4:	ed2d 8b04 	vpush	{d8-d9}
 800abc8:	b0d9      	sub	sp, #356	; 0x164
 800abca:	4688      	mov	r8, r1
 800abcc:	9002      	str	r0, [sp, #8]
 800abce:	49bb      	ldr	r1, [pc, #748]	; (800aebc <__kernel_rem_pio2f+0x2fc>)
 800abd0:	9866      	ldr	r0, [sp, #408]	; 0x198
 800abd2:	9301      	str	r3, [sp, #4]
 800abd4:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800abd8:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800abdc:	1e59      	subs	r1, r3, #1
 800abde:	1d13      	adds	r3, r2, #4
 800abe0:	db27      	blt.n	800ac32 <__kernel_rem_pio2f+0x72>
 800abe2:	f1b2 0b03 	subs.w	fp, r2, #3
 800abe6:	bf48      	it	mi
 800abe8:	f102 0b04 	addmi.w	fp, r2, #4
 800abec:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800abf0:	1c45      	adds	r5, r0, #1
 800abf2:	00ec      	lsls	r4, r5, #3
 800abf4:	1a47      	subs	r7, r0, r1
 800abf6:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800aecc <__kernel_rem_pio2f+0x30c>
 800abfa:	9403      	str	r4, [sp, #12]
 800abfc:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800ac00:	eb0a 0c01 	add.w	ip, sl, r1
 800ac04:	ae1c      	add	r6, sp, #112	; 0x70
 800ac06:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800ac0a:	2400      	movs	r4, #0
 800ac0c:	4564      	cmp	r4, ip
 800ac0e:	dd12      	ble.n	800ac36 <__kernel_rem_pio2f+0x76>
 800ac10:	9b01      	ldr	r3, [sp, #4]
 800ac12:	ac1c      	add	r4, sp, #112	; 0x70
 800ac14:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800ac18:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800ac1c:	f04f 0c00 	mov.w	ip, #0
 800ac20:	45d4      	cmp	ip, sl
 800ac22:	dc27      	bgt.n	800ac74 <__kernel_rem_pio2f+0xb4>
 800ac24:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800ac28:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800aecc <__kernel_rem_pio2f+0x30c>
 800ac2c:	4627      	mov	r7, r4
 800ac2e:	2600      	movs	r6, #0
 800ac30:	e016      	b.n	800ac60 <__kernel_rem_pio2f+0xa0>
 800ac32:	2000      	movs	r0, #0
 800ac34:	e7dc      	b.n	800abf0 <__kernel_rem_pio2f+0x30>
 800ac36:	42e7      	cmn	r7, r4
 800ac38:	bf5d      	ittte	pl
 800ac3a:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800ac3e:	ee07 3a90 	vmovpl	s15, r3
 800ac42:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800ac46:	eef0 7a47 	vmovmi.f32	s15, s14
 800ac4a:	ece6 7a01 	vstmia	r6!, {s15}
 800ac4e:	3401      	adds	r4, #1
 800ac50:	e7dc      	b.n	800ac0c <__kernel_rem_pio2f+0x4c>
 800ac52:	ecf9 6a01 	vldmia	r9!, {s13}
 800ac56:	ed97 7a00 	vldr	s14, [r7]
 800ac5a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ac5e:	3601      	adds	r6, #1
 800ac60:	428e      	cmp	r6, r1
 800ac62:	f1a7 0704 	sub.w	r7, r7, #4
 800ac66:	ddf4      	ble.n	800ac52 <__kernel_rem_pio2f+0x92>
 800ac68:	eceb 7a01 	vstmia	fp!, {s15}
 800ac6c:	f10c 0c01 	add.w	ip, ip, #1
 800ac70:	3404      	adds	r4, #4
 800ac72:	e7d5      	b.n	800ac20 <__kernel_rem_pio2f+0x60>
 800ac74:	ab08      	add	r3, sp, #32
 800ac76:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800ac7a:	eddf 8a93 	vldr	s17, [pc, #588]	; 800aec8 <__kernel_rem_pio2f+0x308>
 800ac7e:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800aec4 <__kernel_rem_pio2f+0x304>
 800ac82:	9304      	str	r3, [sp, #16]
 800ac84:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800ac88:	4656      	mov	r6, sl
 800ac8a:	00b3      	lsls	r3, r6, #2
 800ac8c:	9305      	str	r3, [sp, #20]
 800ac8e:	ab58      	add	r3, sp, #352	; 0x160
 800ac90:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800ac94:	ac08      	add	r4, sp, #32
 800ac96:	ab44      	add	r3, sp, #272	; 0x110
 800ac98:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800ac9c:	46a4      	mov	ip, r4
 800ac9e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800aca2:	4637      	mov	r7, r6
 800aca4:	2f00      	cmp	r7, #0
 800aca6:	f1a0 0004 	sub.w	r0, r0, #4
 800acaa:	dc4f      	bgt.n	800ad4c <__kernel_rem_pio2f+0x18c>
 800acac:	4628      	mov	r0, r5
 800acae:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800acb2:	f000 fb61 	bl	800b378 <scalbnf>
 800acb6:	eeb0 8a40 	vmov.f32	s16, s0
 800acba:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800acbe:	ee28 0a00 	vmul.f32	s0, s16, s0
 800acc2:	f000 fb17 	bl	800b2f4 <floorf>
 800acc6:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800acca:	eea0 8a67 	vfms.f32	s16, s0, s15
 800acce:	2d00      	cmp	r5, #0
 800acd0:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800acd4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800acd8:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800acdc:	ee17 9a90 	vmov	r9, s15
 800ace0:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ace4:	dd44      	ble.n	800ad70 <__kernel_rem_pio2f+0x1b0>
 800ace6:	f106 3cff 	add.w	ip, r6, #4294967295
 800acea:	ab08      	add	r3, sp, #32
 800acec:	f1c5 0e08 	rsb	lr, r5, #8
 800acf0:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800acf4:	fa47 f00e 	asr.w	r0, r7, lr
 800acf8:	4481      	add	r9, r0
 800acfa:	fa00 f00e 	lsl.w	r0, r0, lr
 800acfe:	1a3f      	subs	r7, r7, r0
 800ad00:	f1c5 0007 	rsb	r0, r5, #7
 800ad04:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800ad08:	4107      	asrs	r7, r0
 800ad0a:	2f00      	cmp	r7, #0
 800ad0c:	dd3f      	ble.n	800ad8e <__kernel_rem_pio2f+0x1ce>
 800ad0e:	f04f 0e00 	mov.w	lr, #0
 800ad12:	f109 0901 	add.w	r9, r9, #1
 800ad16:	4673      	mov	r3, lr
 800ad18:	4576      	cmp	r6, lr
 800ad1a:	dc6b      	bgt.n	800adf4 <__kernel_rem_pio2f+0x234>
 800ad1c:	2d00      	cmp	r5, #0
 800ad1e:	dd04      	ble.n	800ad2a <__kernel_rem_pio2f+0x16a>
 800ad20:	2d01      	cmp	r5, #1
 800ad22:	d078      	beq.n	800ae16 <__kernel_rem_pio2f+0x256>
 800ad24:	2d02      	cmp	r5, #2
 800ad26:	f000 8081 	beq.w	800ae2c <__kernel_rem_pio2f+0x26c>
 800ad2a:	2f02      	cmp	r7, #2
 800ad2c:	d12f      	bne.n	800ad8e <__kernel_rem_pio2f+0x1ce>
 800ad2e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ad32:	ee30 8a48 	vsub.f32	s16, s0, s16
 800ad36:	b353      	cbz	r3, 800ad8e <__kernel_rem_pio2f+0x1ce>
 800ad38:	4628      	mov	r0, r5
 800ad3a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800ad3e:	f000 fb1b 	bl	800b378 <scalbnf>
 800ad42:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800ad46:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ad4a:	e020      	b.n	800ad8e <__kernel_rem_pio2f+0x1ce>
 800ad4c:	ee60 7a28 	vmul.f32	s15, s0, s17
 800ad50:	3f01      	subs	r7, #1
 800ad52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ad56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ad5a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800ad5e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ad62:	ecac 0a01 	vstmia	ip!, {s0}
 800ad66:	ed90 0a00 	vldr	s0, [r0]
 800ad6a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ad6e:	e799      	b.n	800aca4 <__kernel_rem_pio2f+0xe4>
 800ad70:	d105      	bne.n	800ad7e <__kernel_rem_pio2f+0x1be>
 800ad72:	1e70      	subs	r0, r6, #1
 800ad74:	ab08      	add	r3, sp, #32
 800ad76:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800ad7a:	11ff      	asrs	r7, r7, #7
 800ad7c:	e7c5      	b.n	800ad0a <__kernel_rem_pio2f+0x14a>
 800ad7e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800ad82:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ad86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad8a:	da31      	bge.n	800adf0 <__kernel_rem_pio2f+0x230>
 800ad8c:	2700      	movs	r7, #0
 800ad8e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ad92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad96:	f040 809b 	bne.w	800aed0 <__kernel_rem_pio2f+0x310>
 800ad9a:	1e74      	subs	r4, r6, #1
 800ad9c:	46a4      	mov	ip, r4
 800ad9e:	2000      	movs	r0, #0
 800ada0:	45d4      	cmp	ip, sl
 800ada2:	da4a      	bge.n	800ae3a <__kernel_rem_pio2f+0x27a>
 800ada4:	2800      	cmp	r0, #0
 800ada6:	d07a      	beq.n	800ae9e <__kernel_rem_pio2f+0x2de>
 800ada8:	ab08      	add	r3, sp, #32
 800adaa:	3d08      	subs	r5, #8
 800adac:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	f000 8081 	beq.w	800aeb8 <__kernel_rem_pio2f+0x2f8>
 800adb6:	4628      	mov	r0, r5
 800adb8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800adbc:	00a5      	lsls	r5, r4, #2
 800adbe:	f000 fadb 	bl	800b378 <scalbnf>
 800adc2:	aa44      	add	r2, sp, #272	; 0x110
 800adc4:	1d2b      	adds	r3, r5, #4
 800adc6:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800aec8 <__kernel_rem_pio2f+0x308>
 800adca:	18d1      	adds	r1, r2, r3
 800adcc:	4622      	mov	r2, r4
 800adce:	2a00      	cmp	r2, #0
 800add0:	f280 80ae 	bge.w	800af30 <__kernel_rem_pio2f+0x370>
 800add4:	4622      	mov	r2, r4
 800add6:	2a00      	cmp	r2, #0
 800add8:	f2c0 80cc 	blt.w	800af74 <__kernel_rem_pio2f+0x3b4>
 800addc:	a944      	add	r1, sp, #272	; 0x110
 800adde:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800ade2:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800aec0 <__kernel_rem_pio2f+0x300>
 800ade6:	eddf 7a39 	vldr	s15, [pc, #228]	; 800aecc <__kernel_rem_pio2f+0x30c>
 800adea:	2000      	movs	r0, #0
 800adec:	1aa1      	subs	r1, r4, r2
 800adee:	e0b6      	b.n	800af5e <__kernel_rem_pio2f+0x39e>
 800adf0:	2702      	movs	r7, #2
 800adf2:	e78c      	b.n	800ad0e <__kernel_rem_pio2f+0x14e>
 800adf4:	6820      	ldr	r0, [r4, #0]
 800adf6:	b94b      	cbnz	r3, 800ae0c <__kernel_rem_pio2f+0x24c>
 800adf8:	b118      	cbz	r0, 800ae02 <__kernel_rem_pio2f+0x242>
 800adfa:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800adfe:	6020      	str	r0, [r4, #0]
 800ae00:	2001      	movs	r0, #1
 800ae02:	f10e 0e01 	add.w	lr, lr, #1
 800ae06:	3404      	adds	r4, #4
 800ae08:	4603      	mov	r3, r0
 800ae0a:	e785      	b.n	800ad18 <__kernel_rem_pio2f+0x158>
 800ae0c:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800ae10:	6020      	str	r0, [r4, #0]
 800ae12:	4618      	mov	r0, r3
 800ae14:	e7f5      	b.n	800ae02 <__kernel_rem_pio2f+0x242>
 800ae16:	1e74      	subs	r4, r6, #1
 800ae18:	a808      	add	r0, sp, #32
 800ae1a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800ae1e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800ae22:	f10d 0c20 	add.w	ip, sp, #32
 800ae26:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800ae2a:	e77e      	b.n	800ad2a <__kernel_rem_pio2f+0x16a>
 800ae2c:	1e74      	subs	r4, r6, #1
 800ae2e:	a808      	add	r0, sp, #32
 800ae30:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800ae34:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800ae38:	e7f3      	b.n	800ae22 <__kernel_rem_pio2f+0x262>
 800ae3a:	ab08      	add	r3, sp, #32
 800ae3c:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800ae40:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ae44:	4318      	orrs	r0, r3
 800ae46:	e7ab      	b.n	800ada0 <__kernel_rem_pio2f+0x1e0>
 800ae48:	f10c 0c01 	add.w	ip, ip, #1
 800ae4c:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800ae50:	2c00      	cmp	r4, #0
 800ae52:	d0f9      	beq.n	800ae48 <__kernel_rem_pio2f+0x288>
 800ae54:	9b05      	ldr	r3, [sp, #20]
 800ae56:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800ae5a:	eb0d 0003 	add.w	r0, sp, r3
 800ae5e:	9b01      	ldr	r3, [sp, #4]
 800ae60:	18f4      	adds	r4, r6, r3
 800ae62:	ab1c      	add	r3, sp, #112	; 0x70
 800ae64:	1c77      	adds	r7, r6, #1
 800ae66:	384c      	subs	r0, #76	; 0x4c
 800ae68:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ae6c:	4466      	add	r6, ip
 800ae6e:	42be      	cmp	r6, r7
 800ae70:	f6ff af0b 	blt.w	800ac8a <__kernel_rem_pio2f+0xca>
 800ae74:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800ae78:	f8dd e008 	ldr.w	lr, [sp, #8]
 800ae7c:	ee07 3a90 	vmov	s15, r3
 800ae80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ae84:	f04f 0c00 	mov.w	ip, #0
 800ae88:	ece4 7a01 	vstmia	r4!, {s15}
 800ae8c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800aecc <__kernel_rem_pio2f+0x30c>
 800ae90:	46a1      	mov	r9, r4
 800ae92:	458c      	cmp	ip, r1
 800ae94:	dd07      	ble.n	800aea6 <__kernel_rem_pio2f+0x2e6>
 800ae96:	ece0 7a01 	vstmia	r0!, {s15}
 800ae9a:	3701      	adds	r7, #1
 800ae9c:	e7e7      	b.n	800ae6e <__kernel_rem_pio2f+0x2ae>
 800ae9e:	9804      	ldr	r0, [sp, #16]
 800aea0:	f04f 0c01 	mov.w	ip, #1
 800aea4:	e7d2      	b.n	800ae4c <__kernel_rem_pio2f+0x28c>
 800aea6:	ecfe 6a01 	vldmia	lr!, {s13}
 800aeaa:	ed39 7a01 	vldmdb	r9!, {s14}
 800aeae:	f10c 0c01 	add.w	ip, ip, #1
 800aeb2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800aeb6:	e7ec      	b.n	800ae92 <__kernel_rem_pio2f+0x2d2>
 800aeb8:	3c01      	subs	r4, #1
 800aeba:	e775      	b.n	800ada8 <__kernel_rem_pio2f+0x1e8>
 800aebc:	0800b898 	.word	0x0800b898
 800aec0:	0800b86c 	.word	0x0800b86c
 800aec4:	43800000 	.word	0x43800000
 800aec8:	3b800000 	.word	0x3b800000
 800aecc:	00000000 	.word	0x00000000
 800aed0:	9b03      	ldr	r3, [sp, #12]
 800aed2:	eeb0 0a48 	vmov.f32	s0, s16
 800aed6:	1a98      	subs	r0, r3, r2
 800aed8:	f000 fa4e 	bl	800b378 <scalbnf>
 800aedc:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800aec4 <__kernel_rem_pio2f+0x304>
 800aee0:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800aee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aee8:	db19      	blt.n	800af1e <__kernel_rem_pio2f+0x35e>
 800aeea:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800aec8 <__kernel_rem_pio2f+0x308>
 800aeee:	ee60 7a27 	vmul.f32	s15, s0, s15
 800aef2:	aa08      	add	r2, sp, #32
 800aef4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aef8:	1c74      	adds	r4, r6, #1
 800aefa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aefe:	3508      	adds	r5, #8
 800af00:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800af04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af08:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800af0c:	ee10 3a10 	vmov	r3, s0
 800af10:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800af14:	ee17 3a90 	vmov	r3, s15
 800af18:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800af1c:	e74b      	b.n	800adb6 <__kernel_rem_pio2f+0x1f6>
 800af1e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800af22:	aa08      	add	r2, sp, #32
 800af24:	ee10 3a10 	vmov	r3, s0
 800af28:	4634      	mov	r4, r6
 800af2a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800af2e:	e742      	b.n	800adb6 <__kernel_rem_pio2f+0x1f6>
 800af30:	a808      	add	r0, sp, #32
 800af32:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800af36:	9001      	str	r0, [sp, #4]
 800af38:	ee07 0a90 	vmov	s15, r0
 800af3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800af40:	3a01      	subs	r2, #1
 800af42:	ee67 7a80 	vmul.f32	s15, s15, s0
 800af46:	ee20 0a07 	vmul.f32	s0, s0, s14
 800af4a:	ed61 7a01 	vstmdb	r1!, {s15}
 800af4e:	e73e      	b.n	800adce <__kernel_rem_pio2f+0x20e>
 800af50:	ecfc 6a01 	vldmia	ip!, {s13}
 800af54:	ecb6 7a01 	vldmia	r6!, {s14}
 800af58:	eee6 7a87 	vfma.f32	s15, s13, s14
 800af5c:	3001      	adds	r0, #1
 800af5e:	4550      	cmp	r0, sl
 800af60:	dc01      	bgt.n	800af66 <__kernel_rem_pio2f+0x3a6>
 800af62:	4288      	cmp	r0, r1
 800af64:	ddf4      	ble.n	800af50 <__kernel_rem_pio2f+0x390>
 800af66:	a858      	add	r0, sp, #352	; 0x160
 800af68:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800af6c:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800af70:	3a01      	subs	r2, #1
 800af72:	e730      	b.n	800add6 <__kernel_rem_pio2f+0x216>
 800af74:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800af76:	2a02      	cmp	r2, #2
 800af78:	dc09      	bgt.n	800af8e <__kernel_rem_pio2f+0x3ce>
 800af7a:	2a00      	cmp	r2, #0
 800af7c:	dc2a      	bgt.n	800afd4 <__kernel_rem_pio2f+0x414>
 800af7e:	d043      	beq.n	800b008 <__kernel_rem_pio2f+0x448>
 800af80:	f009 0007 	and.w	r0, r9, #7
 800af84:	b059      	add	sp, #356	; 0x164
 800af86:	ecbd 8b04 	vpop	{d8-d9}
 800af8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af8e:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800af90:	2b03      	cmp	r3, #3
 800af92:	d1f5      	bne.n	800af80 <__kernel_rem_pio2f+0x3c0>
 800af94:	ab30      	add	r3, sp, #192	; 0xc0
 800af96:	442b      	add	r3, r5
 800af98:	461a      	mov	r2, r3
 800af9a:	4619      	mov	r1, r3
 800af9c:	4620      	mov	r0, r4
 800af9e:	2800      	cmp	r0, #0
 800afa0:	f1a1 0104 	sub.w	r1, r1, #4
 800afa4:	dc51      	bgt.n	800b04a <__kernel_rem_pio2f+0x48a>
 800afa6:	4621      	mov	r1, r4
 800afa8:	2901      	cmp	r1, #1
 800afaa:	f1a2 0204 	sub.w	r2, r2, #4
 800afae:	dc5c      	bgt.n	800b06a <__kernel_rem_pio2f+0x4aa>
 800afb0:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800aecc <__kernel_rem_pio2f+0x30c>
 800afb4:	3304      	adds	r3, #4
 800afb6:	2c01      	cmp	r4, #1
 800afb8:	dc67      	bgt.n	800b08a <__kernel_rem_pio2f+0x4ca>
 800afba:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800afbe:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800afc2:	2f00      	cmp	r7, #0
 800afc4:	d167      	bne.n	800b096 <__kernel_rem_pio2f+0x4d6>
 800afc6:	edc8 6a00 	vstr	s13, [r8]
 800afca:	ed88 7a01 	vstr	s14, [r8, #4]
 800afce:	edc8 7a02 	vstr	s15, [r8, #8]
 800afd2:	e7d5      	b.n	800af80 <__kernel_rem_pio2f+0x3c0>
 800afd4:	aa30      	add	r2, sp, #192	; 0xc0
 800afd6:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800aecc <__kernel_rem_pio2f+0x30c>
 800afda:	4413      	add	r3, r2
 800afdc:	4622      	mov	r2, r4
 800afde:	2a00      	cmp	r2, #0
 800afe0:	da24      	bge.n	800b02c <__kernel_rem_pio2f+0x46c>
 800afe2:	b34f      	cbz	r7, 800b038 <__kernel_rem_pio2f+0x478>
 800afe4:	eef1 7a47 	vneg.f32	s15, s14
 800afe8:	edc8 7a00 	vstr	s15, [r8]
 800afec:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800aff0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aff4:	aa31      	add	r2, sp, #196	; 0xc4
 800aff6:	2301      	movs	r3, #1
 800aff8:	429c      	cmp	r4, r3
 800affa:	da20      	bge.n	800b03e <__kernel_rem_pio2f+0x47e>
 800affc:	b10f      	cbz	r7, 800b002 <__kernel_rem_pio2f+0x442>
 800affe:	eef1 7a67 	vneg.f32	s15, s15
 800b002:	edc8 7a01 	vstr	s15, [r8, #4]
 800b006:	e7bb      	b.n	800af80 <__kernel_rem_pio2f+0x3c0>
 800b008:	aa30      	add	r2, sp, #192	; 0xc0
 800b00a:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800aecc <__kernel_rem_pio2f+0x30c>
 800b00e:	4413      	add	r3, r2
 800b010:	2c00      	cmp	r4, #0
 800b012:	da05      	bge.n	800b020 <__kernel_rem_pio2f+0x460>
 800b014:	b10f      	cbz	r7, 800b01a <__kernel_rem_pio2f+0x45a>
 800b016:	eef1 7a67 	vneg.f32	s15, s15
 800b01a:	edc8 7a00 	vstr	s15, [r8]
 800b01e:	e7af      	b.n	800af80 <__kernel_rem_pio2f+0x3c0>
 800b020:	ed33 7a01 	vldmdb	r3!, {s14}
 800b024:	3c01      	subs	r4, #1
 800b026:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b02a:	e7f1      	b.n	800b010 <__kernel_rem_pio2f+0x450>
 800b02c:	ed73 7a01 	vldmdb	r3!, {s15}
 800b030:	3a01      	subs	r2, #1
 800b032:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b036:	e7d2      	b.n	800afde <__kernel_rem_pio2f+0x41e>
 800b038:	eef0 7a47 	vmov.f32	s15, s14
 800b03c:	e7d4      	b.n	800afe8 <__kernel_rem_pio2f+0x428>
 800b03e:	ecb2 7a01 	vldmia	r2!, {s14}
 800b042:	3301      	adds	r3, #1
 800b044:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b048:	e7d6      	b.n	800aff8 <__kernel_rem_pio2f+0x438>
 800b04a:	edd1 7a00 	vldr	s15, [r1]
 800b04e:	edd1 6a01 	vldr	s13, [r1, #4]
 800b052:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b056:	3801      	subs	r0, #1
 800b058:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b05c:	ed81 7a00 	vstr	s14, [r1]
 800b060:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b064:	edc1 7a01 	vstr	s15, [r1, #4]
 800b068:	e799      	b.n	800af9e <__kernel_rem_pio2f+0x3de>
 800b06a:	edd2 7a00 	vldr	s15, [r2]
 800b06e:	edd2 6a01 	vldr	s13, [r2, #4]
 800b072:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b076:	3901      	subs	r1, #1
 800b078:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b07c:	ed82 7a00 	vstr	s14, [r2]
 800b080:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b084:	edc2 7a01 	vstr	s15, [r2, #4]
 800b088:	e78e      	b.n	800afa8 <__kernel_rem_pio2f+0x3e8>
 800b08a:	ed33 7a01 	vldmdb	r3!, {s14}
 800b08e:	3c01      	subs	r4, #1
 800b090:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b094:	e78f      	b.n	800afb6 <__kernel_rem_pio2f+0x3f6>
 800b096:	eef1 6a66 	vneg.f32	s13, s13
 800b09a:	eeb1 7a47 	vneg.f32	s14, s14
 800b09e:	edc8 6a00 	vstr	s13, [r8]
 800b0a2:	ed88 7a01 	vstr	s14, [r8, #4]
 800b0a6:	eef1 7a67 	vneg.f32	s15, s15
 800b0aa:	e790      	b.n	800afce <__kernel_rem_pio2f+0x40e>

0800b0ac <__kernel_sinf>:
 800b0ac:	ee10 3a10 	vmov	r3, s0
 800b0b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b0b4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800b0b8:	da04      	bge.n	800b0c4 <__kernel_sinf+0x18>
 800b0ba:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b0be:	ee17 3a90 	vmov	r3, s15
 800b0c2:	b35b      	cbz	r3, 800b11c <__kernel_sinf+0x70>
 800b0c4:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b0c8:	eddf 7a15 	vldr	s15, [pc, #84]	; 800b120 <__kernel_sinf+0x74>
 800b0cc:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800b124 <__kernel_sinf+0x78>
 800b0d0:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b0d4:	eddf 7a14 	vldr	s15, [pc, #80]	; 800b128 <__kernel_sinf+0x7c>
 800b0d8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b0dc:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800b12c <__kernel_sinf+0x80>
 800b0e0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b0e4:	eddf 7a12 	vldr	s15, [pc, #72]	; 800b130 <__kernel_sinf+0x84>
 800b0e8:	ee60 6a07 	vmul.f32	s13, s0, s14
 800b0ec:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b0f0:	b930      	cbnz	r0, 800b100 <__kernel_sinf+0x54>
 800b0f2:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800b134 <__kernel_sinf+0x88>
 800b0f6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b0fa:	eea6 0a26 	vfma.f32	s0, s12, s13
 800b0fe:	4770      	bx	lr
 800b100:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800b104:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800b108:	eee0 7a86 	vfma.f32	s15, s1, s12
 800b10c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800b110:	eddf 7a09 	vldr	s15, [pc, #36]	; 800b138 <__kernel_sinf+0x8c>
 800b114:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800b118:	ee30 0a60 	vsub.f32	s0, s0, s1
 800b11c:	4770      	bx	lr
 800b11e:	bf00      	nop
 800b120:	2f2ec9d3 	.word	0x2f2ec9d3
 800b124:	b2d72f34 	.word	0xb2d72f34
 800b128:	3638ef1b 	.word	0x3638ef1b
 800b12c:	b9500d01 	.word	0xb9500d01
 800b130:	3c088889 	.word	0x3c088889
 800b134:	be2aaaab 	.word	0xbe2aaaab
 800b138:	3e2aaaab 	.word	0x3e2aaaab

0800b13c <atanf>:
 800b13c:	b538      	push	{r3, r4, r5, lr}
 800b13e:	ee10 5a10 	vmov	r5, s0
 800b142:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800b146:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800b14a:	eef0 7a40 	vmov.f32	s15, s0
 800b14e:	db10      	blt.n	800b172 <atanf+0x36>
 800b150:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800b154:	dd04      	ble.n	800b160 <atanf+0x24>
 800b156:	ee70 7a00 	vadd.f32	s15, s0, s0
 800b15a:	eeb0 0a67 	vmov.f32	s0, s15
 800b15e:	bd38      	pop	{r3, r4, r5, pc}
 800b160:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800b298 <atanf+0x15c>
 800b164:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800b29c <atanf+0x160>
 800b168:	2d00      	cmp	r5, #0
 800b16a:	bfd8      	it	le
 800b16c:	eef0 7a40 	vmovle.f32	s15, s0
 800b170:	e7f3      	b.n	800b15a <atanf+0x1e>
 800b172:	4b4b      	ldr	r3, [pc, #300]	; (800b2a0 <atanf+0x164>)
 800b174:	429c      	cmp	r4, r3
 800b176:	dc10      	bgt.n	800b19a <atanf+0x5e>
 800b178:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800b17c:	da0a      	bge.n	800b194 <atanf+0x58>
 800b17e:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800b2a4 <atanf+0x168>
 800b182:	ee30 7a07 	vadd.f32	s14, s0, s14
 800b186:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b18a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800b18e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b192:	dce2      	bgt.n	800b15a <atanf+0x1e>
 800b194:	f04f 33ff 	mov.w	r3, #4294967295
 800b198:	e013      	b.n	800b1c2 <atanf+0x86>
 800b19a:	f000 f8a3 	bl	800b2e4 <fabsf>
 800b19e:	4b42      	ldr	r3, [pc, #264]	; (800b2a8 <atanf+0x16c>)
 800b1a0:	429c      	cmp	r4, r3
 800b1a2:	dc4f      	bgt.n	800b244 <atanf+0x108>
 800b1a4:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800b1a8:	429c      	cmp	r4, r3
 800b1aa:	dc41      	bgt.n	800b230 <atanf+0xf4>
 800b1ac:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800b1b0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800b1b4:	eea0 7a27 	vfma.f32	s14, s0, s15
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b1be:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b1c2:	1c5a      	adds	r2, r3, #1
 800b1c4:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800b1c8:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800b2ac <atanf+0x170>
 800b1cc:	eddf 5a38 	vldr	s11, [pc, #224]	; 800b2b0 <atanf+0x174>
 800b1d0:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800b2b4 <atanf+0x178>
 800b1d4:	ee66 6a06 	vmul.f32	s13, s12, s12
 800b1d8:	eee6 5a87 	vfma.f32	s11, s13, s14
 800b1dc:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800b2b8 <atanf+0x17c>
 800b1e0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800b1e4:	eddf 5a35 	vldr	s11, [pc, #212]	; 800b2bc <atanf+0x180>
 800b1e8:	eee7 5a26 	vfma.f32	s11, s14, s13
 800b1ec:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800b2c0 <atanf+0x184>
 800b1f0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800b1f4:	eddf 5a33 	vldr	s11, [pc, #204]	; 800b2c4 <atanf+0x188>
 800b1f8:	eee7 5a26 	vfma.f32	s11, s14, s13
 800b1fc:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800b2c8 <atanf+0x18c>
 800b200:	eea6 5a87 	vfma.f32	s10, s13, s14
 800b204:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800b2cc <atanf+0x190>
 800b208:	eea5 7a26 	vfma.f32	s14, s10, s13
 800b20c:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800b2d0 <atanf+0x194>
 800b210:	eea7 5a26 	vfma.f32	s10, s14, s13
 800b214:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800b2d4 <atanf+0x198>
 800b218:	eea5 7a26 	vfma.f32	s14, s10, s13
 800b21c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b220:	eea5 7a86 	vfma.f32	s14, s11, s12
 800b224:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b228:	d121      	bne.n	800b26e <atanf+0x132>
 800b22a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b22e:	e794      	b.n	800b15a <atanf+0x1e>
 800b230:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800b234:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b238:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b23c:	2301      	movs	r3, #1
 800b23e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b242:	e7be      	b.n	800b1c2 <atanf+0x86>
 800b244:	4b24      	ldr	r3, [pc, #144]	; (800b2d8 <atanf+0x19c>)
 800b246:	429c      	cmp	r4, r3
 800b248:	dc0b      	bgt.n	800b262 <atanf+0x126>
 800b24a:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800b24e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b252:	eea0 7a27 	vfma.f32	s14, s0, s15
 800b256:	2302      	movs	r3, #2
 800b258:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b25c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b260:	e7af      	b.n	800b1c2 <atanf+0x86>
 800b262:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800b266:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b26a:	2303      	movs	r3, #3
 800b26c:	e7a9      	b.n	800b1c2 <atanf+0x86>
 800b26e:	4a1b      	ldr	r2, [pc, #108]	; (800b2dc <atanf+0x1a0>)
 800b270:	491b      	ldr	r1, [pc, #108]	; (800b2e0 <atanf+0x1a4>)
 800b272:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800b276:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800b27a:	ed93 0a00 	vldr	s0, [r3]
 800b27e:	ee37 7a40 	vsub.f32	s14, s14, s0
 800b282:	ed92 0a00 	vldr	s0, [r2]
 800b286:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b28a:	2d00      	cmp	r5, #0
 800b28c:	ee70 7a67 	vsub.f32	s15, s0, s15
 800b290:	bfb8      	it	lt
 800b292:	eef1 7a67 	vneglt.f32	s15, s15
 800b296:	e760      	b.n	800b15a <atanf+0x1e>
 800b298:	3fc90fdb 	.word	0x3fc90fdb
 800b29c:	bfc90fdb 	.word	0xbfc90fdb
 800b2a0:	3edfffff 	.word	0x3edfffff
 800b2a4:	7149f2ca 	.word	0x7149f2ca
 800b2a8:	3f97ffff 	.word	0x3f97ffff
 800b2ac:	3c8569d7 	.word	0x3c8569d7
 800b2b0:	3d4bda59 	.word	0x3d4bda59
 800b2b4:	bd6ef16b 	.word	0xbd6ef16b
 800b2b8:	3d886b35 	.word	0x3d886b35
 800b2bc:	3dba2e6e 	.word	0x3dba2e6e
 800b2c0:	3e124925 	.word	0x3e124925
 800b2c4:	3eaaaaab 	.word	0x3eaaaaab
 800b2c8:	bd15a221 	.word	0xbd15a221
 800b2cc:	bd9d8795 	.word	0xbd9d8795
 800b2d0:	bde38e38 	.word	0xbde38e38
 800b2d4:	be4ccccd 	.word	0xbe4ccccd
 800b2d8:	401bffff 	.word	0x401bffff
 800b2dc:	0800b8a4 	.word	0x0800b8a4
 800b2e0:	0800b8b4 	.word	0x0800b8b4

0800b2e4 <fabsf>:
 800b2e4:	ee10 3a10 	vmov	r3, s0
 800b2e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b2ec:	ee00 3a10 	vmov	s0, r3
 800b2f0:	4770      	bx	lr
	...

0800b2f4 <floorf>:
 800b2f4:	ee10 3a10 	vmov	r3, s0
 800b2f8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b2fc:	3a7f      	subs	r2, #127	; 0x7f
 800b2fe:	2a16      	cmp	r2, #22
 800b300:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b304:	dc2a      	bgt.n	800b35c <floorf+0x68>
 800b306:	2a00      	cmp	r2, #0
 800b308:	da11      	bge.n	800b32e <floorf+0x3a>
 800b30a:	eddf 7a18 	vldr	s15, [pc, #96]	; 800b36c <floorf+0x78>
 800b30e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b312:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b31a:	dd05      	ble.n	800b328 <floorf+0x34>
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	da23      	bge.n	800b368 <floorf+0x74>
 800b320:	4a13      	ldr	r2, [pc, #76]	; (800b370 <floorf+0x7c>)
 800b322:	2900      	cmp	r1, #0
 800b324:	bf18      	it	ne
 800b326:	4613      	movne	r3, r2
 800b328:	ee00 3a10 	vmov	s0, r3
 800b32c:	4770      	bx	lr
 800b32e:	4911      	ldr	r1, [pc, #68]	; (800b374 <floorf+0x80>)
 800b330:	4111      	asrs	r1, r2
 800b332:	420b      	tst	r3, r1
 800b334:	d0fa      	beq.n	800b32c <floorf+0x38>
 800b336:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800b36c <floorf+0x78>
 800b33a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b33e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b346:	ddef      	ble.n	800b328 <floorf+0x34>
 800b348:	2b00      	cmp	r3, #0
 800b34a:	bfbe      	ittt	lt
 800b34c:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800b350:	fa40 f202 	asrlt.w	r2, r0, r2
 800b354:	189b      	addlt	r3, r3, r2
 800b356:	ea23 0301 	bic.w	r3, r3, r1
 800b35a:	e7e5      	b.n	800b328 <floorf+0x34>
 800b35c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800b360:	d3e4      	bcc.n	800b32c <floorf+0x38>
 800b362:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b366:	4770      	bx	lr
 800b368:	2300      	movs	r3, #0
 800b36a:	e7dd      	b.n	800b328 <floorf+0x34>
 800b36c:	7149f2ca 	.word	0x7149f2ca
 800b370:	bf800000 	.word	0xbf800000
 800b374:	007fffff 	.word	0x007fffff

0800b378 <scalbnf>:
 800b378:	ee10 3a10 	vmov	r3, s0
 800b37c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800b380:	d025      	beq.n	800b3ce <scalbnf+0x56>
 800b382:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800b386:	d302      	bcc.n	800b38e <scalbnf+0x16>
 800b388:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b38c:	4770      	bx	lr
 800b38e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800b392:	d122      	bne.n	800b3da <scalbnf+0x62>
 800b394:	4b2a      	ldr	r3, [pc, #168]	; (800b440 <scalbnf+0xc8>)
 800b396:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800b444 <scalbnf+0xcc>
 800b39a:	4298      	cmp	r0, r3
 800b39c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b3a0:	db16      	blt.n	800b3d0 <scalbnf+0x58>
 800b3a2:	ee10 3a10 	vmov	r3, s0
 800b3a6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b3aa:	3a19      	subs	r2, #25
 800b3ac:	4402      	add	r2, r0
 800b3ae:	2afe      	cmp	r2, #254	; 0xfe
 800b3b0:	dd15      	ble.n	800b3de <scalbnf+0x66>
 800b3b2:	ee10 3a10 	vmov	r3, s0
 800b3b6:	eddf 7a24 	vldr	s15, [pc, #144]	; 800b448 <scalbnf+0xd0>
 800b3ba:	eddf 6a24 	vldr	s13, [pc, #144]	; 800b44c <scalbnf+0xd4>
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	eeb0 7a67 	vmov.f32	s14, s15
 800b3c4:	bfb8      	it	lt
 800b3c6:	eef0 7a66 	vmovlt.f32	s15, s13
 800b3ca:	ee27 0a27 	vmul.f32	s0, s14, s15
 800b3ce:	4770      	bx	lr
 800b3d0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800b450 <scalbnf+0xd8>
 800b3d4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b3d8:	4770      	bx	lr
 800b3da:	0dd2      	lsrs	r2, r2, #23
 800b3dc:	e7e6      	b.n	800b3ac <scalbnf+0x34>
 800b3de:	2a00      	cmp	r2, #0
 800b3e0:	dd06      	ble.n	800b3f0 <scalbnf+0x78>
 800b3e2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b3e6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800b3ea:	ee00 3a10 	vmov	s0, r3
 800b3ee:	4770      	bx	lr
 800b3f0:	f112 0f16 	cmn.w	r2, #22
 800b3f4:	da1a      	bge.n	800b42c <scalbnf+0xb4>
 800b3f6:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b3fa:	4298      	cmp	r0, r3
 800b3fc:	ee10 3a10 	vmov	r3, s0
 800b400:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b404:	dd0a      	ble.n	800b41c <scalbnf+0xa4>
 800b406:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800b448 <scalbnf+0xd0>
 800b40a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800b44c <scalbnf+0xd4>
 800b40e:	eef0 7a40 	vmov.f32	s15, s0
 800b412:	2b00      	cmp	r3, #0
 800b414:	bf18      	it	ne
 800b416:	eeb0 0a47 	vmovne.f32	s0, s14
 800b41a:	e7db      	b.n	800b3d4 <scalbnf+0x5c>
 800b41c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800b450 <scalbnf+0xd8>
 800b420:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800b454 <scalbnf+0xdc>
 800b424:	eef0 7a40 	vmov.f32	s15, s0
 800b428:	2b00      	cmp	r3, #0
 800b42a:	e7f3      	b.n	800b414 <scalbnf+0x9c>
 800b42c:	3219      	adds	r2, #25
 800b42e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b432:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800b436:	eddf 7a08 	vldr	s15, [pc, #32]	; 800b458 <scalbnf+0xe0>
 800b43a:	ee07 3a10 	vmov	s14, r3
 800b43e:	e7c4      	b.n	800b3ca <scalbnf+0x52>
 800b440:	ffff3cb0 	.word	0xffff3cb0
 800b444:	4c000000 	.word	0x4c000000
 800b448:	7149f2ca 	.word	0x7149f2ca
 800b44c:	f149f2ca 	.word	0xf149f2ca
 800b450:	0da24260 	.word	0x0da24260
 800b454:	8da24260 	.word	0x8da24260
 800b458:	33000000 	.word	0x33000000

0800b45c <_init>:
 800b45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b45e:	bf00      	nop
 800b460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b462:	bc08      	pop	{r3}
 800b464:	469e      	mov	lr, r3
 800b466:	4770      	bx	lr

0800b468 <_fini>:
 800b468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b46a:	bf00      	nop
 800b46c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b46e:	bc08      	pop	{r3}
 800b470:	469e      	mov	lr, r3
 800b472:	4770      	bx	lr
