{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-53-gf17caa23)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.1-24.10"
      },
      "ports": {
        "display": {
          "direction": "output",
          "bits": [ 9129, 9127, 9125, 9123, 9121, 9119, 9117 ]
        },
        "digit_select": {
          "direction": "output",
          "bits": [ 8255, 8252, 8249, 8246 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7315 ]
        },
        "bus_viewer_out": {
          "direction": "output",
          "bits": [ 7351, 7347, 7343, 7339, 7335, 7331, 7327, 7322 ]
        }
      },
      "cells": {
        "cpu0.alu_DFFE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.alu_DFFE_Q_7_D_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9190 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9188 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7758 ],
            "CIN": [ 9187 ],
            "COUT": [  ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9186 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7796 ],
            "CIN": [ 9185 ],
            "COUT": [  ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9184 ]
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9182 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/ALU2"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8130 ],
            "CIN": [ 9180 ],
            "COUT": [  ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9179 ]
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9177 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8230 ],
            "CIN": [ 9175 ],
            "COUT": [  ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9174 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9173 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9171 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8383 ],
            "CIN": [ 9170 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9169 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8460 ],
            "CIN": [ 9168 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9167 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9165 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9164 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9162 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9161 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y17/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y17/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9159 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9158 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y17/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y17/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9156 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y17/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9155 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y19/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y19/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9153 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y15/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8447 ],
            "CIN": [ 9152 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9144 ],
            "COUT": [ 9151 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 9144 ]
          }
        },
        "display_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9129 ],
            "I": [ 9088 ]
          }
        },
        "display_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9145 ],
            "BOTTOM_IO_PORT_A": [ 9145 ],
            "O": [ 9127 ],
            "I": [ 9084 ]
          }
        },
        "display_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y13/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9125 ],
            "I": [ 9080 ]
          }
        },
        "display_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y12/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9123 ],
            "I": [ 9076 ]
          }
        },
        "display_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9121 ],
            "I": [ 9072 ]
          }
        },
        "display_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9119 ],
            "I": [ 9068 ]
          }
        },
        "display_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y23/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9117 ],
            "I": [ 9065 ]
          }
        },
        "disp.led_counter_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9053 ],
            "I0": [ 8393 ],
            "F": [ 8734 ]
          }
        },
        "disp.led_counter_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9053 ],
            "I0": [ 8393 ],
            "F": [ 9094 ]
          }
        },
        "disp.led_counter_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9053 ],
            "I0": [ 8393 ],
            "F": [ 9093 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I1_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8288 ],
            "I2": [ 8283 ],
            "I1": [ 8278 ],
            "I0": [ 8273 ],
            "F": [ 9102 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I1_LUT4_F_1_I3_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8267 ],
            "I2": [ 8361 ],
            "I1": [ 8356 ],
            "I0": [ 8351 ],
            "F": [ 9108 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I1_LUT4_F_1_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8346 ],
            "I2": [ 8340 ],
            "I1": [ 8334 ],
            "I0": [ 8328 ],
            "F": [ 9107 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I1_LUT4_F_1_I3_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9106 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I1_LUT4_F_1_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9108 ],
            "O": [ 9104 ],
            "I1": [ 9107 ],
            "I0": [ 9106 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9104 ],
            "I2": [ 8322 ],
            "I1": [ 8264 ],
            "I0": [ 8259 ],
            "F": [ 9100 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9102 ],
            "I2": [ 8306 ],
            "I1": [ 8300 ],
            "I0": [ 8294 ],
            "F": [ 9099 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9100 ],
            "I1": [ 9099 ],
            "I0": [ 8311 ],
            "F": [ 8260 ]
          }
        },
        "disp.led_counter_DFFRE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9053 ],
            "F": [ 9096 ]
          }
        },
        "disp.led_counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9094 ],
            "Q": [ 9053 ],
            "D": [ 9096 ],
            "CLK": [ 7522 ],
            "CE": [ 8260 ]
          }
        },
        "disp.led_counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9094 ],
            "Q": [ 8393 ],
            "D": [ 9093 ],
            "CLK": [ 7522 ],
            "CE": [ 8260 ]
          }
        },
        "disp.display_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y19/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8402 ],
            "I2": [ 8387 ],
            "I1": [ 8370 ],
            "I0": [ 8367 ],
            "F": [ 9064 ]
          }
        },
        "disp.display_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8387 ],
            "I1": [ 8370 ],
            "I0": [ 8367 ],
            "F": [ 9063 ]
          }
        },
        "disp.display_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100110101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y3/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8402 ],
            "I2": [ 8387 ],
            "I1": [ 8370 ],
            "I0": [ 8367 ],
            "F": [ 9087 ]
          }
        },
        "disp.display_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y3/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9088 ],
            "D": [ 9087 ],
            "CLK": [ 7522 ],
            "CE": [ 9063 ]
          }
        },
        "disp.display_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y19/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8402 ],
            "I2": [ 8387 ],
            "I1": [ 8370 ],
            "I0": [ 8367 ],
            "F": [ 9083 ]
          }
        },
        "disp.display_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y19/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9084 ],
            "D": [ 9083 ],
            "CLK": [ 7522 ],
            "CE": [ 9063 ]
          }
        },
        "disp.display_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y13/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8402 ],
            "I2": [ 8387 ],
            "I1": [ 8370 ],
            "I0": [ 8367 ],
            "F": [ 9079 ]
          }
        },
        "disp.display_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y13/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9080 ],
            "D": [ 9079 ],
            "CLK": [ 7522 ],
            "CE": [ 9063 ]
          }
        },
        "disp.display_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y12/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8402 ],
            "I2": [ 8387 ],
            "I1": [ 8370 ],
            "I0": [ 8367 ],
            "F": [ 9075 ]
          }
        },
        "disp.display_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y12/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9076 ],
            "D": [ 9075 ],
            "CLK": [ 7522 ],
            "CE": [ 9063 ]
          }
        },
        "disp.display_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y3/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8402 ],
            "I2": [ 8387 ],
            "I1": [ 8370 ],
            "I0": [ 8367 ],
            "F": [ 9071 ]
          }
        },
        "disp.display_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y3/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9072 ],
            "D": [ 9071 ],
            "CLK": [ 7522 ],
            "CE": [ 9063 ]
          }
        },
        "disp.display_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y19/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8402 ],
            "I2": [ 8387 ],
            "I1": [ 8370 ],
            "I0": [ 8367 ],
            "F": [ 9067 ]
          }
        },
        "disp.display_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y19/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9068 ],
            "D": [ 9067 ],
            "CLK": [ 7522 ],
            "CE": [ 9063 ]
          }
        },
        "disp.display_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y19/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9065 ],
            "D": [ 9064 ],
            "CLK": [ 7522 ],
            "CE": [ 9063 ]
          }
        },
        "disp.digit_select_DFF_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y6/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9053 ],
            "I0": [ 8393 ],
            "F": [ 9060 ]
          }
        },
        "disp.digit_select_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y4/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8254 ],
            "D": [ 9060 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_select_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y3/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8251 ],
            "D": [ 9053 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_select_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y13/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8248 ],
            "D": [ 8393 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8631 ],
            "I1": [ 8393 ],
            "I0": [ 8054 ],
            "F": [ 8397 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8905 ],
            "I1": [ 8903 ],
            "I0": [ 8046 ],
            "F": [ 8452 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8373 ],
            "I1": [ 8830 ],
            "I0": [ 8829 ],
            "F": [ 8450 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9053 ],
            "I0": [ 8393 ],
            "F": [ 8451 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9051 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9152 ],
            "CIN": [ 9048 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9049 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9048 ],
            "CIN": [ 9045 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y15/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9046 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9045 ],
            "CIN": [ 9042 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y15/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9043 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9042 ],
            "CIN": [ 9039 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y15/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9040 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9039 ],
            "CIN": [ 9036 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y15/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9037 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9036 ],
            "CIN": [ 9033 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9034 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9033 ],
            "CIN": [ 9030 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9031 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9030 ],
            "CIN": [ 9027 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y15/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9028 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9027 ],
            "CIN": [ 9024 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9025 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9024 ],
            "CIN": [ 9021 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9022 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9021 ],
            "CIN": [ 9018 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9019 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9018 ],
            "CIN": [ 9015 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9016 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9015 ],
            "CIN": [ 9012 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9013 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9012 ],
            "CIN": [ 9009 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9010 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9009 ],
            "CIN": [ 9006 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9007 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9006 ],
            "CIN": [ 9003 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9004 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9003 ],
            "CIN": [ 9000 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 9001 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9000 ],
            "CIN": [ 8997 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8998 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8997 ],
            "CIN": [ 8994 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8995 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8994 ],
            "CIN": [ 8991 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8992 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8991 ],
            "CIN": [ 8988 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8989 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8988 ],
            "CIN": [ 8985 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8986 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8985 ],
            "CIN": [ 8982 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8983 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8982 ],
            "CIN": [ 8955 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8373 ],
            "I1": [ 8826 ],
            "I0": [ 8825 ],
            "F": [ 8965 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8373 ],
            "I1": [ 8046 ],
            "I0": [ 8451 ],
            "F": [ 8972 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8978 ],
            "I3": [ 9145 ],
            "I1": [ 8059 ],
            "I0": [ 9145 ],
            "COUT": [ 8975 ],
            "CIN": [ 9151 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8976 ],
            "I3": [ 9145 ],
            "I1": [ 8054 ],
            "I0": [ 8451 ],
            "COUT": [ 8971 ],
            "CIN": [ 8975 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8973 ],
            "I3": [ 9145 ],
            "I1": [ 8972 ],
            "I0": [ 8734 ],
            "COUT": [ 8968 ],
            "CIN": [ 8971 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8969 ],
            "I3": [ 9145 ],
            "I1": [ 8450 ],
            "I0": [ 8451 ],
            "COUT": [ 8964 ],
            "CIN": [ 8968 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8966 ],
            "I3": [ 9145 ],
            "I1": [ 8965 ],
            "I0": [ 9145 ],
            "COUT": [ 8961 ],
            "CIN": [ 8964 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8962 ],
            "I3": [ 9145 ],
            "I1": [ 8905 ],
            "I0": [ 8734 ],
            "COUT": [ 8958 ],
            "CIN": [ 8961 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8959 ],
            "I3": [ 9145 ],
            "I1": [ 8903 ],
            "I0": [ 8734 ],
            "COUT": [ 8954 ],
            "CIN": [ 8958 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8956 ],
            "I3": [ 9145 ],
            "I1": [ 8952 ],
            "I0": [ 9145 ],
            "COUT": [ 8955 ],
            "CIN": [ 8954 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8373 ],
            "I0": [ 8921 ],
            "F": [ 8952 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y19/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8950 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8059 ],
            "COUT": [ 8947 ],
            "CIN": [ 9153 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y19/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8948 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8054 ],
            "COUT": [ 8944 ],
            "CIN": [ 8947 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y19/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8945 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8046 ],
            "COUT": [ 8941 ],
            "CIN": [ 8944 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y19/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8942 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8039 ],
            "COUT": [ 8938 ],
            "CIN": [ 8941 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y19/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8939 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8030 ],
            "COUT": [ 8935 ],
            "CIN": [ 8938 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y19/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8936 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8020 ],
            "COUT": [ 8932 ],
            "CIN": [ 8935 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y19/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8933 ],
            "I3": [ 9145 ],
            "I1": [ 8451 ],
            "I0": [ 8015 ],
            "COUT": [ 8929 ],
            "CIN": [ 8932 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y19/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8930 ],
            "I3": [ 9145 ],
            "I1": [ 8734 ],
            "I0": [ 8011 ],
            "COUT": [ 8926 ],
            "CIN": [ 8929 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y19/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8927 ],
            "I3": [ 9145 ],
            "I1": [ 8451 ],
            "I0": [ 9145 ],
            "COUT": [ 8923 ],
            "CIN": [ 8926 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y19/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8921 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8924 ],
            "CIN": [ 8923 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8921 ],
            "F": [ 8813 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y17/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8435 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8919 ],
            "CIN": [ 8916 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y17/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8917 ],
            "I3": [ 9145 ],
            "I1": [ 8734 ],
            "I0": [ 9145 ],
            "COUT": [ 8916 ],
            "CIN": [ 8908 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8428 ],
            "I1": [ 8015 ],
            "I0": [ 8020 ],
            "F": [ 8885 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y17/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8431 ],
            "I1": [ 8885 ],
            "I0": [ 8030 ],
            "F": [ 8911 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y17/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8912 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8911 ],
            "COUT": [ 8907 ],
            "CIN": [ 8861 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y17/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8909 ],
            "I3": [ 9145 ],
            "I1": [ 8734 ],
            "I0": [ 8813 ],
            "COUT": [ 8908 ],
            "CIN": [ 8907 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8373 ],
            "I1": [ 8822 ],
            "I0": [ 8821 ],
            "F": [ 8905 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8373 ],
            "I0": [ 8817 ],
            "F": [ 8903 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8451 ],
            "I0": [ 8015 ],
            "F": [ 8817 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8428 ],
            "I0": [ 8020 ],
            "F": [ 8864 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y17/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8428 ],
            "I0": [ 8011 ],
            "F": [ 8889 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8431 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8898 ],
            "CIN": [ 8895 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8896 ],
            "I3": [ 9145 ],
            "I1": [ 8734 ],
            "I0": [ 9145 ],
            "COUT": [ 8895 ],
            "CIN": [ 8892 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8893 ],
            "I3": [ 9145 ],
            "I1": [ 8734 ],
            "I0": [ 9145 ],
            "COUT": [ 8892 ],
            "CIN": [ 8888 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8890 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8889 ],
            "COUT": [ 8888 ],
            "CIN": [ 8884 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8886 ],
            "I3": [ 9145 ],
            "I1": [ 8451 ],
            "I0": [ 8885 ],
            "COUT": [ 8884 ],
            "CIN": [ 8867 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y17/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8882 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8059 ],
            "COUT": [ 8879 ],
            "CIN": [ 9155 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y17/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8880 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8054 ],
            "COUT": [ 8876 ],
            "CIN": [ 8879 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y17/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8877 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8046 ],
            "COUT": [ 8873 ],
            "CIN": [ 8876 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y17/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8874 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8039 ],
            "COUT": [ 8870 ],
            "CIN": [ 8873 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y17/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8871 ],
            "I3": [ 9145 ],
            "I1": [ 8451 ],
            "I0": [ 8030 ],
            "COUT": [ 8866 ],
            "CIN": [ 8870 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8868 ],
            "I3": [ 9145 ],
            "I1": [ 8734 ],
            "I0": [ 8864 ],
            "COUT": [ 8867 ],
            "CIN": [ 8866 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y17/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8431 ],
            "I1": [ 8864 ],
            "I0": [ 8030 ],
            "F": [ 8859 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y17/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8862 ],
            "I3": [ 9145 ],
            "I1": [ 8451 ],
            "I0": [ 8859 ],
            "COUT": [ 8861 ],
            "CIN": [ 8844 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8435 ],
            "I1": [ 8859 ],
            "I0": [ 8039 ],
            "F": [ 8821 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y17/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8431 ],
            "I0": [ 8030 ],
            "F": [ 8841 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y17/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8856 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8059 ],
            "COUT": [ 8853 ],
            "CIN": [ 9156 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y17/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8854 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8054 ],
            "COUT": [ 8850 ],
            "CIN": [ 8853 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y17/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8851 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8046 ],
            "COUT": [ 8847 ],
            "CIN": [ 8850 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y17/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8848 ],
            "I3": [ 9145 ],
            "I1": [ 8451 ],
            "I0": [ 8039 ],
            "COUT": [ 8843 ],
            "CIN": [ 8847 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y17/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8845 ],
            "I3": [ 9145 ],
            "I1": [ 8734 ],
            "I0": [ 8841 ],
            "COUT": [ 8844 ],
            "CIN": [ 8843 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y17/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8435 ],
            "I1": [ 8841 ],
            "I0": [ 8039 ],
            "F": [ 8825 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8435 ],
            "I0": [ 8039 ],
            "F": [ 8829 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8838 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8059 ],
            "COUT": [ 8835 ],
            "CIN": [ 9158 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8836 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8054 ],
            "COUT": [ 8832 ],
            "CIN": [ 8835 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8833 ],
            "I3": [ 9145 ],
            "I1": [ 8451 ],
            "I0": [ 8046 ],
            "COUT": [ 8828 ],
            "CIN": [ 8832 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8830 ],
            "I3": [ 9145 ],
            "I1": [ 8734 ],
            "I0": [ 8829 ],
            "COUT": [ 8824 ],
            "CIN": [ 8828 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8826 ],
            "I3": [ 9145 ],
            "I1": [ 8451 ],
            "I0": [ 8825 ],
            "COUT": [ 8820 ],
            "CIN": [ 8824 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8822 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8821 ],
            "COUT": [ 8816 ],
            "CIN": [ 8820 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8818 ],
            "I3": [ 9145 ],
            "I1": [ 8734 ],
            "I0": [ 8817 ],
            "COUT": [ 8812 ],
            "CIN": [ 8816 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8814 ],
            "I3": [ 9145 ],
            "I1": [ 8734 ],
            "I0": [ 8813 ],
            "COUT": [ 8809 ],
            "CIN": [ 8812 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8373 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8810 ],
            "CIN": [ 8809 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8807 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8804 ],
            "CIN": [ 8726 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8805 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8801 ],
            "CIN": [ 8804 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8802 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8798 ],
            "CIN": [ 8801 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8799 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8795 ],
            "CIN": [ 8798 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8796 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8792 ],
            "CIN": [ 8795 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8793 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8789 ],
            "CIN": [ 8792 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8790 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8786 ],
            "CIN": [ 8789 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8787 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8783 ],
            "CIN": [ 8786 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8784 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8780 ],
            "CIN": [ 8783 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8781 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8777 ],
            "CIN": [ 8780 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8778 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8774 ],
            "CIN": [ 8777 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8775 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8771 ],
            "CIN": [ 8774 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8772 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8768 ],
            "CIN": [ 8771 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8769 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9170 ],
            "CIN": [ 8768 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8456 ],
            "I0": [ 8373 ],
            "F": [ 8399 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8426 ],
            "I0": [ 8431 ],
            "F": [ 8456 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y17/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8764 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8059 ],
            "COUT": [ 8761 ],
            "CIN": [ 9159 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y17/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8762 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8054 ],
            "COUT": [ 8758 ],
            "CIN": [ 8761 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y17/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8759 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8046 ],
            "COUT": [ 8755 ],
            "CIN": [ 8758 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y17/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8756 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8039 ],
            "COUT": [ 8752 ],
            "CIN": [ 8755 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y17/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8753 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8030 ],
            "COUT": [ 8749 ],
            "CIN": [ 8752 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y17/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8750 ],
            "I3": [ 9145 ],
            "I1": [ 8451 ],
            "I0": [ 8020 ],
            "COUT": [ 8746 ],
            "CIN": [ 8749 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y17/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8747 ],
            "I3": [ 9145 ],
            "I1": [ 8734 ],
            "I0": [ 8015 ],
            "COUT": [ 8743 ],
            "CIN": [ 8746 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y17/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8744 ],
            "I3": [ 9145 ],
            "I1": [ 8451 ],
            "I0": [ 8011 ],
            "COUT": [ 8740 ],
            "CIN": [ 8743 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y17/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8741 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8737 ],
            "CIN": [ 8740 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y17/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8738 ],
            "I3": [ 9145 ],
            "I1": [ 8734 ],
            "I0": [ 9145 ],
            "COUT": [ 8733 ],
            "CIN": [ 8737 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y17/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8735 ],
            "I3": [ 9145 ],
            "I1": [ 8734 ],
            "I0": [ 9145 ],
            "COUT": [ 8730 ],
            "CIN": [ 8733 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y17/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8428 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8731 ],
            "CIN": [ 8730 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8426 ],
            "I0": [ 8428 ],
            "F": [ 8687 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8727 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8726 ],
            "CIN": [ 8723 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8724 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8723 ],
            "CIN": [ 8720 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8721 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8720 ],
            "CIN": [ 8717 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8718 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8717 ],
            "CIN": [ 8714 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8715 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8714 ],
            "CIN": [ 8711 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8712 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8711 ],
            "CIN": [ 8708 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8709 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8708 ],
            "CIN": [ 8705 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8706 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8705 ],
            "CIN": [ 8702 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8703 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8702 ],
            "CIN": [ 8699 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8700 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8699 ],
            "CIN": [ 8696 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8697 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8696 ],
            "CIN": [ 8693 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8694 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8693 ],
            "CIN": [ 8690 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8691 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8690 ],
            "CIN": [ 8686 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8688 ],
            "I3": [ 9145 ],
            "I1": [ 8687 ],
            "I0": [ 9145 ],
            "COUT": [ 8686 ],
            "CIN": [ 8681 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8684 ],
            "I3": [ 9145 ],
            "I1": [ 8381 ],
            "I0": [ 9145 ],
            "COUT": [ 8680 ],
            "CIN": [ 8442 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8682 ],
            "I3": [ 9145 ],
            "I1": [ 8456 ],
            "I0": [ 9144 ],
            "COUT": [ 8681 ],
            "CIN": [ 8680 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8518 ],
            "I0": [ 8046 ],
            "F": [ 8468 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8426 ],
            "I0": [ 8435 ],
            "F": [ 8381 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8460 ],
            "I2": [ 8468 ],
            "I1": [ 8393 ],
            "I0": [ 8054 ],
            "F": [ 8380 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8675 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8672 ],
            "CIN": [ 8513 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8673 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8669 ],
            "CIN": [ 8672 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8670 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8666 ],
            "CIN": [ 8669 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8667 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8663 ],
            "CIN": [ 8666 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8664 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8660 ],
            "CIN": [ 8663 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8661 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8657 ],
            "CIN": [ 8660 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8658 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8654 ],
            "CIN": [ 8657 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8655 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8651 ],
            "CIN": [ 8654 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8652 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8648 ],
            "CIN": [ 8651 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8649 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8645 ],
            "CIN": [ 8648 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8646 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8642 ],
            "CIN": [ 8645 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8643 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8639 ],
            "CIN": [ 8642 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8640 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8636 ],
            "CIN": [ 8639 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8637 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8633 ],
            "CIN": [ 8636 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8634 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 9168 ],
            "CIN": [ 8633 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8460 ],
            "I1": [ 8458 ],
            "I0": [ 8054 ],
            "F": [ 8631 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8518 ],
            "I1": [ 8525 ],
            "I0": [ 8046 ],
            "F": [ 8458 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8541 ],
            "I1": [ 8591 ],
            "I0": [ 8039 ],
            "F": [ 8537 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8541 ],
            "I0": [ 8039 ],
            "F": [ 8525 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8626 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8059 ],
            "COUT": [ 8623 ],
            "CIN": [ 9161 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8624 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8054 ],
            "COUT": [ 8620 ],
            "CIN": [ 8623 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8621 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8046 ],
            "COUT": [ 8617 ],
            "CIN": [ 8620 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8618 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8039 ],
            "COUT": [ 8614 ],
            "CIN": [ 8617 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8615 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8030 ],
            "COUT": [ 8611 ],
            "CIN": [ 8614 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8612 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8020 ],
            "COUT": [ 8608 ],
            "CIN": [ 8611 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8609 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8015 ],
            "COUT": [ 8605 ],
            "CIN": [ 8608 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8606 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8011 ],
            "COUT": [ 8602 ],
            "CIN": [ 8605 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8589 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8603 ],
            "CIN": [ 8602 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8589 ],
            "I1": [ 8015 ],
            "I0": [ 8020 ],
            "F": [ 8568 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8560 ],
            "I1": [ 8568 ],
            "I0": [ 8030 ],
            "F": [ 8596 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8598 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8591 ],
            "COUT": [ 8594 ],
            "CIN": [ 8545 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8541 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8596 ],
            "COUT": [ 8595 ],
            "CIN": [ 8594 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_LUT3_I2_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8589 ],
            "I0": [ 8020 ],
            "F": [ 8572 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8560 ],
            "I1": [ 8572 ],
            "I0": [ 8030 ],
            "F": [ 8591 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8589 ],
            "I0": [ 8011 ],
            "F": [ 8565 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8587 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8059 ],
            "COUT": [ 8584 ],
            "CIN": [ 9162 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8585 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8054 ],
            "COUT": [ 8581 ],
            "CIN": [ 8584 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8582 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8046 ],
            "COUT": [ 8578 ],
            "CIN": [ 8581 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8579 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8039 ],
            "COUT": [ 8575 ],
            "CIN": [ 8578 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8576 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8030 ],
            "COUT": [ 8571 ],
            "CIN": [ 8575 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8573 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8572 ],
            "COUT": [ 8567 ],
            "CIN": [ 8571 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8569 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8568 ],
            "COUT": [ 8563 ],
            "CIN": [ 8567 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8560 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8565 ],
            "COUT": [ 8564 ],
            "CIN": [ 8563 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8560 ],
            "I0": [ 8030 ],
            "F": [ 8539 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8557 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8059 ],
            "COUT": [ 8554 ],
            "CIN": [ 9164 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8555 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8054 ],
            "COUT": [ 8551 ],
            "CIN": [ 8554 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8552 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8046 ],
            "COUT": [ 8548 ],
            "CIN": [ 8551 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8549 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8039 ],
            "COUT": [ 8544 ],
            "CIN": [ 8548 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8546 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8539 ],
            "COUT": [ 8545 ],
            "CIN": [ 8544 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8541 ],
            "I1": [ 8539 ],
            "I0": [ 8039 ],
            "F": [ 8516 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8518 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8537 ],
            "COUT": [ 8536 ],
            "CIN": [ 8521 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8534 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8059 ],
            "COUT": [ 8531 ],
            "CIN": [ 9165 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8532 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8054 ],
            "COUT": [ 8528 ],
            "CIN": [ 8531 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8529 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8046 ],
            "COUT": [ 8524 ],
            "CIN": [ 8528 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8526 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8525 ],
            "COUT": [ 8520 ],
            "CIN": [ 8524 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8522 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8516 ],
            "COUT": [ 8521 ],
            "CIN": [ 8520 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8518 ],
            "I1": [ 8516 ],
            "I0": [ 8046 ],
            "F": [ 8477 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8514 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8513 ],
            "CIN": [ 8510 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8511 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8510 ],
            "CIN": [ 8507 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8508 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8507 ],
            "CIN": [ 8504 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8505 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8504 ],
            "CIN": [ 8501 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8502 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8501 ],
            "CIN": [ 8498 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8499 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8498 ],
            "CIN": [ 8495 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8496 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8495 ],
            "CIN": [ 8492 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8493 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8492 ],
            "CIN": [ 8489 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8490 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8489 ],
            "CIN": [ 8486 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8487 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8486 ],
            "CIN": [ 8483 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8484 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8483 ],
            "CIN": [ 8480 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8481 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8480 ],
            "CIN": [ 8476 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8478 ],
            "I3": [ 9145 ],
            "I1": [ 8477 ],
            "I0": [ 9145 ],
            "COUT": [ 8476 ],
            "CIN": [ 8464 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8474 ],
            "I3": [ 9145 ],
            "I1": [ 8059 ],
            "I0": [ 9145 ],
            "COUT": [ 8471 ],
            "CIN": [ 9167 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8472 ],
            "I3": [ 9145 ],
            "I1": [ 8054 ],
            "I0": [ 9144 ],
            "COUT": [ 8467 ],
            "CIN": [ 8471 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8469 ],
            "I3": [ 9145 ],
            "I1": [ 8468 ],
            "I0": [ 9145 ],
            "COUT": [ 8463 ],
            "CIN": [ 8467 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8465 ],
            "I3": [ 9145 ],
            "I1": [ 8458 ],
            "I0": [ 9144 ],
            "COUT": [ 8464 ],
            "CIN": [ 8463 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8460 ],
            "I2": [ 8458 ],
            "I1": [ 8393 ],
            "I0": [ 8054 ],
            "F": [ 8454 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8383 ],
            "I2": [ 8456 ],
            "I1": [ 8454 ],
            "I0": [ 8373 ],
            "F": [ 8366 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8452 ],
            "I2": [ 8451 ],
            "I1": [ 8450 ],
            "I0": [ 8054 ],
            "F": [ 8446 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8445 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8447 ],
            "O": [ 8404 ],
            "I1": [ 8446 ],
            "I0": [ 8445 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8443 ],
            "I3": [ 9145 ],
            "I1": [ 8410 ],
            "I0": [ 9144 ],
            "COUT": [ 8442 ],
            "CIN": [ 8439 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8440 ],
            "I3": [ 9145 ],
            "I1": [ 8404 ],
            "I0": [ 9145 ],
            "COUT": [ 8439 ],
            "CIN": [ 9169 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8373 ],
            "F": [ 8410 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8435 ],
            "F": [ 8414 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8431 ],
            "F": [ 8418 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8428 ],
            "F": [ 8422 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8426 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 9145 ],
            "COUT": [ 8425 ],
            "CIN": [ 8421 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8423 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8422 ],
            "COUT": [ 8421 ],
            "CIN": [ 8417 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8419 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8418 ],
            "COUT": [ 8417 ],
            "CIN": [ 8413 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8415 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8414 ],
            "COUT": [ 8413 ],
            "CIN": [ 8409 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8411 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8410 ],
            "COUT": [ 8409 ],
            "CIN": [ 8406 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8407 ],
            "I3": [ 9145 ],
            "I1": [ 9145 ],
            "I0": [ 8404 ],
            "COUT": [ 8406 ],
            "CIN": [ 9171 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8404 ],
            "I1": [ 8393 ],
            "I0": [ 8059 ],
            "F": [ 8401 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8402 ],
            "D": [ 8401 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8399 ],
            "I2": [ 8397 ],
            "I1": [ 8373 ],
            "I0": [ 8393 ],
            "F": [ 8390 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8397 ],
            "I1": [ 8373 ],
            "I0": [ 8393 ],
            "F": [ 8389 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/MUX0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8383 ],
            "O": [ 8386 ],
            "I1": [ 8390 ],
            "I0": [ 8389 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8387 ],
            "D": [ 8386 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_extracted_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110001011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8383 ],
            "I2": [ 8381 ],
            "I1": [ 8380 ],
            "I0": [ 8373 ],
            "F": [ 8369 ]
          }
        },
        "disp.digit_extracted_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8370 ],
            "D": [ 8369 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_extracted_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8367 ],
            "D": [ 8366 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8257 ],
            "I3": [ 9144 ],
            "I1": [ 8259 ],
            "I0": [ 9145 ],
            "COUT": [ 8364 ],
            "CIN": [ 8318 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8360 ],
            "I3": [ 9144 ],
            "I1": [ 8361 ],
            "I0": [ 9145 ],
            "COUT": [ 8358 ],
            "CIN": [ 8270 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8361 ],
            "D": [ 8360 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8355 ],
            "I3": [ 9144 ],
            "I1": [ 8356 ],
            "I0": [ 9145 ],
            "COUT": [ 8353 ],
            "CIN": [ 8358 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8356 ],
            "D": [ 8355 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8350 ],
            "I3": [ 9144 ],
            "I1": [ 8351 ],
            "I0": [ 9145 ],
            "COUT": [ 8348 ],
            "CIN": [ 8353 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8351 ],
            "D": [ 8350 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8344 ],
            "I3": [ 9144 ],
            "I1": [ 8346 ],
            "I0": [ 9145 ],
            "COUT": [ 8342 ],
            "CIN": [ 8348 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8346 ],
            "D": [ 8344 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8338 ],
            "I3": [ 9144 ],
            "I1": [ 8340 ],
            "I0": [ 9145 ],
            "COUT": [ 8336 ],
            "CIN": [ 8342 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8340 ],
            "D": [ 8338 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8332 ],
            "I3": [ 9144 ],
            "I1": [ 8334 ],
            "I0": [ 9145 ],
            "COUT": [ 8330 ],
            "CIN": [ 8336 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8334 ],
            "D": [ 8332 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8326 ],
            "I3": [ 9144 ],
            "I1": [ 8328 ],
            "I0": [ 9145 ],
            "COUT": [ 8324 ],
            "CIN": [ 8330 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8328 ],
            "D": [ 8326 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8320 ],
            "I3": [ 9144 ],
            "I1": [ 8322 ],
            "I0": [ 9145 ],
            "COUT": [ 8317 ],
            "CIN": [ 8324 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y14/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8322 ],
            "D": [ 8320 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8262 ],
            "I3": [ 9144 ],
            "I1": [ 8264 ],
            "I0": [ 9145 ],
            "COUT": [ 8318 ],
            "CIN": [ 8317 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_18_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8311 ],
            "F": [ 8314 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8311 ],
            "D": [ 8314 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8312 ],
            "I3": [ 9144 ],
            "I1": [ 8311 ],
            "I0": [ 9144 ],
            "COUT": [ 8308 ],
            "CIN": [ 9173 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8304 ],
            "I3": [ 9144 ],
            "I1": [ 8306 ],
            "I0": [ 9145 ],
            "COUT": [ 8302 ],
            "CIN": [ 8308 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8306 ],
            "D": [ 8304 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8298 ],
            "I3": [ 9144 ],
            "I1": [ 8300 ],
            "I0": [ 9145 ],
            "COUT": [ 8296 ],
            "CIN": [ 8302 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8300 ],
            "D": [ 8298 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8292 ],
            "I3": [ 9144 ],
            "I1": [ 8294 ],
            "I0": [ 9145 ],
            "COUT": [ 8290 ],
            "CIN": [ 8296 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8294 ],
            "D": [ 8292 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8287 ],
            "I3": [ 9144 ],
            "I1": [ 8288 ],
            "I0": [ 9145 ],
            "COUT": [ 8285 ],
            "CIN": [ 8290 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8288 ],
            "D": [ 8287 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8282 ],
            "I3": [ 9144 ],
            "I1": [ 8283 ],
            "I0": [ 9145 ],
            "COUT": [ 8280 ],
            "CIN": [ 8285 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8283 ],
            "D": [ 8282 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8277 ],
            "I3": [ 9144 ],
            "I1": [ 8278 ],
            "I0": [ 9145 ],
            "COUT": [ 8275 ],
            "CIN": [ 8280 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8278 ],
            "D": [ 8277 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8272 ],
            "I3": [ 9144 ],
            "I1": [ 8273 ],
            "I0": [ 9145 ],
            "COUT": [ 8269 ],
            "CIN": [ 8275 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8273 ],
            "D": [ 8272 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8266 ],
            "I3": [ 9144 ],
            "I1": [ 8267 ],
            "I0": [ 9145 ],
            "COUT": [ 8270 ],
            "CIN": [ 8269 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8267 ],
            "D": [ 8266 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8264 ],
            "D": [ 8262 ],
            "CLK": [ 7522 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8260 ],
            "Q": [ 8259 ],
            "D": [ 8257 ],
            "CLK": [ 7522 ]
          }
        },
        "digit_select_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8255 ],
            "I": [ 8254 ]
          }
        },
        "digit_select_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8252 ],
            "I": [ 8251 ]
          }
        },
        "digit_select_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y13/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8249 ],
            "I": [ 8248 ]
          }
        },
        "digit_select_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8246 ],
            "I": [ 9145 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8244 ],
            "I3": [ 9145 ],
            "I1": [ 7399 ],
            "I0": [ 9145 ],
            "COUT": [ 8241 ],
            "CIN": [ 9174 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8242 ],
            "I3": [ 9145 ],
            "I1": [ 7396 ],
            "I0": [ 9144 ],
            "COUT": [ 8238 ],
            "CIN": [ 8241 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8239 ],
            "I3": [ 9145 ],
            "I1": [ 7393 ],
            "I0": [ 9145 ],
            "COUT": [ 8235 ],
            "CIN": [ 8238 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8236 ],
            "I3": [ 9145 ],
            "I1": [ 7404 ],
            "I0": [ 9145 ],
            "COUT": [ 8232 ],
            "CIN": [ 8235 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8233 ],
            "I3": [ 9145 ],
            "I1": [ 7403 ],
            "I0": [ 9145 ],
            "COUT": [ 9175 ],
            "CIN": [ 8232 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8230 ],
            "F": [ 8204 ]
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.13-47.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8203 ],
            "I3": [ 9144 ],
            "I1": [ 7403 ],
            "I0": [ 9145 ],
            "COUT": [ 8228 ],
            "CIN": [ 8209 ]
          }
        },
        "cpu0.step_DFFR_Q_5_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7405 ],
            "F": [ 8225 ]
          }
        },
        "cpu0.step_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-52.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8204 ],
            "Q": [ 7405 ],
            "D": [ 8225 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.13-47.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8223 ],
            "I3": [ 9144 ],
            "I1": [ 7405 ],
            "I0": [ 9144 ],
            "COUT": [ 8221 ],
            "CIN": [ 9177 ]
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.13-47.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8219 ],
            "I3": [ 9144 ],
            "I1": [ 7399 ],
            "I0": [ 9145 ],
            "COUT": [ 8217 ],
            "CIN": [ 8221 ]
          }
        },
        "cpu0.step_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-52.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8204 ],
            "Q": [ 7399 ],
            "D": [ 8219 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.step_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.13-47.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8215 ],
            "I3": [ 9144 ],
            "I1": [ 7396 ],
            "I0": [ 9145 ],
            "COUT": [ 8213 ],
            "CIN": [ 8217 ]
          }
        },
        "cpu0.step_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-52.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8204 ],
            "Q": [ 7396 ],
            "D": [ 8215 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.step_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.13-47.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8211 ],
            "I3": [ 9144 ],
            "I1": [ 7393 ],
            "I0": [ 9145 ],
            "COUT": [ 8208 ],
            "CIN": [ 8213 ]
          }
        },
        "cpu0.step_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-52.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8204 ],
            "Q": [ 7393 ],
            "D": [ 8211 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.step_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.13-47.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8206 ],
            "I3": [ 9144 ],
            "I1": [ 7404 ],
            "I0": [ 9145 ],
            "COUT": [ 8209 ],
            "CIN": [ 8208 ]
          }
        },
        "cpu0.step_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-52.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8204 ],
            "Q": [ 7404 ],
            "D": [ 8206 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.step_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-52.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8204 ],
            "Q": [ 7403 ],
            "D": [ 8203 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_I0_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8000 ],
            "I0": [ 7997 ],
            "F": [ 8200 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_I0_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/DFF2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8182 ],
            "D": [ 8200 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7456 ],
            "I2": [ 7461 ],
            "I1": [ 7433 ],
            "I0": [ 7385 ],
            "F": [ 7917 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_3_I1_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8000 ],
            "I0": [ 7997 ],
            "F": [ 8196 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_3_I1_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8192 ],
            "D": [ 8196 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7456 ],
            "I2": [ 7908 ],
            "I1": [ 7487 ],
            "I0": [ 7385 ],
            "F": [ 7994 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7914 ],
            "I1": [ 7908 ],
            "I0": [ 7930 ],
            "F": [ 7990 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7937 ],
            "I2": [ 8161 ],
            "I1": [ 8192 ],
            "I0": [ 8109 ],
            "F": [ 7992 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_2_I0_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/DFF5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8188 ],
            "D": [ 8006 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7456 ],
            "I2": [ 7439 ],
            "I1": [ 7475 ],
            "I0": [ 7385 ],
            "F": [ 7925 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7937 ],
            "I2": [ 8161 ],
            "I1": [ 8079 ],
            "I0": [ 8188 ],
            "F": [ 7926 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_1_I1_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/DFF4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8184 ],
            "D": [ 8004 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7456 ],
            "I2": [ 7469 ],
            "I1": [ 7436 ],
            "I0": [ 7385 ],
            "F": [ 7921 ]
          }
        },
        "cpu0.ram_out_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7937 ],
            "I2": [ 8161 ],
            "I1": [ 8184 ],
            "I0": [ 8073 ],
            "F": [ 7922 ]
          }
        },
        "cpu0.ram_out_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7937 ],
            "I2": [ 8161 ],
            "I1": [ 8066 ],
            "I0": [ 8182 ],
            "F": [ 7918 ]
          }
        },
        "cpu0.ram_out_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7937 ],
            "I2": [ 7908 ],
            "I1": [ 8161 ],
            "I0": [ 7969 ],
            "F": [ 7964 ]
          }
        },
        "cpu0.ram_out_LUT4_I0_I1_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8000 ],
            "I0": [ 7997 ],
            "F": [ 8178 ]
          }
        },
        "cpu0.ram_out_LUT4_I0_I1_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8176 ],
            "D": [ 8178 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.ram_out_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7937 ],
            "I2": [ 8122 ],
            "I1": [ 8176 ],
            "I0": [ 8161 ],
            "F": [ 7961 ]
          }
        },
        "cpu0.ram_out_LUT2_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7454 ],
            "I2": [ 7908 ],
            "I1": [ 7499 ],
            "I0": [ 7385 ],
            "F": [ 8172 ]
          }
        },
        "cpu0.ram_out_LUT2_I0_F_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7454 ],
            "I1": [ 7908 ],
            "I0": [ 7385 ],
            "F": [ 8171 ]
          }
        },
        "cpu0.ram_out_LUT2_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7456 ],
            "O": [ 7959 ],
            "I1": [ 8172 ],
            "I0": [ 8171 ]
          }
        },
        "cpu0.ram_out_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7937 ],
            "I0": [ 8161 ],
            "F": [ 7914 ]
          }
        },
        "cpu0.ram_out_DFFNR_Q_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7363 ],
            "I0": [ 7362 ],
            "F": [ 7390 ]
          }
        },
        "cpu0.ram_out_DFFNR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7390 ],
            "I1": [ 7380 ],
            "I0": [ 7365 ],
            "F": [ 8159 ]
          }
        },
        "cpu0.ram_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-215.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7381 ],
            "Q": [ 8161 ],
            "D": [ 8159 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.pc_out_DFFN_Q": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-215.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:7.7-7.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7937 ],
            "D": [ 7381 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.pc_in_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8102 ],
            "I0": [ 7904 ],
            "F": [ 8097 ]
          }
        },
        "cpu0.pc_in_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8099 ],
            "I0": [ 8102 ],
            "F": [ 8062 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7357 ],
            "I0": [ 7390 ],
            "F": [ 8153 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-215.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8153 ],
            "Q": [ 8102 ],
            "D": [ 7416 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.pc_add_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-215.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7381 ],
            "Q": [ 7904 ],
            "D": [ 7380 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:76.9-76.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8150 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 7935 ],
            "COUT": [ 8147 ],
            "CIN": [ 9179 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:76.9-76.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8148 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8109 ],
            "COUT": [ 8144 ],
            "CIN": [ 8147 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:76.9-76.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8145 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8085 ],
            "COUT": [ 8141 ],
            "CIN": [ 8144 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:76.9-76.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8142 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8079 ],
            "COUT": [ 8138 ],
            "CIN": [ 8141 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:76.9-76.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8139 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8073 ],
            "COUT": [ 8135 ],
            "CIN": [ 8138 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:76.9-76.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8136 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 8066 ],
            "COUT": [ 8132 ],
            "CIN": [ 8135 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:76.9-76.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8133 ],
            "I3": [ 9145 ],
            "I1": [ 9144 ],
            "I0": [ 7969 ],
            "COUT": [ 9180 ],
            "CIN": [ 8132 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8130 ],
            "I0": [ 8122 ],
            "F": [ 8099 ]
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7453 ],
            "I1": [ 8102 ],
            "I0": [ 8122 ],
            "F": [ 8127 ]
          }
        },
        "cpu0.pc_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.1-80.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 8099 ],
            "Q": [ 8122 ],
            "D": [ 8127 ],
            "CLK": [ 7353 ],
            "CE": [ 8097 ]
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8061 ],
            "I3": [ 9144 ],
            "I1": [ 7969 ],
            "I0": [ 9145 ],
            "COUT": [ 8125 ],
            "CIN": [ 8069 ]
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8123 ],
            "I3": [ 9144 ],
            "I1": [ 8122 ],
            "I0": [ 9144 ],
            "COUT": [ 8119 ],
            "CIN": [ 9182 ]
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8117 ],
            "I3": [ 9144 ],
            "I1": [ 7935 ],
            "I0": [ 9145 ],
            "COUT": [ 8113 ],
            "CIN": [ 8119 ]
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7450 ],
            "I1": [ 8117 ],
            "I0": [ 8102 ],
            "F": [ 8115 ]
          }
        },
        "cpu0.pc_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.1-80.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8099 ],
            "Q": [ 7935 ],
            "D": [ 8115 ],
            "CLK": [ 7353 ],
            "CE": [ 8097 ]
          }
        },
        "cpu0.pc_DFFRE_Q_5_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8111 ],
            "I3": [ 9144 ],
            "I1": [ 8109 ],
            "I0": [ 9145 ],
            "COUT": [ 8083 ],
            "CIN": [ 8113 ]
          }
        },
        "cpu0.pc_DFFRE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7445 ],
            "I1": [ 8111 ],
            "I0": [ 8102 ],
            "F": [ 8107 ]
          }
        },
        "cpu0.pc_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.1-80.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8099 ],
            "Q": [ 8109 ],
            "D": [ 8107 ],
            "CLK": [ 7353 ],
            "CE": [ 8097 ]
          }
        },
        "cpu0.pc_DFFRE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7441 ],
            "I1": [ 8086 ],
            "I0": [ 8102 ],
            "F": [ 8098 ]
          }
        },
        "cpu0.pc_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.1-80.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8099 ],
            "Q": [ 8085 ],
            "D": [ 8098 ],
            "CLK": [ 7353 ],
            "CE": [ 8097 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7908 ],
            "I2": [ 7442 ],
            "I1": [ 7481 ],
            "I0": [ 7385 ],
            "F": [ 8093 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I2_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7908 ],
            "I1": [ 7442 ],
            "I0": [ 7385 ],
            "F": [ 8092 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/MUX0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7456 ],
            "O": [ 8088 ],
            "I1": [ 8093 ],
            "I0": [ 8092 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7914 ],
            "I1": [ 7908 ],
            "I0": [ 7928 ],
            "F": [ 8089 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8089 ],
            "I2": [ 8088 ],
            "I1": [ 7937 ],
            "I0": [ 8085 ],
            "F": [ 7441 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8086 ],
            "I3": [ 9144 ],
            "I1": [ 8085 ],
            "I0": [ 9145 ],
            "COUT": [ 8081 ],
            "CIN": [ 8083 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8077 ],
            "I3": [ 9144 ],
            "I1": [ 8079 ],
            "I0": [ 9145 ],
            "COUT": [ 8075 ],
            "CIN": [ 8081 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.1-80.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8062 ],
            "Q": [ 8079 ],
            "D": [ 8077 ],
            "CLK": [ 7353 ],
            "CE": [ 7904 ]
          }
        },
        "cpu0.pc_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8071 ],
            "I3": [ 9144 ],
            "I1": [ 8073 ],
            "I0": [ 9145 ],
            "COUT": [ 8068 ],
            "CIN": [ 8075 ]
          }
        },
        "cpu0.pc_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.1-80.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8062 ],
            "Q": [ 8073 ],
            "D": [ 8071 ],
            "CLK": [ 7353 ],
            "CE": [ 7904 ]
          }
        },
        "cpu0.pc_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 8064 ],
            "I3": [ 9144 ],
            "I1": [ 8066 ],
            "I0": [ 9145 ],
            "COUT": [ 8069 ],
            "CIN": [ 8068 ]
          }
        },
        "cpu0.pc_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.1-80.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8062 ],
            "Q": [ 8066 ],
            "D": [ 8064 ],
            "CLK": [ 7353 ],
            "CE": [ 7904 ]
          }
        },
        "cpu0.pc_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.1-80.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8062 ],
            "Q": [ 7969 ],
            "D": [ 8061 ],
            "CLK": [ 7353 ],
            "CE": [ 7904 ]
          }
        },
        "cpu0.output_register_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:111.1-115.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8059 ],
            "D": [ 7453 ],
            "CLK": [ 7353 ],
            "CE": [ 7385 ]
          }
        },
        "cpu0.output_register_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:111.1-115.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8054 ],
            "D": [ 7450 ],
            "CLK": [ 7353 ],
            "CE": [ 7385 ]
          }
        },
        "cpu0.output_register_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:111.1-115.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8046 ],
            "D": [ 7445 ],
            "CLK": [ 7353 ],
            "CE": [ 7385 ]
          }
        },
        "cpu0.output_register_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:111.1-115.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8039 ],
            "D": [ 7441 ],
            "CLK": [ 7353 ],
            "CE": [ 7385 ]
          }
        },
        "cpu0.output_register_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:111.1-115.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8030 ],
            "D": [ 7438 ],
            "CLK": [ 7353 ],
            "CE": [ 7385 ]
          }
        },
        "cpu0.output_register_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:111.1-115.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8020 ],
            "D": [ 7435 ],
            "CLK": [ 7353 ],
            "CE": [ 7385 ]
          }
        },
        "cpu0.output_register_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:111.1-115.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8015 ],
            "D": [ 7432 ],
            "CLK": [ 7353 ],
            "CE": [ 7385 ]
          }
        },
        "cpu0.output_register_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:111.1-115.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8011 ],
            "D": [ 7429 ],
            "CLK": [ 7353 ],
            "CE": [ 7385 ]
          }
        },
        "cpu0.mar_in_DFFNS_Q": {
          "hide_name": 0,
          "type": "DFFNS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-215.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:61.8-61.58",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 7381 ],
            "Q": [ 7976 ],
            "D": [ 7389 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.mar_LUT3_I0_2_F_LUT3_I2_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8002 ],
            "I1": [ 8000 ],
            "I0": [ 7997 ],
            "F": [ 8006 ]
          }
        },
        "cpu0.mar_LUT3_I0_2_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8002 ],
            "I1": [ 8000 ],
            "I0": [ 7997 ],
            "F": [ 8004 ]
          }
        },
        "cpu0.mar_LUT3_I0_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7450 ],
            "I1": [ 7976 ],
            "I0": [ 7983 ],
            "F": [ 8002 ]
          }
        },
        "cpu0.mar_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7445 ],
            "I1": [ 7976 ],
            "I0": [ 7980 ],
            "F": [ 8000 ]
          }
        },
        "cpu0.mar_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7453 ],
            "I1": [ 7976 ],
            "I0": [ 7986 ],
            "F": [ 7997 ]
          }
        },
        "cpu0.mar_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7992 ],
            "I2": [ 7994 ],
            "I1": [ 7447 ],
            "I0": [ 7385 ],
            "F": [ 7989 ]
          }
        },
        "cpu0.mar_DFFE_Q_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7992 ],
            "F": [ 7988 ]
          }
        },
        "cpu0.mar_DFFE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/MUX0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7990 ],
            "O": [ 7445 ],
            "I1": [ 7989 ],
            "I0": [ 7988 ]
          }
        },
        "cpu0.mar_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:85.1-89.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7986 ],
            "D": [ 7453 ],
            "CLK": [ 7353 ],
            "CE": [ 7976 ]
          }
        },
        "cpu0.mar_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:85.1-89.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7983 ],
            "D": [ 7450 ],
            "CLK": [ 7353 ],
            "CE": [ 7976 ]
          }
        },
        "cpu0.mar_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:85.1-89.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7980 ],
            "D": [ 7445 ],
            "CLK": [ 7353 ],
            "CE": [ 7976 ]
          }
        },
        "cpu0.ir_out_DFFNR_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7389 ],
            "I0": [ 7416 ],
            "F": [ 7972 ]
          }
        },
        "cpu0.ir_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-215.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7357 ],
            "Q": [ 7908 ],
            "D": [ 7972 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.ir_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7456 ],
            "I2": [ 7458 ],
            "I1": [ 7430 ],
            "I0": [ 7385 ],
            "F": [ 7966 ]
          }
        },
        "cpu0.ir_DFFE_Q_D_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7937 ],
            "I0": [ 7969 ],
            "F": [ 7965 ]
          }
        },
        "cpu0.ir_DFFE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/MUX0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7966 ],
            "O": [ 7429 ],
            "I1": [ 7965 ],
            "I0": [ 7964 ]
          }
        },
        "cpu0.ir_DFFE_Q_7_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7961 ],
            "F": [ 7958 ]
          }
        },
        "cpu0.ir_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7961 ],
            "I2": [ 7914 ],
            "I1": [ 7908 ],
            "I0": [ 7955 ],
            "F": [ 7957 ]
          }
        },
        "cpu0.ir_DFFE_Q_7_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/MUX0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7959 ],
            "O": [ 7453 ],
            "I1": [ 7958 ],
            "I0": [ 7957 ]
          }
        },
        "cpu0.ir_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:103.1-107.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7955 ],
            "D": [ 7453 ],
            "CLK": [ 7353 ],
            "CE": [ 7904 ]
          }
        },
        "cpu0.ir_DFFE_Q_6_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7908 ],
            "I2": [ 7451 ],
            "I1": [ 7493 ],
            "I0": [ 7385 ],
            "F": [ 7950 ]
          }
        },
        "cpu0.ir_DFFE_Q_6_D_LUT4_F_I2_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7908 ],
            "I1": [ 7451 ],
            "I0": [ 7385 ],
            "F": [ 7949 ]
          }
        },
        "cpu0.ir_DFFE_Q_6_D_LUT4_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/MUX2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7456 ],
            "O": [ 7945 ],
            "I1": [ 7950 ],
            "I0": [ 7949 ]
          }
        },
        "cpu0.ir_DFFE_Q_6_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7914 ],
            "I1": [ 7908 ],
            "I0": [ 7932 ],
            "F": [ 7946 ]
          }
        },
        "cpu0.ir_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7946 ],
            "I2": [ 7945 ],
            "I1": [ 7937 ],
            "I0": [ 7935 ],
            "F": [ 7450 ]
          }
        },
        "cpu0.ir_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:103.1-107.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7932 ],
            "D": [ 7450 ],
            "CLK": [ 7353 ],
            "CE": [ 7904 ]
          }
        },
        "cpu0.ir_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:103.1-107.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7930 ],
            "D": [ 7445 ],
            "CLK": [ 7353 ],
            "CE": [ 7904 ]
          }
        },
        "cpu0.ir_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:103.1-107.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7928 ],
            "D": [ 7441 ],
            "CLK": [ 7353 ],
            "CE": [ 7904 ]
          }
        },
        "cpu0.ir_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7926 ],
            "I2": [ 7925 ],
            "I1": [ 7914 ],
            "I0": [ 7908 ],
            "F": [ 7438 ]
          }
        },
        "cpu0.ir_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:103.1-107.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7377 ],
            "D": [ 7438 ],
            "CLK": [ 7353 ],
            "CE": [ 7904 ]
          }
        },
        "cpu0.ir_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7922 ],
            "I2": [ 7921 ],
            "I1": [ 7914 ],
            "I0": [ 7908 ],
            "F": [ 7435 ]
          }
        },
        "cpu0.ir_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:103.1-107.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7374 ],
            "D": [ 7435 ],
            "CLK": [ 7353 ],
            "CE": [ 7904 ]
          }
        },
        "cpu0.ir_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7918 ],
            "I2": [ 7917 ],
            "I1": [ 7914 ],
            "I0": [ 7908 ],
            "F": [ 7432 ]
          }
        },
        "cpu0.ir_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:103.1-107.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7371 ],
            "D": [ 7432 ],
            "CLK": [ 7353 ],
            "CE": [ 7904 ]
          }
        },
        "cpu0.ir_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:103.1-107.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7368 ],
            "D": [ 7429 ],
            "CLK": [ 7353 ],
            "CE": [ 7904 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7632 ],
            "I1": [ 7622 ],
            "I0": [ 7617 ],
            "F": [ 7802 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7586 ],
            "I1": [ 7576 ],
            "I0": [ 7571 ],
            "F": [ 7801 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7612 ],
            "I1": [ 7602 ],
            "I0": [ 7597 ],
            "F": [ 7800 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7561 ],
            "I0": [ 7556 ],
            "F": [ 7799 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7897 ],
            "I3": [ 9145 ],
            "I1": [ 7650 ],
            "I0": [ 9145 ],
            "COUT": [ 7894 ],
            "CIN": [ 9184 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7895 ],
            "I3": [ 9145 ],
            "I1": [ 7647 ],
            "I0": [ 9145 ],
            "COUT": [ 7891 ],
            "CIN": [ 7894 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7892 ],
            "I3": [ 9145 ],
            "I1": [ 7642 ],
            "I0": [ 9145 ],
            "COUT": [ 7888 ],
            "CIN": [ 7891 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7889 ],
            "I3": [ 9145 ],
            "I1": [ 7637 ],
            "I0": [ 9145 ],
            "COUT": [ 7885 ],
            "CIN": [ 7888 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7886 ],
            "I3": [ 9145 ],
            "I1": [ 7632 ],
            "I0": [ 9144 ],
            "COUT": [ 7882 ],
            "CIN": [ 7885 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7883 ],
            "I3": [ 9145 ],
            "I1": [ 7627 ],
            "I0": [ 9145 ],
            "COUT": [ 7879 ],
            "CIN": [ 7882 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7880 ],
            "I3": [ 9145 ],
            "I1": [ 7622 ],
            "I0": [ 9144 ],
            "COUT": [ 7876 ],
            "CIN": [ 7879 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7877 ],
            "I3": [ 9145 ],
            "I1": [ 7617 ],
            "I0": [ 9144 ],
            "COUT": [ 7873 ],
            "CIN": [ 7876 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7874 ],
            "I3": [ 9145 ],
            "I1": [ 7612 ],
            "I0": [ 9144 ],
            "COUT": [ 7870 ],
            "CIN": [ 7873 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7871 ],
            "I3": [ 9145 ],
            "I1": [ 7607 ],
            "I0": [ 9145 ],
            "COUT": [ 7867 ],
            "CIN": [ 7870 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7868 ],
            "I3": [ 9145 ],
            "I1": [ 7602 ],
            "I0": [ 9144 ],
            "COUT": [ 7864 ],
            "CIN": [ 7867 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7865 ],
            "I3": [ 9145 ],
            "I1": [ 7597 ],
            "I0": [ 9144 ],
            "COUT": [ 7861 ],
            "CIN": [ 7864 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7862 ],
            "I3": [ 9145 ],
            "I1": [ 7586 ],
            "I0": [ 9144 ],
            "COUT": [ 7858 ],
            "CIN": [ 7861 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7859 ],
            "I3": [ 9145 ],
            "I1": [ 7581 ],
            "I0": [ 9145 ],
            "COUT": [ 7855 ],
            "CIN": [ 7858 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7856 ],
            "I3": [ 9145 ],
            "I1": [ 7576 ],
            "I0": [ 9144 ],
            "COUT": [ 7852 ],
            "CIN": [ 7855 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7853 ],
            "I3": [ 9145 ],
            "I1": [ 7571 ],
            "I0": [ 9144 ],
            "COUT": [ 7849 ],
            "CIN": [ 7852 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7850 ],
            "I3": [ 9145 ],
            "I1": [ 7566 ],
            "I0": [ 9145 ],
            "COUT": [ 7846 ],
            "CIN": [ 7849 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7847 ],
            "I3": [ 9145 ],
            "I1": [ 7561 ],
            "I0": [ 9144 ],
            "COUT": [ 7843 ],
            "CIN": [ 7846 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7844 ],
            "I3": [ 9145 ],
            "I1": [ 7556 ],
            "I0": [ 9144 ],
            "COUT": [ 7840 ],
            "CIN": [ 7843 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7841 ],
            "I3": [ 9145 ],
            "I1": [ 7551 ],
            "I0": [ 9145 ],
            "COUT": [ 7837 ],
            "CIN": [ 7840 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7838 ],
            "I3": [ 9145 ],
            "I1": [ 7546 ],
            "I0": [ 9145 ],
            "COUT": [ 7834 ],
            "CIN": [ 7837 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7835 ],
            "I3": [ 9145 ],
            "I1": [ 7540 ],
            "I0": [ 9145 ],
            "COUT": [ 7831 ],
            "CIN": [ 7834 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7832 ],
            "I3": [ 9145 ],
            "I1": [ 7726 ],
            "I0": [ 9145 ],
            "COUT": [ 7828 ],
            "CIN": [ 7831 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7829 ],
            "I3": [ 9145 ],
            "I1": [ 7730 ],
            "I0": [ 9145 ],
            "COUT": [ 7825 ],
            "CIN": [ 7828 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7826 ],
            "I3": [ 9145 ],
            "I1": [ 7734 ],
            "I0": [ 9145 ],
            "COUT": [ 7822 ],
            "CIN": [ 7825 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7823 ],
            "I3": [ 9145 ],
            "I1": [ 7738 ],
            "I0": [ 9145 ],
            "COUT": [ 7819 ],
            "CIN": [ 7822 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7820 ],
            "I3": [ 9145 ],
            "I1": [ 7742 ],
            "I0": [ 9145 ],
            "COUT": [ 7816 ],
            "CIN": [ 7819 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7817 ],
            "I3": [ 9145 ],
            "I1": [ 7746 ],
            "I0": [ 9145 ],
            "COUT": [ 7813 ],
            "CIN": [ 7816 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7814 ],
            "I3": [ 9145 ],
            "I1": [ 7656 ],
            "I0": [ 9145 ],
            "COUT": [ 7810 ],
            "CIN": [ 7813 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7811 ],
            "I3": [ 9145 ],
            "I1": [ 7594 ],
            "I0": [ 9145 ],
            "COUT": [ 7807 ],
            "CIN": [ 7810 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7808 ],
            "I3": [ 9145 ],
            "I1": [ 7537 ],
            "I0": [ 9145 ],
            "COUT": [ 7804 ],
            "CIN": [ 7807 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7805 ],
            "I3": [ 9145 ],
            "I1": [ 7533 ],
            "I0": [ 9145 ],
            "COUT": [ 9185 ],
            "CIN": [ 7804 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7802 ],
            "I2": [ 7801 ],
            "I1": [ 7800 ],
            "I0": [ 7799 ],
            "F": [ 7795 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7794 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/MUX0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7796 ],
            "O": [ 7792 ],
            "I1": [ 7795 ],
            "I0": [ 7794 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7353 ],
            "D": [ 7792 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7532 ],
            "I3": [ 9144 ],
            "I1": [ 7533 ],
            "I0": [ 9145 ],
            "COUT": [ 7790 ],
            "CIN": [ 7591 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7787 ],
            "I3": [ 9144 ],
            "I1": [ 7726 ],
            "I0": [ 9145 ],
            "COUT": [ 7785 ],
            "CIN": [ 7543 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7726 ],
            "D": [ 7787 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7783 ],
            "I3": [ 9144 ],
            "I1": [ 7730 ],
            "I0": [ 9145 ],
            "COUT": [ 7781 ],
            "CIN": [ 7785 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7730 ],
            "D": [ 7783 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7779 ],
            "I3": [ 9144 ],
            "I1": [ 7734 ],
            "I0": [ 9145 ],
            "COUT": [ 7777 ],
            "CIN": [ 7781 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7734 ],
            "D": [ 7779 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7775 ],
            "I3": [ 9144 ],
            "I1": [ 7738 ],
            "I0": [ 9145 ],
            "COUT": [ 7773 ],
            "CIN": [ 7777 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7738 ],
            "D": [ 7775 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7771 ],
            "I3": [ 9144 ],
            "I1": [ 7742 ],
            "I0": [ 9145 ],
            "COUT": [ 7769 ],
            "CIN": [ 7773 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7742 ],
            "D": [ 7771 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7767 ],
            "I3": [ 9144 ],
            "I1": [ 7746 ],
            "I0": [ 9145 ],
            "COUT": [ 7765 ],
            "CIN": [ 7769 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7746 ],
            "D": [ 7767 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7655 ],
            "I3": [ 9144 ],
            "I1": [ 7656 ],
            "I0": [ 9145 ],
            "COUT": [ 7653 ],
            "CIN": [ 7765 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_31_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7650 ],
            "F": [ 7762 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7650 ],
            "D": [ 7762 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7758 ],
            "F": [ 7534 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7759 ],
            "I3": [ 9145 ],
            "I1": [ 7533 ],
            "I0": [ 9145 ],
            "COUT": [ 9187 ],
            "CIN": [ 7755 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7756 ],
            "I3": [ 9145 ],
            "I1": [ 7537 ],
            "I0": [ 9145 ],
            "COUT": [ 7755 ],
            "CIN": [ 7752 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7753 ],
            "I3": [ 9145 ],
            "I1": [ 7594 ],
            "I0": [ 9145 ],
            "COUT": [ 7752 ],
            "CIN": [ 7749 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7750 ],
            "I3": [ 9145 ],
            "I1": [ 7656 ],
            "I0": [ 9145 ],
            "COUT": [ 7749 ],
            "CIN": [ 7745 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7747 ],
            "I3": [ 9145 ],
            "I1": [ 7746 ],
            "I0": [ 9145 ],
            "COUT": [ 7745 ],
            "CIN": [ 7741 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7743 ],
            "I3": [ 9145 ],
            "I1": [ 7742 ],
            "I0": [ 9145 ],
            "COUT": [ 7741 ],
            "CIN": [ 7737 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7739 ],
            "I3": [ 9145 ],
            "I1": [ 7738 ],
            "I0": [ 9145 ],
            "COUT": [ 7737 ],
            "CIN": [ 7733 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7735 ],
            "I3": [ 9145 ],
            "I1": [ 7734 ],
            "I0": [ 9145 ],
            "COUT": [ 7733 ],
            "CIN": [ 7729 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7731 ],
            "I3": [ 9145 ],
            "I1": [ 7730 ],
            "I0": [ 9145 ],
            "COUT": [ 7729 ],
            "CIN": [ 7725 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7727 ],
            "I3": [ 9145 ],
            "I1": [ 7726 ],
            "I0": [ 9145 ],
            "COUT": [ 7725 ],
            "CIN": [ 7722 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7723 ],
            "I3": [ 9145 ],
            "I1": [ 7540 ],
            "I0": [ 9145 ],
            "COUT": [ 7722 ],
            "CIN": [ 7719 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7720 ],
            "I3": [ 9145 ],
            "I1": [ 7546 ],
            "I0": [ 9145 ],
            "COUT": [ 7719 ],
            "CIN": [ 7716 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7717 ],
            "I3": [ 9145 ],
            "I1": [ 7551 ],
            "I0": [ 9144 ],
            "COUT": [ 7716 ],
            "CIN": [ 7713 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7714 ],
            "I3": [ 9145 ],
            "I1": [ 7556 ],
            "I0": [ 9144 ],
            "COUT": [ 7713 ],
            "CIN": [ 7710 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7711 ],
            "I3": [ 9145 ],
            "I1": [ 7561 ],
            "I0": [ 9145 ],
            "COUT": [ 7710 ],
            "CIN": [ 7707 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7708 ],
            "I3": [ 9145 ],
            "I1": [ 7566 ],
            "I0": [ 9144 ],
            "COUT": [ 7707 ],
            "CIN": [ 7704 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7705 ],
            "I3": [ 9145 ],
            "I1": [ 7571 ],
            "I0": [ 9144 ],
            "COUT": [ 7704 ],
            "CIN": [ 7701 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7702 ],
            "I3": [ 9145 ],
            "I1": [ 7576 ],
            "I0": [ 9145 ],
            "COUT": [ 7701 ],
            "CIN": [ 7698 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7699 ],
            "I3": [ 9145 ],
            "I1": [ 7581 ],
            "I0": [ 9144 ],
            "COUT": [ 7698 ],
            "CIN": [ 7695 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7696 ],
            "I3": [ 9145 ],
            "I1": [ 7586 ],
            "I0": [ 9144 ],
            "COUT": [ 7695 ],
            "CIN": [ 7692 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7693 ],
            "I3": [ 9145 ],
            "I1": [ 7597 ],
            "I0": [ 9144 ],
            "COUT": [ 7692 ],
            "CIN": [ 7689 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7690 ],
            "I3": [ 9145 ],
            "I1": [ 7602 ],
            "I0": [ 9145 ],
            "COUT": [ 7689 ],
            "CIN": [ 7686 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7687 ],
            "I3": [ 9145 ],
            "I1": [ 7607 ],
            "I0": [ 9144 ],
            "COUT": [ 7686 ],
            "CIN": [ 7683 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7684 ],
            "I3": [ 9145 ],
            "I1": [ 7612 ],
            "I0": [ 9144 ],
            "COUT": [ 7683 ],
            "CIN": [ 7680 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7681 ],
            "I3": [ 9145 ],
            "I1": [ 7617 ],
            "I0": [ 9144 ],
            "COUT": [ 7680 ],
            "CIN": [ 7677 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7678 ],
            "I3": [ 9145 ],
            "I1": [ 7622 ],
            "I0": [ 9145 ],
            "COUT": [ 7677 ],
            "CIN": [ 7674 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7675 ],
            "I3": [ 9145 ],
            "I1": [ 7627 ],
            "I0": [ 9144 ],
            "COUT": [ 7674 ],
            "CIN": [ 7671 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7672 ],
            "I3": [ 9145 ],
            "I1": [ 7632 ],
            "I0": [ 9145 ],
            "COUT": [ 7671 ],
            "CIN": [ 7668 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7669 ],
            "I3": [ 9145 ],
            "I1": [ 7637 ],
            "I0": [ 9145 ],
            "COUT": [ 7668 ],
            "CIN": [ 7665 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7666 ],
            "I3": [ 9145 ],
            "I1": [ 7642 ],
            "I0": [ 9145 ],
            "COUT": [ 7665 ],
            "CIN": [ 7661 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7663 ],
            "I3": [ 9145 ],
            "I1": [ 7650 ],
            "I0": [ 9145 ],
            "COUT": [ 7660 ],
            "CIN": [ 9186 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7658 ],
            "I3": [ 9145 ],
            "I1": [ 7647 ],
            "I0": [ 9145 ],
            "COUT": [ 7661 ],
            "CIN": [ 7660 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7647 ],
            "D": [ 7658 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7656 ],
            "D": [ 7655 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7593 ],
            "I3": [ 9144 ],
            "I1": [ 7594 ],
            "I0": [ 9145 ],
            "COUT": [ 7590 ],
            "CIN": [ 7653 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7651 ],
            "I3": [ 9144 ],
            "I1": [ 7650 ],
            "I0": [ 9144 ],
            "COUT": [ 7646 ],
            "CIN": [ 9188 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7648 ],
            "I3": [ 9144 ],
            "I1": [ 7647 ],
            "I0": [ 9145 ],
            "COUT": [ 7644 ],
            "CIN": [ 7646 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7641 ],
            "I3": [ 9144 ],
            "I1": [ 7642 ],
            "I0": [ 9145 ],
            "COUT": [ 7639 ],
            "CIN": [ 7644 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7642 ],
            "D": [ 7641 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_28_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7636 ],
            "I3": [ 9144 ],
            "I1": [ 7637 ],
            "I0": [ 9145 ],
            "COUT": [ 7634 ],
            "CIN": [ 7639 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7637 ],
            "D": [ 7636 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_27_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7631 ],
            "I3": [ 9144 ],
            "I1": [ 7632 ],
            "I0": [ 9145 ],
            "COUT": [ 7629 ],
            "CIN": [ 7634 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7632 ],
            "D": [ 7631 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_26_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7626 ],
            "I3": [ 9144 ],
            "I1": [ 7627 ],
            "I0": [ 9145 ],
            "COUT": [ 7624 ],
            "CIN": [ 7629 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7627 ],
            "D": [ 7626 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_25_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7621 ],
            "I3": [ 9144 ],
            "I1": [ 7622 ],
            "I0": [ 9145 ],
            "COUT": [ 7619 ],
            "CIN": [ 7624 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7622 ],
            "D": [ 7621 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_24_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7616 ],
            "I3": [ 9144 ],
            "I1": [ 7617 ],
            "I0": [ 9145 ],
            "COUT": [ 7614 ],
            "CIN": [ 7619 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7617 ],
            "D": [ 7616 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_23_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7611 ],
            "I3": [ 9144 ],
            "I1": [ 7612 ],
            "I0": [ 9145 ],
            "COUT": [ 7609 ],
            "CIN": [ 7614 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7612 ],
            "D": [ 7611 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7606 ],
            "I3": [ 9144 ],
            "I1": [ 7607 ],
            "I0": [ 9145 ],
            "COUT": [ 7604 ],
            "CIN": [ 7609 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7607 ],
            "D": [ 7606 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7601 ],
            "I3": [ 9144 ],
            "I1": [ 7602 ],
            "I0": [ 9145 ],
            "COUT": [ 7599 ],
            "CIN": [ 7604 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7602 ],
            "D": [ 7601 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7596 ],
            "I3": [ 9144 ],
            "I1": [ 7597 ],
            "I0": [ 9145 ],
            "COUT": [ 7588 ],
            "CIN": [ 7599 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7597 ],
            "D": [ 7596 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7594 ],
            "D": [ 7593 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7536 ],
            "I3": [ 9144 ],
            "I1": [ 7537 ],
            "I0": [ 9145 ],
            "COUT": [ 7591 ],
            "CIN": [ 7590 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7585 ],
            "I3": [ 9144 ],
            "I1": [ 7586 ],
            "I0": [ 9145 ],
            "COUT": [ 7583 ],
            "CIN": [ 7588 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7586 ],
            "D": [ 7585 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7580 ],
            "I3": [ 9144 ],
            "I1": [ 7581 ],
            "I0": [ 9145 ],
            "COUT": [ 7578 ],
            "CIN": [ 7583 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7581 ],
            "D": [ 7580 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7575 ],
            "I3": [ 9144 ],
            "I1": [ 7576 ],
            "I0": [ 9145 ],
            "COUT": [ 7573 ],
            "CIN": [ 7578 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7576 ],
            "D": [ 7575 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7570 ],
            "I3": [ 9144 ],
            "I1": [ 7571 ],
            "I0": [ 9145 ],
            "COUT": [ 7568 ],
            "CIN": [ 7573 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7571 ],
            "D": [ 7570 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7565 ],
            "I3": [ 9144 ],
            "I1": [ 7566 ],
            "I0": [ 9145 ],
            "COUT": [ 7563 ],
            "CIN": [ 7568 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7566 ],
            "D": [ 7565 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7560 ],
            "I3": [ 9144 ],
            "I1": [ 7561 ],
            "I0": [ 9145 ],
            "COUT": [ 7558 ],
            "CIN": [ 7563 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7561 ],
            "D": [ 7560 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7555 ],
            "I3": [ 9144 ],
            "I1": [ 7556 ],
            "I0": [ 9145 ],
            "COUT": [ 7553 ],
            "CIN": [ 7558 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7556 ],
            "D": [ 7555 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7550 ],
            "I3": [ 9144 ],
            "I1": [ 7551 ],
            "I0": [ 9145 ],
            "COUT": [ 7548 ],
            "CIN": [ 7553 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7551 ],
            "D": [ 7550 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7545 ],
            "I3": [ 9144 ],
            "I1": [ 7546 ],
            "I0": [ 9145 ],
            "COUT": [ 7542 ],
            "CIN": [ 7548 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7546 ],
            "D": [ 7545 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7539 ],
            "I3": [ 9144 ],
            "I1": [ 7540 ],
            "I0": [ 9145 ],
            "COUT": [ 7543 ],
            "CIN": [ 7542 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7540 ],
            "D": [ 7539 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7537 ],
            "D": [ 7536 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:32.1-40.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7534 ],
            "Q": [ 7533 ],
            "D": [ 7532 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.18-1.21",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7522 ],
            "I": [ 7315 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:25.1-27.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7350 ],
            "D": [ 7453 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:25.1-27.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7346 ],
            "D": [ 7450 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:25.1-27.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7342 ],
            "D": [ 7445 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:25.1-27.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7338 ],
            "D": [ 7441 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:25.1-27.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7334 ],
            "D": [ 7438 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:25.1-27.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7330 ],
            "D": [ 7435 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X27Y23/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:25.1-27.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7326 ],
            "D": [ 7432 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:25.1-27.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7321 ],
            "D": [ 7429 ],
            "CLK": [ 7522 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:128.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7501 ],
            "D": [ 7453 ],
            "CLK": [ 7353 ],
            "CE": [ 7509 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:128.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7496 ],
            "D": [ 7450 ],
            "CLK": [ 7353 ],
            "CE": [ 7509 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:128.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7490 ],
            "D": [ 7445 ],
            "CLK": [ 7353 ],
            "CE": [ 7509 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:128.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7484 ],
            "D": [ 7441 ],
            "CLK": [ 7353 ],
            "CE": [ 7509 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:128.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7478 ],
            "D": [ 7438 ],
            "CLK": [ 7353 ],
            "CE": [ 7509 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:128.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7472 ],
            "D": [ 7435 ],
            "CLK": [ 7353 ],
            "CE": [ 7509 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:128.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7465 ],
            "D": [ 7432 ],
            "CLK": [ 7353 ],
            "CE": [ 7509 ]
          }
        },
        "cpu0.b_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:128.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7504 ],
            "D": [ 7429 ],
            "CLK": [ 7353 ],
            "CE": [ 7509 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 9144 ]
          }
        },
        "cpu0.b_in_DFFNR_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7357 ],
            "I0": [ 7362 ],
            "F": [ 7507 ]
          }
        },
        "cpu0.b_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-215.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7507 ],
            "Q": [ 7509 ],
            "D": [ 7365 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.alu_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-215.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7507 ],
            "Q": [ 7456 ],
            "D": [ 7364 ],
            "CLK": [ 7353 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 9145 ]
          }
        },
        "cpu0.alu_DFFE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7457 ],
            "I3": [ 9144 ],
            "I1": [ 7504 ],
            "I0": [ 7430 ],
            "COUT": [ 7503 ],
            "CIN": [ 7464 ]
          }
        },
        "cpu0.alu_DFFE_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7498 ],
            "I3": [ 9144 ],
            "I1": [ 7501 ],
            "I0": [ 7454 ],
            "COUT": [ 7495 ],
            "CIN": [ 9190 ]
          }
        },
        "cpu0.alu_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-142.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7499 ],
            "D": [ 7498 ],
            "CLK": [ 7353 ],
            "CE": [ 7456 ]
          }
        },
        "cpu0.alu_DFFE_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7492 ],
            "I3": [ 9144 ],
            "I1": [ 7496 ],
            "I0": [ 7451 ],
            "COUT": [ 7489 ],
            "CIN": [ 7495 ]
          }
        },
        "cpu0.alu_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-142.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7493 ],
            "D": [ 7492 ],
            "CLK": [ 7353 ],
            "CE": [ 7456 ]
          }
        },
        "cpu0.alu_DFFE_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7486 ],
            "I3": [ 9144 ],
            "I1": [ 7490 ],
            "I0": [ 7447 ],
            "COUT": [ 7483 ],
            "CIN": [ 7489 ]
          }
        },
        "cpu0.alu_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-142.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7487 ],
            "D": [ 7486 ],
            "CLK": [ 7353 ],
            "CE": [ 7456 ]
          }
        },
        "cpu0.alu_DFFE_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7480 ],
            "I3": [ 9144 ],
            "I1": [ 7484 ],
            "I0": [ 7442 ],
            "COUT": [ 7477 ],
            "CIN": [ 7483 ]
          }
        },
        "cpu0.alu_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-142.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7481 ],
            "D": [ 7480 ],
            "CLK": [ 7353 ],
            "CE": [ 7456 ]
          }
        },
        "cpu0.alu_DFFE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7474 ],
            "I3": [ 9144 ],
            "I1": [ 7478 ],
            "I0": [ 7439 ],
            "COUT": [ 7471 ],
            "CIN": [ 7477 ]
          }
        },
        "cpu0.alu_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-142.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7475 ],
            "D": [ 7474 ],
            "CLK": [ 7353 ],
            "CE": [ 7456 ]
          }
        },
        "cpu0.alu_DFFE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7468 ],
            "I3": [ 9144 ],
            "I1": [ 7472 ],
            "I0": [ 7436 ],
            "COUT": [ 7463 ],
            "CIN": [ 7471 ]
          }
        },
        "cpu0.alu_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-142.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7469 ],
            "D": [ 7468 ],
            "CLK": [ 7353 ],
            "CE": [ 7456 ]
          }
        },
        "cpu0.alu_DFFE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9144 ],
            "SUM": [ 7460 ],
            "I3": [ 9144 ],
            "I1": [ 7465 ],
            "I0": [ 7433 ],
            "COUT": [ 7464 ],
            "CIN": [ 7463 ]
          }
        },
        "cpu0.alu_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-142.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7461 ],
            "D": [ 7460 ],
            "CLK": [ 7353 ],
            "CE": [ 7456 ]
          }
        },
        "cpu0.alu_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-142.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7458 ],
            "D": [ 7457 ],
            "CLK": [ 7353 ],
            "CE": [ 7456 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:120.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7454 ],
            "D": [ 7453 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:120.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7451 ],
            "D": [ 7450 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:120.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7447 ],
            "D": [ 7445 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:120.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7442 ],
            "D": [ 7441 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:120.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7439 ],
            "D": [ 7438 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:120.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7436 ],
            "D": [ 7435 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:120.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7433 ],
            "D": [ 7432 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:120.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7430 ],
            "D": [ 7429 ],
            "CLK": [ 7353 ],
            "CE": [ 7355 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_RESET_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7425 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_RESET_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7377 ],
            "I2": [ 7374 ],
            "I1": [ 7371 ],
            "I0": [ 7368 ],
            "F": [ 7424 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_RESET_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/MUX0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7357 ],
            "O": [ 7387 ],
            "I1": [ 7425 ],
            "I0": [ 7424 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7377 ],
            "I2": [ 7374 ],
            "I1": [ 7371 ],
            "I0": [ 7368 ],
            "F": [ 7415 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7414 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/MUX2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7383 ],
            "O": [ 7416 ],
            "I1": [ 7415 ],
            "I0": [ 7414 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7405 ],
            "I1": [ 7404 ],
            "I0": [ 7403 ],
            "F": [ 7409 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7377 ],
            "I2": [ 7374 ],
            "I1": [ 7371 ],
            "I0": [ 7368 ],
            "F": [ 7363 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7409 ],
            "I2": [ 7399 ],
            "I1": [ 7396 ],
            "I0": [ 7393 ],
            "F": [ 7365 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7409 ],
            "I2": [ 7399 ],
            "I1": [ 7396 ],
            "I0": [ 7393 ],
            "F": [ 7380 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7401 ],
            "I2": [ 7399 ],
            "I1": [ 7396 ],
            "I0": [ 7393 ],
            "F": [ 7381 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7401 ],
            "I2": [ 7399 ],
            "I1": [ 7396 ],
            "I0": [ 7393 ],
            "F": [ 7364 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7405 ],
            "I1": [ 7404 ],
            "I0": [ 7403 ],
            "F": [ 7401 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7401 ],
            "I2": [ 7399 ],
            "I1": [ 7396 ],
            "I0": [ 7393 ],
            "F": [ 7383 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7390 ],
            "I0": [ 7383 ],
            "F": [ 7389 ]
          }
        },
        "cpu0.a_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-215.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7387 ],
            "Q": [ 7385 ],
            "D": [ 7383 ],
            "CLK": [ 7353 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7381 ],
            "I0": [ 7380 ],
            "F": [ 7357 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7377 ],
            "I2": [ 7374 ],
            "I1": [ 7371 ],
            "I0": [ 7368 ],
            "F": [ 7362 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7365 ],
            "I2": [ 7364 ],
            "I1": [ 7363 ],
            "I0": [ 7362 ],
            "F": [ 7354 ]
          }
        },
        "cpu0.a_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-215.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7357 ],
            "Q": [ 7355 ],
            "D": [ 7354 ],
            "CLK": [ 7353 ]
          }
        },
        "bus_viewer_out_OBUF_O_7": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X22Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9145 ],
            "BOTTOM_IO_PORT_A": [ 9145 ],
            "O": [ 7351 ],
            "I": [ 7350 ]
          }
        },
        "bus_viewer_out_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7347 ],
            "I": [ 7346 ]
          }
        },
        "bus_viewer_out_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9145 ],
            "BOTTOM_IO_PORT_A": [ 9145 ],
            "O": [ 7343 ],
            "I": [ 7342 ]
          }
        },
        "bus_viewer_out_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9145 ],
            "BOTTOM_IO_PORT_A": [ 9145 ],
            "O": [ 7339 ],
            "I": [ 7338 ]
          }
        },
        "bus_viewer_out_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7335 ],
            "I": [ 7334 ]
          }
        },
        "bus_viewer_out_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9145 ],
            "BOTTOM_IO_PORT_A": [ 9145 ],
            "O": [ 7331 ],
            "I": [ 7330 ]
          }
        },
        "bus_viewer_out_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X32Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9145 ],
            "BOTTOM_IO_PORT_A": [ 9145 ],
            "O": [ 7327 ],
            "I": [ 7326 ]
          }
        },
        "bus_viewer_out_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X28Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7322 ],
            "I": [ 7321 ]
          }
        }
      },
      "netnames": {
        "cpu0.alu_DFFE_Q_7_D_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9190 ] ,
          "attributes": {
            "ROUTING": "X7Y21/COUT0;;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9188 ] ,
          "attributes": {
            "ROUTING": "X5Y14/COUT0;;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9187 ] ,
          "attributes": {
            "ROUTING": "X17Y14/COUT2;;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9186 ] ,
          "attributes": {
            "ROUTING": "X12Y14/COUT0;;1"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9185 ] ,
          "attributes": {
            "ROUTING": "X10Y16/COUT2;;1"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9184 ] ,
          "attributes": {
            "ROUTING": "X5Y16/COUT0;;1"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9182 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT0;;1"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9180 ] ,
          "attributes": {
            "ROUTING": "X6Y17/COUT1;;1"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9179 ] ,
          "attributes": {
            "ROUTING": "X5Y17/COUT0;;1"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9177 ] ,
          "attributes": {
            "ROUTING": "X7Y17/COUT0;;1"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9175 ] ,
          "attributes": {
            "ROUTING": "X4Y19/CIN0;;1"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9174 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT0;;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9173 ] ,
          "attributes": {
            "ROUTING": "X21Y14/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9171 ] ,
          "attributes": {
            "ROUTING": "X19Y14/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9170 ] ,
          "attributes": {
            "ROUTING": "X17Y13/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9169 ] ,
          "attributes": {
            "ROUTING": "X12Y13/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9168 ] ,
          "attributes": {
            "ROUTING": "X17Y16/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9167 ] ,
          "attributes": {
            "ROUTING": "X12Y16/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9165 ] ,
          "attributes": {
            "ROUTING": "X11Y17/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9164 ] ,
          "attributes": {
            "ROUTING": "X11Y15/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9162 ] ,
          "attributes": {
            "ROUTING": "X9Y17/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9161 ] ,
          "attributes": {
            "ROUTING": "X10Y19/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9159 ] ,
          "attributes": {
            "ROUTING": "X13Y17/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9158 ] ,
          "attributes": {
            "ROUTING": "X18Y16/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9156 ] ,
          "attributes": {
            "ROUTING": "X19Y17/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9155 ] ,
          "attributes": {
            "ROUTING": "X16Y17/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9153 ] ,
          "attributes": {
            "ROUTING": "X14Y19/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9152 ] ,
          "attributes": {
            "ROUTING": "X23Y15/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9151 ] ,
          "attributes": {
            "ROUTING": "X18Y15/COUT0;;1"
          }
        },
        "display[0]": {
          "hide_name": 0,
          "bits": [ 9129 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43"
          }
        },
        "display[1]": {
          "hide_name": 0,
          "bits": [ 9127 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43"
          }
        },
        "display[2]": {
          "hide_name": 0,
          "bits": [ 9125 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43"
          }
        },
        "display[3]": {
          "hide_name": 0,
          "bits": [ 9123 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43"
          }
        },
        "display[4]": {
          "hide_name": 0,
          "bits": [ 9121 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43"
          }
        },
        "display[5]": {
          "hide_name": 0,
          "bits": [ 9119 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43"
          }
        },
        "display[6]": {
          "hide_name": 0,
          "bits": [ 9117 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.36-1.43"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I1_LUT4_F_1_I3_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9108 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F7;;1;X23Y14/E130;X23Y14/E130/F7;1;X23Y14/W260;X23Y14/W260/E130;1;X22Y14/SEL6;X22Y14/SEL6/W261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I1_LUT4_F_1_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9107 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I1_LUT4_F_1_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9106 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I1_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 9104 ] ,
          "attributes": {
            "ROUTING": "X22Y14/OF6;;1;X22Y14/E130;X22Y14/E130/OF6;1;X23Y14/E230;X23Y14/E230/E131;1;X24Y14/X02;X24Y14/X02/E231;1;X24Y14/D6;X24Y14/D6/X02;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9102 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F6;;1;X21Y14/W260;X21Y14/W260/F6;1;X21Y14/D7;X21Y14/D7/W260;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9100 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F6;;1;X24Y14/W100;X24Y14/W100/F6;1;X23Y14/W240;X23Y14/W240/W101;1;X21Y14/W240;X21Y14/W240/W242;1;X20Y14/C3;X20Y14/C3/W241;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9099 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F7;;1;X21Y14/EW10;X21Y14/EW10/F7;1;X20Y14/B3;X20Y14/B3/W111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9096 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F5;;1;X24Y13/XD5;X24Y13/XD5/F5;1"
          }
        },
        "disp.led_counter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9094 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F0;;1;X24Y13/X05;X24Y13/X05/F0;1;X24Y13/LSR2;X24Y13/LSR2/X05;1"
          }
        },
        "disp.led_counter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9093 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F6;;1;X24Y13/C4;X24Y13/C4/F6;1;X24Y13/XD4;X24Y13/XD4/C4;1"
          }
        },
        "disp.display[0]": {
          "hide_name": 0,
          "bits": [ 9088 ] ,
          "attributes": {
            "ROUTING": "X40Y3/Q3;;1;X40Y3/SN20;X40Y3/SN20/Q3;1;X40Y2/N220;X40Y2/N220/N121;1;X40Y0/E220;X40Y0/E220/N222;1;X41Y0/X01;X41Y0/X01/E221;1;X41Y0/A0;X41Y0/A0/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9087 ] ,
          "attributes": {
            "ROUTING": "X40Y3/F2;;1;X40Y3/D3;X40Y3/D3/F2;1;X40Y3/XD3;X40Y3/XD3/D3;1"
          }
        },
        "disp.display[1]": {
          "hide_name": 0,
          "bits": [ 9084 ] ,
          "attributes": {
            "ROUTING": "X17Y19/Q0;;1;X17Y19/SN10;X17Y19/SN10/Q0;1;X17Y20/W210;X17Y20/W210/S111;1;X15Y20/W210;X15Y20/W210/W212;1;X14Y20/S210;X14Y20/S210/W211;1;X14Y22/S240;X14Y22/S240/S212;1;X14Y24/S240;X14Y24/S240/S242;1;X14Y26/S250;X14Y26/S250/S242;1;X14Y28/A0;X14Y28/A0/S252;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9083 ] ,
          "attributes": {
            "ROUTING": "X17Y19/F4;;1;X17Y19/C0;X17Y19/C0/F4;1;X17Y19/XD0;X17Y19/XD0/C0;1"
          }
        },
        "disp.display[2]": {
          "hide_name": 0,
          "bits": [ 9080 ] ,
          "attributes": {
            "ROUTING": "X40Y13/Q1;;1;X40Y13/E130;X40Y13/E130/Q1;1;X41Y13/E830;X41Y13/E830/E131;1;X44Y13/E260;X44Y13/E260/W838;1;X46Y13/X03;X46Y13/X03/E262;1;X46Y13/A0;X46Y13/A0/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9079 ] ,
          "attributes": {
            "ROUTING": "X40Y13/F4;;1;X40Y13/C1;X40Y13/C1/F4;1;X40Y13/XD1;X40Y13/XD1/C1;1"
          }
        },
        "disp.display[3]": {
          "hide_name": 0,
          "bits": [ 9076 ] ,
          "attributes": {
            "ROUTING": "X40Y12/Q3;;1;X40Y12/E230;X40Y12/E230/Q3;1;X42Y12/E800;X42Y12/E800/E232;1;X46Y12/N200;X46Y12/N200/E804;1;X46Y12/A0;X46Y12/A0/N200;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9075 ] ,
          "attributes": {
            "ROUTING": "X40Y12/F2;;1;X40Y12/D3;X40Y12/D3/F2;1;X40Y12/XD3;X40Y12/XD3/D3;1"
          }
        },
        "disp.display[4]": {
          "hide_name": 0,
          "bits": [ 9072 ] ,
          "attributes": {
            "ROUTING": "X40Y3/Q0;;1;X40Y3/N800;X40Y3/N800/Q0;1;X40Y0/E200;X40Y0/E200/S804;1;X41Y0/D1;X41Y0/D1/E201;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9071 ] ,
          "attributes": {
            "ROUTING": "X40Y3/F5;;1;X40Y3/A0;X40Y3/A0/F5;1;X40Y3/XD0;X40Y3/XD0/A0;1"
          }
        },
        "disp.display[5]": {
          "hide_name": 0,
          "bits": [ 9068 ] ,
          "attributes": {
            "ROUTING": "X17Y19/Q5;;1;X17Y19/S830;X17Y19/S830/Q5;1;X17Y27/S250;X17Y27/S250/S838;1;X17Y28/W250;X17Y28/W250/S251;1;X15Y28/W200;X15Y28/W200/W252;1;X14Y28/D1;X14Y28/D1/W201;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9067 ] ,
          "attributes": {
            "ROUTING": "X17Y19/F6;;1;X17Y19/C5;X17Y19/C5/F6;1;X17Y19/XD5;X17Y19/XD5/C5;1"
          }
        },
        "disp.display[6]": {
          "hide_name": 0,
          "bits": [ 9065 ] ,
          "attributes": {
            "ROUTING": "X40Y19/Q5;;1;X40Y19/SN20;X40Y19/SN20/Q5;1;X40Y20/E260;X40Y20/E260/S121;1;X42Y20/E260;X42Y20/E260/E262;1;X44Y20/S260;X44Y20/S260/E262;1;X44Y22/E260;X44Y22/E260/S262;1;X46Y22/S260;X46Y22/S260/E262;1;X46Y23/X03;X46Y23/X03/S261;1;X46Y23/A0;X46Y23/A0/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9064 ] ,
          "attributes": {
            "ROUTING": "X40Y19/F2;;1;X40Y19/D5;X40Y19/D5/F2;1;X40Y19/XD5;X40Y19/XD5/D5;1"
          }
        },
        "disp.display_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9063 ] ,
          "attributes": {
            "ROUTING": "X27Y12/E200;X27Y12/E200/E202;1;X29Y12/E800;X29Y12/E800/E202;1;X37Y12/E200;X37Y12/E200/E808;1;X39Y12/E210;X39Y12/E210/E202;1;X40Y12/CE1;X40Y12/CE1/E211;1;X40Y3/CE0;X40Y3/CE0/E271;1;X23Y12/E200;X23Y12/E200/E101;1;X25Y12/E200;X25Y12/E200/E202;1;X27Y12/N200;X27Y12/N200/E202;1;X27Y10/N200;X27Y10/N200/N202;1;X27Y8/E200;X27Y8/E200/N202;1;X29Y8/E210;X29Y8/E210/E202;1;X31Y8/E240;X31Y8/E240/E212;1;X33Y8/N240;X33Y8/N240/E242;1;X33Y6/N250;X33Y6/N250/N242;1;X33Y4/N830;X33Y4/N830/N252;1;X33Y3/E260;X33Y3/E260/S838;1;X35Y3/E270;X35Y3/E270/E262;1;X37Y3/E270;X37Y3/E270/E272;1;X39Y3/E270;X39Y3/E270/E272;1;X40Y3/CE1;X40Y3/CE1/E271;1;X22Y19/W800;X22Y19/W800/N101;1;X14Y19/E100;X14Y19/E100/W808;1;X15Y19/E200;X15Y19/E200/E101;1;X17Y19/X05;X17Y19/X05/E202;1;X17Y19/CE0;X17Y19/CE0/X05;1;X22Y12/E100;X22Y12/E100/F3;1;X23Y12/S240;X23Y12/S240/E101;1;X23Y13/E240;X23Y13/E240/S241;1;X25Y13/E250;X25Y13/E250/E242;1;X27Y13/E250;X27Y13/E250/E252;1;X29Y13/E200;X29Y13/E200/E252;1;X31Y13/E200;X31Y13/E200/E202;1;X33Y13/E200;X33Y13/E200/E202;1;X35Y13/E800;X35Y13/E800/E202;1;X43Y13/W200;X43Y13/W200/E808;1;X41Y13/W210;X41Y13/W210/W202;1;X40Y13/CE0;X40Y13/CE0/W211;1;X22Y20/N100;X22Y20/N100/S808;1;X22Y19/E200;X22Y19/E200/N101;1;X24Y19/E210;X24Y19/E210/E202;1;X26Y19/E810;X26Y19/E810/E212;1;X34Y19/E220;X34Y19/E220/E818;1;X36Y19/E220;X36Y19/E220/E222;1;X38Y19/E230;X38Y19/E230/E222;1;X40Y19/X06;X40Y19/X06/E232;1;X40Y19/CE2;X40Y19/CE2/X06;1;X22Y12/F3;;1;X22Y12/S800;X22Y12/S800/F3;1;X22Y20/W200;X22Y20/W200/S808;1;X20Y20/W200;X20Y20/W200/W202;1;X18Y20/W210;X18Y20/W210/W202;1;X17Y20/N210;X17Y20/N210/W211;1;X17Y19/CE2;X17Y19/CE2/N211;1"
          }
        },
        "disp.digit_select_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9060 ] ,
          "attributes": {
            "ROUTING": "X40Y6/F4;;1;X40Y6/SN20;X40Y6/SN20/F4;1;X40Y5/N260;X40Y5/N260/N121;1;X40Y4/C3;X40Y4/C3/N261;1;X40Y4/XD3;X40Y4/XD3/C3;1"
          }
        },
        "disp.led_counter[0]": {
          "hide_name": 0,
          "bits": [ 9053 ] ,
          "attributes": {
            "ROUTING": "X24Y13/A5;X24Y13/A5/Q5;1;X24Y13/W250;X24Y13/W250/Q5;1;X24Y13/B0;X24Y13/B0/W250;1;X20Y15/B6;X20Y15/B6/X08;1;X28Y7/N250;X28Y7/N250/N252;1;X28Y6/E250;X28Y6/E250/N251;1;X30Y6/E830;X30Y6/E830/E252;1;X38Y6/E260;X38Y6/E260/E838;1;X40Y6/X03;X40Y6/X03/E262;1;X40Y6/B4;X40Y6/B4/X03;1;X24Y11/E250;X24Y11/E250/N252;1;X26Y11/E250;X26Y11/E250/E252;1;X28Y11/N250;X28Y11/N250/E252;1;X28Y9/N250;X28Y9/N250/N252;1;X28Y7/N830;X28Y7/N830/N252;1;X28Y3/E830;X28Y3/E830/N834;1;X36Y3/E260;X36Y3/E260/E838;1;X38Y3/E270;X38Y3/E270/E262;1;X40Y3/A4;X40Y3/A4/E272;1;X40Y3/XD4;X40Y3/XD4/A4;1;X24Y13/N250;X24Y13/N250/Q5;1;X24Y13/B6;X24Y13/B6/N250;1;X24Y13/Q5;;1;X24Y13/S250;X24Y13/S250/Q5;1;X24Y15/W250;X24Y15/W250/S252;1;X22Y15/W250;X22Y15/W250/W252;1;X20Y15/X08;X20Y15/X08/W252;1;X20Y15/B7;X20Y15/B7/X08;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:6.11-6.22",
            "hdlname": "disp led_counter"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9051 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9049 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9048 ] ,
          "attributes": {
            "ROUTING": "X23Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9046 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9045 ] ,
          "attributes": {
            "ROUTING": "X23Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9043 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9042 ] ,
          "attributes": {
            "ROUTING": "X23Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9040 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9039 ] ,
          "attributes": {
            "ROUTING": "X22Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9037 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9036 ] ,
          "attributes": {
            "ROUTING": "X22Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9034 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9033 ] ,
          "attributes": {
            "ROUTING": "X22Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9031 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9030 ] ,
          "attributes": {
            "ROUTING": "X22Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9028 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9027 ] ,
          "attributes": {
            "ROUTING": "X22Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9025 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9024 ] ,
          "attributes": {
            "ROUTING": "X22Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9022 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9021 ] ,
          "attributes": {
            "ROUTING": "X21Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9019 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9018 ] ,
          "attributes": {
            "ROUTING": "X21Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9016 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9015 ] ,
          "attributes": {
            "ROUTING": "X21Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9013 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9012 ] ,
          "attributes": {
            "ROUTING": "X21Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9010 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9009 ] ,
          "attributes": {
            "ROUTING": "X21Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9007 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9006 ] ,
          "attributes": {
            "ROUTING": "X21Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9004 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9003 ] ,
          "attributes": {
            "ROUTING": "X20Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9001 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9000 ] ,
          "attributes": {
            "ROUTING": "X20Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8998 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8997 ] ,
          "attributes": {
            "ROUTING": "X20Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8995 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8994 ] ,
          "attributes": {
            "ROUTING": "X20Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8992 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8991 ] ,
          "attributes": {
            "ROUTING": "X20Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8989 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8988 ] ,
          "attributes": {
            "ROUTING": "X20Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8986 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8985 ] ,
          "attributes": {
            "ROUTING": "X19Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8983 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8982 ] ,
          "attributes": {
            "ROUTING": "X19Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8978 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8976 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8975 ] ,
          "attributes": {
            "ROUTING": "X18Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8973 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8972 ] ,
          "attributes": {
            "ROUTING": "X18Y15/F7;;1;X18Y15/S130;X18Y15/S130/F7;1;X18Y15/B3;X18Y15/B3/S130;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8971 ] ,
          "attributes": {
            "ROUTING": "X18Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8969 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8968 ] ,
          "attributes": {
            "ROUTING": "X18Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8966 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8965 ] ,
          "attributes": {
            "ROUTING": "X18Y16/F6;;1;X18Y16/N100;X18Y16/N100/F6;1;X18Y15/B5;X18Y15/B5/N101;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8964 ] ,
          "attributes": {
            "ROUTING": "X18Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8962 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8961 ] ,
          "attributes": {
            "ROUTING": "X19Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8959 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8958 ] ,
          "attributes": {
            "ROUTING": "X19Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8956 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8955 ] ,
          "attributes": {
            "ROUTING": "X19Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 8954 ] ,
          "attributes": {
            "ROUTING": "X19Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 8952 ] ,
          "attributes": {
            "ROUTING": "X19Y16/F6;;1;X19Y16/N130;X19Y16/N130/F6;1;X19Y15/B2;X19Y15/B2/N131;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8950 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8948 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8947 ] ,
          "attributes": {
            "ROUTING": "X14Y19/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8945 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8944 ] ,
          "attributes": {
            "ROUTING": "X14Y19/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8942 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8941 ] ,
          "attributes": {
            "ROUTING": "X14Y19/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8939 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8938 ] ,
          "attributes": {
            "ROUTING": "X14Y19/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8936 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8935 ] ,
          "attributes": {
            "ROUTING": "X15Y19/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8933 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8932 ] ,
          "attributes": {
            "ROUTING": "X15Y19/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8930 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8929 ] ,
          "attributes": {
            "ROUTING": "X15Y19/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8927 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8926 ] ,
          "attributes": {
            "ROUTING": "X15Y19/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8924 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8923 ] ,
          "attributes": {
            "ROUTING": "X15Y19/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 8921 ] ,
          "attributes": {
            "ROUTING": "X18Y16/E230;X18Y16/E230/E222;1;X19Y16/X06;X19Y16/X06/E231;1;X19Y16/A5;X19Y16/A5/X06;1;X15Y19/F4;;1;X15Y19/EW20;X15Y19/EW20/F4;1;X16Y19/N220;X16Y19/N220/E121;1;X16Y17/N220;X16Y17/N220/N222;1;X16Y16/E220;X16Y16/E220/N221;1;X18Y16/E220;X18Y16/E220/E222;1;X19Y16/X01;X19Y16/X01/E221;1;X19Y16/A6;X19Y16/A6/X01;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8919 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8917 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8916 ] ,
          "attributes": {
            "ROUTING": "X20Y17/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8912 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8911 ] ,
          "attributes": {
            "ROUTING": "X18Y17/F1;;1;X18Y17/E130;X18Y17/E130/F1;1;X19Y17/E270;X19Y17/E270/E131;1;X20Y17/A1;X20Y17/A1/E271;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8909 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8908 ] ,
          "attributes": {
            "ROUTING": "X20Y17/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8907 ] ,
          "attributes": {
            "ROUTING": "X20Y17/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8905 ] ,
          "attributes": {
            "ROUTING": "X19Y16/W240;X19Y16/W240/F4;1;X17Y16/C4;X17Y16/C4/W242;1;X19Y16/F4;;1;X19Y16/N240;X19Y16/N240/F4;1;X19Y15/X05;X19Y15/X05/N241;1;X19Y15/B0;X19Y15/B0/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 8903 ] ,
          "attributes": {
            "ROUTING": "X17Y16/X08;X17Y16/X08/F5;1;X17Y16/B4;X17Y16/B4/X08;1;X17Y16/F5;;1;X17Y16/N100;X17Y16/N100/F5;1;X17Y15/E240;X17Y15/E240/N101;1;X19Y15/S240;X19Y15/S240/E242;1;X19Y15/B1;X19Y15/B1/S240;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8898 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8896 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8895 ] ,
          "attributes": {
            "ROUTING": "X17Y17/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8893 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8892 ] ,
          "attributes": {
            "ROUTING": "X17Y17/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8890 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8889 ] ,
          "attributes": {
            "ROUTING": "X15Y17/F4;;1;X15Y17/E130;X15Y17/E130/F4;1;X16Y17/E230;X16Y17/E230/E131;1;X17Y17/X02;X17Y17/X02/E231;1;X17Y17/A2;X17Y17/A2/X02;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8888 ] ,
          "attributes": {
            "ROUTING": "X17Y17/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8886 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8885 ] ,
          "attributes": {
            "ROUTING": "X17Y17/E210;X17Y17/E210/E111;1;X18Y17/B1;X18Y17/B1/E211;1;X16Y17/F6;;1;X16Y17/EW10;X16Y17/EW10/F6;1;X17Y17/A1;X17Y17/A1/E111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8884 ] ,
          "attributes": {
            "ROUTING": "X17Y17/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8882 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8880 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8879 ] ,
          "attributes": {
            "ROUTING": "X16Y17/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8877 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8876 ] ,
          "attributes": {
            "ROUTING": "X16Y17/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8874 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8873 ] ,
          "attributes": {
            "ROUTING": "X16Y17/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8871 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8870 ] ,
          "attributes": {
            "ROUTING": "X16Y17/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8868 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8867 ] ,
          "attributes": {
            "ROUTING": "X17Y17/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8866 ] ,
          "attributes": {
            "ROUTING": "X17Y17/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8864 ] ,
          "attributes": {
            "ROUTING": "X17Y17/E130;X17Y17/E130/F6;1;X18Y17/B7;X18Y17/B7/E131;1;X17Y17/F6;;1;X17Y17/N100;X17Y17/N100/F6;1;X17Y17/A0;X17Y17/A0/N100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8862 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8861 ] ,
          "attributes": {
            "ROUTING": "X20Y17/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8859 ] ,
          "attributes": {
            "ROUTING": "X18Y17/E100;X18Y17/E100/F7;1;X19Y17/E240;X19Y17/E240/E101;1;X19Y17/B6;X19Y17/B6/E240;1;X18Y17/F7;;1;X18Y17/EW20;X18Y17/EW20/F7;1;X19Y17/E220;X19Y17/E220/E121;1;X20Y17/X01;X20Y17/X01/E221;1;X20Y17/A0;X20Y17/A0/X01;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8856 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8854 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8853 ] ,
          "attributes": {
            "ROUTING": "X19Y17/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8851 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8850 ] ,
          "attributes": {
            "ROUTING": "X19Y17/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8848 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8847 ] ,
          "attributes": {
            "ROUTING": "X19Y17/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8845 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8844 ] ,
          "attributes": {
            "ROUTING": "X20Y17/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8843 ] ,
          "attributes": {
            "ROUTING": "X19Y17/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8841 ] ,
          "attributes": {
            "ROUTING": "X18Y17/EW10;X18Y17/EW10/F3;1;X19Y17/A5;X19Y17/A5/E111;1;X18Y17/F3;;1;X18Y17/B2;X18Y17/B2/F3;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8838 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8836 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8835 ] ,
          "attributes": {
            "ROUTING": "X18Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8833 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8832 ] ,
          "attributes": {
            "ROUTING": "X18Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8830 ] ,
          "attributes": {
            "ROUTING": "X18Y16/F4;;1;X18Y16/X07;X18Y16/X07/F4;1;X18Y16/B7;X18Y16/B7/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8829 ] ,
          "attributes": {
            "ROUTING": "X18Y16/A4;X18Y16/A4/E111;1;X17Y16/F7;;1;X17Y16/EW10;X17Y16/EW10/F7;1;X18Y16/A7;X18Y16/A7/E111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8828 ] ,
          "attributes": {
            "ROUTING": "X18Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8826 ] ,
          "attributes": {
            "ROUTING": "X18Y16/F5;;1;X18Y16/N250;X18Y16/N250/F5;1;X18Y16/B6;X18Y16/B6/N250;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8825 ] ,
          "attributes": {
            "ROUTING": "X18Y16/A5;X18Y16/A5/N121;1;X18Y17/F2;;1;X18Y17/SN20;X18Y17/SN20/F2;1;X18Y16/A6;X18Y16/A6/N121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8824 ] ,
          "attributes": {
            "ROUTING": "X18Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8822 ] ,
          "attributes": {
            "ROUTING": "X19Y16/F0;;1;X19Y16/W100;X19Y16/W100/F0;1;X19Y16/B4;X19Y16/B4/W100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8821 ] ,
          "attributes": {
            "ROUTING": "X19Y16/W210;X19Y16/W210/N111;1;X19Y16/A4;X19Y16/A4/W210;1;X19Y17/F6;;1;X19Y17/SN10;X19Y17/SN10/F6;1;X19Y16/A0;X19Y16/A0/N111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8820 ] ,
          "attributes": {
            "ROUTING": "X19Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8818 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0[0]": {
          "hide_name": 0,
          "bits": [ 8817 ] ,
          "attributes": {
            "ROUTING": "X17Y16/E250;X17Y16/E250/N111;1;X19Y16/A1;X19Y16/A1/E252;1;X17Y17/F7;;1;X17Y17/SN10;X17Y17/SN10/F7;1;X17Y16/W210;X17Y16/W210/N111;1;X17Y16/A5;X17Y16/A5/W210;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8816 ] ,
          "attributes": {
            "ROUTING": "X19Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8814 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8813 ] ,
          "attributes": {
            "ROUTING": "X19Y16/SN10;X19Y16/SN10/F5;1;X19Y17/E250;X19Y17/E250/S111;1;X20Y17/A2;X20Y17/A2/E251;1;X19Y16/F5;;1;X19Y16/A2;X19Y16/A2/F5;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8812 ] ,
          "attributes": {
            "ROUTING": "X19Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8810 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8809 ] ,
          "attributes": {
            "ROUTING": "X19Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8807 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8805 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8804 ] ,
          "attributes": {
            "ROUTING": "X15Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8802 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8801 ] ,
          "attributes": {
            "ROUTING": "X15Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8799 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8798 ] ,
          "attributes": {
            "ROUTING": "X15Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8796 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8795 ] ,
          "attributes": {
            "ROUTING": "X15Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8793 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8792 ] ,
          "attributes": {
            "ROUTING": "X16Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8790 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8789 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8787 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8786 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8784 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8783 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8781 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8780 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8778 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8777 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8775 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8774 ] ,
          "attributes": {
            "ROUTING": "X17Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8772 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8771 ] ,
          "attributes": {
            "ROUTING": "X17Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8769 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8768 ] ,
          "attributes": {
            "ROUTING": "X17Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8764 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8762 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8761 ] ,
          "attributes": {
            "ROUTING": "X13Y17/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8759 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8758 ] ,
          "attributes": {
            "ROUTING": "X13Y17/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8756 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8755 ] ,
          "attributes": {
            "ROUTING": "X13Y17/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8753 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8752 ] ,
          "attributes": {
            "ROUTING": "X13Y17/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8750 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8749 ] ,
          "attributes": {
            "ROUTING": "X14Y17/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8746 ] ,
          "attributes": {
            "ROUTING": "X14Y17/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8744 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8743 ] ,
          "attributes": {
            "ROUTING": "X14Y17/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8741 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8740 ] ,
          "attributes": {
            "ROUTING": "X14Y17/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8738 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8737 ] ,
          "attributes": {
            "ROUTING": "X14Y17/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8734 ] ,
          "attributes": {
            "ROUTING": "X16Y17/W260;X16Y17/W260/W262;1;X14Y17/X03;X14Y17/X03/W262;1;X14Y17/B5;X14Y17/B5/X03;1;X19Y16/B2;X19Y16/B2/W211;1;X20Y16/W210;X20Y16/W210/S111;1;X18Y16/B4;X18Y16/B4/W212;1;X14Y17/X08;X14Y17/X08/S211;1;X14Y17/B4;X14Y17/B4/X08;1;X20Y16/W810;X20Y16/W810/S111;1;X12Y16/E210;X12Y16/E210/W818;1;X14Y16/S210;X14Y16/S210/E212;1;X14Y17/B1;X14Y17/B1/S211;1;X20Y17/B3;X20Y17/B3/S211;1;X20Y15/SN10;X20Y15/SN10/F6;1;X20Y16/S210;X20Y16/S210/S111;1;X20Y17/B2;X20Y17/B2/S211;1;X19Y15/A0;X19Y15/A0/X03;1;X19Y17/X01;X19Y17/X01/S262;1;X19Y17/B5;X19Y17/B5/X01;1;X17Y17/X07;X17Y17/X07/W261;1;X17Y17/B0;X17Y17/B0/X07;1;X19Y15/S260;X19Y15/S260/W261;1;X19Y16/X05;X19Y16/X05/S261;1;X19Y16/B1;X19Y16/B1/X05;1;X16Y17/S260;X16Y17/S260/W262;1;X16Y19/W260;X16Y19/W260/S262;1;X15Y19/X03;X15Y19/X03/W261;1;X15Y19/B2;X15Y19/B2/X03;1;X17Y17/B4;X17Y17/B4/X03;1;X19Y15/X03;X19Y15/X03/W261;1;X19Y15/A1;X19Y15/A1/X03;1;X18Y15/S260;X18Y15/S260/W262;1;X18Y17/W260;X18Y17/W260/S262;1;X17Y17/X03;X17Y17/X03/W261;1;X17Y17/B3;X17Y17/B3/X03;1;X20Y15/F6;;1;X20Y15/W260;X20Y15/W260/F6;1;X18Y15/X07;X18Y15/X07/W262;1;X18Y15/A3;X18Y15/A3/X07;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8733 ] ,
          "attributes": {
            "ROUTING": "X14Y17/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8731 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8730 ] ,
          "attributes": {
            "ROUTING": "X15Y17/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8727 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8726 ] ,
          "attributes": {
            "ROUTING": "X15Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8724 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8723 ] ,
          "attributes": {
            "ROUTING": "X15Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8721 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8720 ] ,
          "attributes": {
            "ROUTING": "X14Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8718 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8717 ] ,
          "attributes": {
            "ROUTING": "X14Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8715 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8714 ] ,
          "attributes": {
            "ROUTING": "X14Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8712 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8711 ] ,
          "attributes": {
            "ROUTING": "X14Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8709 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8708 ] ,
          "attributes": {
            "ROUTING": "X14Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8706 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8705 ] ,
          "attributes": {
            "ROUTING": "X14Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8703 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8702 ] ,
          "attributes": {
            "ROUTING": "X13Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8700 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8699 ] ,
          "attributes": {
            "ROUTING": "X13Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8697 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8696 ] ,
          "attributes": {
            "ROUTING": "X13Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8694 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8693 ] ,
          "attributes": {
            "ROUTING": "X13Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8691 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8690 ] ,
          "attributes": {
            "ROUTING": "X13Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8688 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1": {
          "hide_name": 0,
          "bits": [ 8687 ] ,
          "attributes": {
            "ROUTING": "X17Y14/F4;;1;X17Y14/SN20;X17Y14/SN20/F4;1;X17Y13/W820;X17Y13/W820/N121;1;X9Y13/E270;X9Y13/E270/W828;1;X11Y13/E270;X11Y13/E270/E272;1;X12Y13/X08;X12Y13/X08/E271;1;X12Y13/B5;X12Y13/B5/X08;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8686 ] ,
          "attributes": {
            "ROUTING": "X13Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8684 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8682 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8681 ] ,
          "attributes": {
            "ROUTING": "X12Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 8680 ] ,
          "attributes": {
            "ROUTING": "X12Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8675 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8673 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8672 ] ,
          "attributes": {
            "ROUTING": "X15Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8670 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8669 ] ,
          "attributes": {
            "ROUTING": "X15Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8667 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8666 ] ,
          "attributes": {
            "ROUTING": "X15Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8664 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8663 ] ,
          "attributes": {
            "ROUTING": "X15Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8661 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8660 ] ,
          "attributes": {
            "ROUTING": "X15Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8658 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8657 ] ,
          "attributes": {
            "ROUTING": "X16Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8655 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8654 ] ,
          "attributes": {
            "ROUTING": "X16Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8652 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8651 ] ,
          "attributes": {
            "ROUTING": "X16Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8649 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8648 ] ,
          "attributes": {
            "ROUTING": "X16Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8646 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8645 ] ,
          "attributes": {
            "ROUTING": "X16Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8643 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8642 ] ,
          "attributes": {
            "ROUTING": "X16Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8640 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8639 ] ,
          "attributes": {
            "ROUTING": "X17Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8637 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8636 ] ,
          "attributes": {
            "ROUTING": "X17Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8634 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8633 ] ,
          "attributes": {
            "ROUTING": "X17Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8631 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F2;;1;X16Y15/W220;X16Y15/W220/F2;1;X16Y15/C3;X16Y15/C3/W220;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8626 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8624 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8623 ] ,
          "attributes": {
            "ROUTING": "X10Y19/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8621 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8620 ] ,
          "attributes": {
            "ROUTING": "X10Y19/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8618 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8617 ] ,
          "attributes": {
            "ROUTING": "X10Y19/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8615 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8614 ] ,
          "attributes": {
            "ROUTING": "X10Y19/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8612 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8611 ] ,
          "attributes": {
            "ROUTING": "X11Y19/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8609 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8608 ] ,
          "attributes": {
            "ROUTING": "X11Y19/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8606 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8605 ] ,
          "attributes": {
            "ROUTING": "X11Y19/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8603 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8602 ] ,
          "attributes": {
            "ROUTING": "X11Y19/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8598 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8596 ] ,
          "attributes": {
            "ROUTING": "X11Y17/F7;;1;X11Y17/E100;X11Y17/E100/F7;1;X12Y17/N200;X12Y17/N200/E101;1;X12Y15/N200;X12Y15/N200/N202;1;X12Y15/A1;X12Y15/A1/N200;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8595 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8594 ] ,
          "attributes": {
            "ROUTING": "X12Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT3_I2_I1[1]": {
          "hide_name": 0,
          "bits": [ 8591 ] ,
          "attributes": {
            "ROUTING": "X10Y17/W100;X10Y17/W100/F7;1;X10Y17/E230;X10Y17/E230/W100;1;X12Y17/B7;X12Y17/B7/E232;1;X10Y17/F7;;1;X10Y17/EW10;X10Y17/EW10/F7;1;X11Y17/N210;X11Y17/N210/E111;1;X11Y15/E210;X11Y15/E210/N212;1;X12Y15/X02;X12Y15/X02/E211;1;X12Y15/A0;X12Y15/A0/X02;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8589 ] ,
          "attributes": {
            "ROUTING": "X10Y17/X06;X10Y17/X06/N252;1;X10Y17/C6;X10Y17/C6/X06;1;X10Y17/B4;X10Y17/B4/N252;1;X11Y19/F3;;1;X11Y19/EW10;X11Y19/EW10/F3;1;X10Y19/N250;X10Y19/N250/W111;1;X10Y17/B5;X10Y17/B5/N252;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8587 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8585 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8584 ] ,
          "attributes": {
            "ROUTING": "X9Y17/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8582 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8581 ] ,
          "attributes": {
            "ROUTING": "X9Y17/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8579 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8578 ] ,
          "attributes": {
            "ROUTING": "X9Y17/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8576 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8575 ] ,
          "attributes": {
            "ROUTING": "X9Y17/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8573 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_LUT3_I2_I1[1]": {
          "hide_name": 0,
          "bits": [ 8572 ] ,
          "attributes": {
            "ROUTING": "X10Y17/W130;X10Y17/W130/F4;1;X10Y17/B7;X10Y17/B7/W130;1;X10Y17/F4;;1;X10Y17/N100;X10Y17/N100/F4;1;X10Y17/A0;X10Y17/A0/N100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8571 ] ,
          "attributes": {
            "ROUTING": "X10Y17/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8569 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8568 ] ,
          "attributes": {
            "ROUTING": "X10Y17/E130;X10Y17/E130/F6;1;X11Y17/B7;X11Y17/B7/E131;1;X10Y17/F6;;1;X10Y17/X03;X10Y17/X03/F6;1;X10Y17/A1;X10Y17/A1/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8567 ] ,
          "attributes": {
            "ROUTING": "X10Y17/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8565 ] ,
          "attributes": {
            "ROUTING": "X10Y17/F5;;1;X10Y17/A2;X10Y17/A2/F5;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8564 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8563 ] ,
          "attributes": {
            "ROUTING": "X10Y17/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8560 ] ,
          "attributes": {
            "ROUTING": "X11Y17/C7;X11Y17/C7/X05;1;X11Y17/X05;X11Y17/X05/E221;1;X11Y17/B6;X11Y17/B6/X05;1;X10Y17/F2;;1;X10Y17/E220;X10Y17/E220/F2;1;X10Y17/C7;X10Y17/C7/E220;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8557 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8555 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8554 ] ,
          "attributes": {
            "ROUTING": "X11Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8552 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8551 ] ,
          "attributes": {
            "ROUTING": "X11Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8549 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8548 ] ,
          "attributes": {
            "ROUTING": "X11Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8546 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8545 ] ,
          "attributes": {
            "ROUTING": "X12Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8544 ] ,
          "attributes": {
            "ROUTING": "X11Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8541 ] ,
          "attributes": {
            "ROUTING": "X12Y17/X02;X12Y17/X02/S212;1;X12Y17/C3;X12Y17/C3/X02;1;X12Y17/X08;X12Y17/X08/S212;1;X12Y17/C7;X12Y17/C7/X08;1;X12Y15/F1;;1;X12Y15/S210;X12Y15/S210/F1;1;X12Y17/B2;X12Y17/B2/S212;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8539 ] ,
          "attributes": {
            "ROUTING": "X11Y17/E130;X11Y17/E130/F6;1;X12Y17/B3;X12Y17/B3/E131;1;X11Y17/F6;;1;X11Y17/N260;X11Y17/N260/F6;1;X11Y15/X07;X11Y15/X07/N262;1;X11Y15/A5;X11Y15/A5/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 8537 ] ,
          "attributes": {
            "ROUTING": "X12Y17/F7;;1;X12Y17/A0;X12Y17/A0/F7;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8536 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8534 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8532 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8531 ] ,
          "attributes": {
            "ROUTING": "X11Y17/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8529 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8528 ] ,
          "attributes": {
            "ROUTING": "X11Y17/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8526 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 8525 ] ,
          "attributes": {
            "ROUTING": "X12Y17/X05;X12Y17/X05/F2;1;X12Y17/B6;X12Y17/B6/X05;1;X12Y17/F2;;1;X12Y17/S100;X12Y17/S100/F2;1;X12Y17/W210;X12Y17/W210/S100;1;X11Y17/X06;X11Y17/X06/W211;1;X11Y17/A4;X11Y17/A4/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8524 ] ,
          "attributes": {
            "ROUTING": "X11Y17/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8522 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8521 ] ,
          "attributes": {
            "ROUTING": "X12Y17/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8520 ] ,
          "attributes": {
            "ROUTING": "X11Y17/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8518 ] ,
          "attributes": {
            "ROUTING": "X12Y17/S230;X12Y17/S230/W100;1;X12Y17/C6;X12Y17/C6/S230;1;X12Y17/C5;X12Y17/C5/E230;1;X12Y17/E230;X12Y17/E230/W100;1;X12Y17/F0;;1;X12Y17/W100;X12Y17/W100/F0;1;X12Y17/B4;X12Y17/B4/W100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8516 ] ,
          "attributes": {
            "ROUTING": "X12Y17/B5;X12Y17/B5/F3;1;X12Y17/F3;;1;X12Y17/W130;X12Y17/W130/F3;1;X11Y17/A5;X11Y17/A5/W131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8514 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8513 ] ,
          "attributes": {
            "ROUTING": "X15Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8511 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8510 ] ,
          "attributes": {
            "ROUTING": "X14Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8508 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8507 ] ,
          "attributes": {
            "ROUTING": "X14Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8505 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8504 ] ,
          "attributes": {
            "ROUTING": "X14Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8502 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8501 ] ,
          "attributes": {
            "ROUTING": "X14Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8499 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8498 ] ,
          "attributes": {
            "ROUTING": "X14Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8496 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8495 ] ,
          "attributes": {
            "ROUTING": "X14Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8493 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8492 ] ,
          "attributes": {
            "ROUTING": "X13Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8490 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8489 ] ,
          "attributes": {
            "ROUTING": "X13Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8487 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8486 ] ,
          "attributes": {
            "ROUTING": "X13Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8484 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8483 ] ,
          "attributes": {
            "ROUTING": "X13Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8481 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8480 ] ,
          "attributes": {
            "ROUTING": "X13Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8478 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1": {
          "hide_name": 0,
          "bits": [ 8477 ] ,
          "attributes": {
            "ROUTING": "X12Y17/F5;;1;X12Y17/N250;X12Y17/N250/F5;1;X12Y16/B5;X12Y16/B5/N251;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8476 ] ,
          "attributes": {
            "ROUTING": "X13Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8474 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8472 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8471 ] ,
          "attributes": {
            "ROUTING": "X12Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8469 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_I2[2]": {
          "hide_name": 0,
          "bits": [ 8468 ] ,
          "attributes": {
            "ROUTING": "X12Y16/E830;X12Y16/E830/N131;1;X16Y16/N260;X16Y16/N260/E834;1;X16Y15/X05;X16Y15/X05/N261;1;X16Y15/C6;X16Y15/C6/X05;1;X12Y17/F4;;1;X12Y17/N130;X12Y17/N130/F4;1;X12Y16/B3;X12Y16/B3/N131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8467 ] ,
          "attributes": {
            "ROUTING": "X12Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8465 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8464 ] ,
          "attributes": {
            "ROUTING": "X12Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 8463 ] ,
          "attributes": {
            "ROUTING": "X12Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8460 ] ,
          "attributes": {
            "ROUTING": "X16Y15/C2;X16Y15/C2/N241;1;X16Y15/D6;X16Y15/D6/N241;1;X17Y16/F3;;1;X17Y16/W100;X17Y16/W100/F3;1;X16Y16/N240;X16Y16/N240/W101;1;X16Y15/D5;X16Y15/D5/N241;1",
            "abc9_carry": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8458 ] ,
          "attributes": {
            "ROUTING": "X16Y16/N200;X16Y16/N200/E804;1;X16Y15/C5;X16Y15/C5/N201;1;X12Y16/B4;X12Y16/B4/N101;1;X12Y17/F6;;1;X16Y16/N230;X16Y16/N230/E804;1;X16Y15/B2;X16Y15/B2/N231;1;X12Y16/E800;X12Y16/E800/N101;1;X12Y17/N100;X12Y17/N100/F6;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8456 ] ,
          "attributes": {
            "ROUTING": "X16Y14/W250;X16Y14/W250/W111;1;X14Y14/W200;X14Y14/W200/W252;1;X12Y14/N200;X12Y14/N200/W202;1;X12Y13/X01;X12Y13/X01/N201;1;X12Y13/B4;X12Y13/B4/X01;1;X17Y14/S130;X17Y14/S130/F7;1;X17Y15/C4;X17Y15/C4/S131;1;X17Y14/F7;;1;X17Y14/EW10;X17Y14/EW10/F7;1;X16Y14/S250;X16Y14/S250/W111;1;X16Y15/B4;X16Y15/B4/S251;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8454 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F5;;1;X16Y15/E130;X16Y15/E130/F5;1;X17Y15/B4;X17Y15/B4/E131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 8452 ] ,
          "attributes": {
            "ROUTING": "X17Y16/F4;;1;X17Y16/EW20;X17Y16/EW20/F4;1;X16Y16/D7;X16Y16/D7/W121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[2]": {
          "hide_name": 0,
          "bits": [ 8451 ] ,
          "attributes": {
            "ROUTING": "X18Y15/A7;X18Y15/A7/W272;1;X18Y15/A2;X18Y15/A2/W272;1;X18Y15/W820;X18Y15/W820/W272;1;X14Y15/S240;X14Y15/S240/W824;1;X14Y17/X01;X14Y17/X01/S242;1;X14Y17/B2;X14Y17/B2/X01;1;X18Y16/B3;X18Y16/B3/W232;1;X18Y15/A4;X18Y15/A4/W272;1;X16Y15/S240;X16Y15/S240/W824;1;X16Y16/E240;X16Y16/E240/S241;1;X17Y16/S240;X17Y16/S240/E241;1;X17Y17/X05;X17Y17/X05/S241;1;X17Y17/B1;X17Y17/B1/X05;1;X19Y17/B4;X19Y17/B4/W231;1;X20Y18/W230;X20Y18/W230/S232;1;X18Y18/W230;X18Y18/W230/W232;1;X16Y18/W230;X16Y18/W230/W232;1;X15Y18/S230;X15Y18/S230/W231;1;X15Y19/B3;X15Y19/B3/S231;1;X20Y17/W230;X20Y17/W230/S231;1;X18Y17/W230;X18Y17/W230/W232;1;X17Y17/B7;X17Y17/B7/W231;1;X20Y15/S130;X20Y15/S130/F7;1;X20Y16/S230;X20Y16/S230/S131;1;X20Y17/B0;X20Y17/B0/S231;1;X16Y17/B5;X16Y17/B5/S272;1;X15Y17/S270;X15Y17/S270/W271;1;X15Y19/X04;X15Y19/X04/S272;1;X15Y19/B1;X15Y19/B1/X04;1;X16Y17/W270;X16Y17/W270/S272;1;X14Y17/X04;X14Y17/X04/W272;1;X14Y17/B0;X14Y17/B0/X04;1;X20Y16/W230;X20Y16/W230/S131;1;X18Y16/B5;X18Y16/B5/W232;1;X20Y15/W270;X20Y15/W270/F7;1;X20Y15/F7;;1;X20Y15/W820;X20Y15/W820/F7;1;X16Y15/S270;X16Y15/S270/W824;1;X16Y16/X06;X16Y16/X06/S271;1;X16Y16/C7;X16Y16/C7/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[1]": {
          "hide_name": 0,
          "bits": [ 8450 ] ,
          "attributes": {
            "ROUTING": "X18Y16/W130;X18Y16/W130/F7;1;X17Y16/W270;X17Y16/W270/W131;1;X16Y16/X08;X16Y16/X08/W271;1;X16Y16/B7;X16Y16/B7/X08;1;X18Y16/F7;;1;X18Y16/N270;X18Y16/N270/F7;1;X18Y15/B4;X18Y15/B4/N271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[4]": {
          "hide_name": 0,
          "bits": [ 8447 ] ,
          "attributes": {
            "ROUTING": "X23Y15/F3;;1;X23Y15/W230;X23Y15/W230/F3;1;X21Y15/W260;X21Y15/W260/W232;1;X19Y15/W260;X19Y15/W260/W262;1;X17Y15/S260;X17Y15/S260/W262;1;X17Y16/W260;X17Y16/W260/S261;1;X16Y16/SEL6;X16Y16/SEL6/W261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8446 ] ,
          "attributes": {
            "ROUTING": "X16Y16/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8445 ] ,
          "attributes": {
            "ROUTING": "X16Y16/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8443 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8442 ] ,
          "attributes": {
            "ROUTING": "X12Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8440 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8439 ] ,
          "attributes": {
            "ROUTING": "X12Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8435 ] ,
          "attributes": {
            "ROUTING": "X19Y14/W200;X19Y14/W200/N201;1;X17Y14/X05;X17Y14/X05/W202;1;X17Y14/A5;X17Y14/A5/X05;1;X19Y17/W200;X19Y17/W200/W101;1;X18Y17/X01;X18Y17/X01/W201;1;X18Y17/C2;X18Y17/C2/X01;1;X19Y17/N250;X19Y17/N250/W111;1;X19Y15/N200;X19Y15/N200/N252;1;X19Y14/X01;X19Y14/X01/N201;1;X19Y14/A7;X19Y14/A7/X01;1;X20Y17/W100;X20Y17/W100/F4;1;X19Y17/C6;X19Y17/C6/W101;1;X20Y17/F4;;1;X20Y17/EW10;X20Y17/EW10/F4;1;X19Y17/W250;X19Y17/W250/W111;1;X17Y17/N250;X17Y17/N250/W252;1;X17Y16/B7;X17Y16/B7/N251;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8431 ] ,
          "attributes": {
            "ROUTING": "X18Y17/C7;X18Y17/C7/E121;1;X17Y17/EW10;X17Y17/EW10/F5;1;X18Y17/S250;X18Y17/S250/E111;1;X18Y17/B3;X18Y17/B3/S250;1;X18Y17/N220;X18Y17/N220/E121;1;X18Y15/N230;X18Y15/N230/N222;1;X18Y14/A6;X18Y14/A6/N231;1;X17Y17/EW20;X17Y17/EW20/F5;1;X18Y17/C1;X18Y17/C1/E121;1;X17Y17/F5;;1;X17Y17/N130;X17Y17/N130/F5;1;X17Y16/N270;X17Y16/N270/N131;1;X17Y14/X06;X17Y14/X06/N272;1;X17Y14/A7;X17Y14/A7/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 8428 ] ,
          "attributes": {
            "ROUTING": "X15Y17/EW10;X15Y17/EW10/F0;1;X16Y17/E210;X16Y17/E210/E111;1;X17Y17/B6;X17Y17/B6/E211;1;X16Y17/E220;X16Y17/E220/E121;1;X17Y17/N220;X17Y17/N220/E221;1;X17Y15/N230;X17Y15/N230/N222;1;X17Y14/A4;X17Y14/A4/N231;1;X16Y17/E820;X16Y17/E820/E121;1;X20Y17/N270;X20Y17/N270/E824;1;X20Y15/N270;X20Y15/N270/N272;1;X20Y14/W270;X20Y14/W270/N271;1;X19Y14/A6;X19Y14/A6/W271;1;X15Y17/X01;X15Y17/X01/F0;1;X15Y17/B4;X15Y17/B4/X01;1;X15Y17/F0;;1;X15Y17/EW20;X15Y17/EW20/F0;1;X16Y17/C6;X16Y17/C6/E121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8426 ] ,
          "attributes": {
            "ROUTING": "X17Y14/B4;X17Y14/B4/W211;1;X17Y14/B5;X17Y14/B5/W211;1;X20Y14/F0;;1;X20Y14/W200;X20Y14/W200/F0;1;X18Y14/W210;X18Y14/W210/W202;1;X17Y14/B7;X17Y14/B7/W211;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8425 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8423 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8422 ] ,
          "attributes": {
            "ROUTING": "X19Y14/F6;;1;X19Y14/X07;X19Y14/X07/F6;1;X19Y14/A5;X19Y14/A5/X07;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8421 ] ,
          "attributes": {
            "ROUTING": "X20Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8419 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8418 ] ,
          "attributes": {
            "ROUTING": "X18Y14/F6;;1;X18Y14/EW10;X18Y14/EW10/F6;1;X19Y14/A4;X19Y14/A4/E111;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8417 ] ,
          "attributes": {
            "ROUTING": "X19Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8415 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8414 ] ,
          "attributes": {
            "ROUTING": "X19Y14/F7;;1;X19Y14/A3;X19Y14/A3/F7;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8413 ] ,
          "attributes": {
            "ROUTING": "X19Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8411 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8410 ] ,
          "attributes": {
            "ROUTING": "X18Y14/W810;X18Y14/W810/F2;1;X14Y14/N210;X14Y14/N210/W814;1;X14Y13/W210;X14Y13/W210/N211;1;X12Y13/B2;X12Y13/B2/W212;1;X18Y14/F2;;1;X18Y14/E220;X18Y14/E220/F2;1;X19Y14/X05;X19Y14/X05/E221;1;X19Y14/A2;X19Y14/A2/X05;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8409 ] ,
          "attributes": {
            "ROUTING": "X19Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8407 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8406 ] ,
          "attributes": {
            "ROUTING": "X19Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8404 ] ,
          "attributes": {
            "ROUTING": "X16Y15/E220;X16Y15/E220/N121;1;X17Y15/X05;X17Y15/X05/E221;1;X17Y15/C6;X17Y15/C6/X05;1;X16Y15/E820;X16Y15/E820/N121;1;X20Y15/N240;X20Y15/N240/E824;1;X20Y14/W240;X20Y14/W240/N241;1;X19Y14/X03;X19Y14/X03/W241;1;X19Y14/A1;X19Y14/A1/X03;1;X16Y16/OF6;;1;X16Y16/SN20;X16Y16/SN20/OF6;1;X16Y15/W260;X16Y15/W260/N121;1;X14Y15/W260;X14Y15/W260/W262;1;X12Y15/N260;X12Y15/N260/W262;1;X12Y13/X05;X12Y13/X05/N262;1;X12Y13/B1;X12Y13/B1/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted[0]": {
          "hide_name": 0,
          "bits": [ 8402 ] ,
          "attributes": {
            "ROUTING": "X40Y11/N830;X40Y11/N830/N262;1;X40Y3/E260;X40Y3/E260/N838;1;X40Y3/D2;X40Y3/D2/E260;1;X17Y14/E220;X17Y14/E220/N121;1;X19Y14/E230;X19Y14/E230/E222;1;X21Y14/E230;X21Y14/E230/E232;1;X23Y14/N230;X23Y14/N230/E232;1;X23Y12/E230;X23Y12/E230/N232;1;X25Y12/E230;X25Y12/E230/E232;1;X27Y12/E260;X27Y12/E260/E232;1;X29Y12/E260;X29Y12/E260/E262;1;X31Y12/E830;X31Y12/E830/E262;1;X39Y12/E260;X39Y12/E260/E838;1;X40Y12/N260;X40Y12/N260/E261;1;X40Y10/N830;X40Y10/N830/N262;1;X40Y2/S260;X40Y2/S260/N838;1;X40Y3/D5;X40Y3/D5/S261;1;X17Y19/D4;X17Y19/D4/S261;1;X17Y15/SN20;X17Y15/SN20/Q1;1;X17Y16/S260;X17Y16/S260/S121;1;X17Y18/S260;X17Y18/S260/S262;1;X17Y19/D6;X17Y19/D6/S261;1;X41Y13/W260;X41Y13/W260/N262;1;X40Y13/N260;X40Y13/N260/W261;1;X40Y13/D4;X40Y13/D4/N260;1;X27Y15/E240;X27Y15/E240/E212;1;X29Y15/E820;X29Y15/E820/E242;1;X37Y15/E830;X37Y15/E830/E828;1;X41Y15/N260;X41Y15/N260/E834;1;X41Y13/N270;X41Y13/N270/N262;1;X41Y12/W270;X41Y12/W270/N271;1;X40Y12/S270;X40Y12/S270/W271;1;X40Y12/D2;X40Y12/D2/S270;1;X17Y15/Q1;;1;X17Y15/E810;X17Y15/E810/Q1;1;X25Y15/E210;X25Y15/E210/E818;1;X27Y15/S210;X27Y15/S210/E212;1;X27Y17/S240;X27Y17/S240/S212;1;X27Y19/E240;X27Y19/E240/S242;1;X29Y19/E240;X29Y19/E240/E242;1;X31Y19/E250;X31Y19/E250/E242;1;X33Y19/E830;X33Y19/E830/E252;1;X41Y19/W260;X41Y19/W260/E838;1;X40Y19/X03;X40Y19/X03/W261;1;X40Y19/D2;X40Y19/D2/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8401 ] ,
          "attributes": {
            "ROUTING": "X17Y15/F6;;1;X17Y15/C1;X17Y15/C1/F6;1;X17Y15/XD1;X17Y15/XD1/C1;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 8399 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F4;;1;X16Y15/X03;X16Y15/X03/F4;1;X16Y15/D1;X16Y15/D1/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 8397 ] ,
          "attributes": {
            "ROUTING": "X16Y15/C0;X16Y15/C0/W230;1;X16Y15/F3;;1;X16Y15/W230;X16Y15/W230/F3;1;X16Y15/C1;X16Y15/C1/W230;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8393 ] ,
          "attributes": {
            "ROUTING": "X24Y13/X03;X24Y13/X03/Q4;1;X24Y13/A6;X24Y13/A6/X03;1;X24Y13/N100;X24Y13/N100/Q4;1;X24Y13/A0;X24Y13/A0/N100;1;X16Y15/X08;X16Y15/X08/W252;1;X16Y15/B5;X16Y15/B5/X08;1;X16Y15/X04;X16Y15/X04/W252;1;X16Y15/B3;X16Y15/B3/X04;1;X16Y15/A0;X16Y15/A0/W252;1;X23Y13/W820;X23Y13/W820/W121;1;X19Y13/S270;X19Y13/S270/W824;1;X19Y15/E270;X19Y15/E270/S272;1;X20Y15/A6;X20Y15/A6/E271;1;X16Y15/A1;X16Y15/A1/W252;1;X20Y15/X03;X20Y15/X03/W242;1;X20Y15/A7;X20Y15/A7/X03;1;X24Y13/EW20;X24Y13/EW20/Q4;1;X25Y13/E820;X25Y13/E820/E121;1;X33Y13/E830;X33Y13/E830/E828;1;X41Y13/E800;X41Y13/E800/E838;1;X44Y13/W230;X44Y13/W230/W808;1;X43Y13/B2;X43Y13/B2/W231;1;X43Y13/XD2;X43Y13/XD2/B2;1;X24Y13/N820;X24Y13/N820/Q4;1;X24Y5/S100;X24Y5/S100/N828;1;X24Y6/E800;X24Y6/E800/S101;1;X32Y6/E230;X32Y6/E230/E808;1;X34Y6/E800;X34Y6/E800/E232;1;X42Y6/W230;X42Y6/W230/E808;1;X40Y6/X06;X40Y6/X06/W232;1;X40Y6/A4;X40Y6/A4/X06;1;X17Y15/N250;X17Y15/N250/W251;1;X17Y15/B6;X17Y15/B6/N250;1;X24Y13/Q4;;1;X24Y13/S240;X24Y13/S240/Q4;1;X24Y15/W240;X24Y15/W240/S242;1;X22Y15/W240;X22Y15/W240/W242;1;X20Y15/W250;X20Y15/W250/W242;1;X18Y15/W250;X18Y15/W250/W252;1;X16Y15/N250;X16Y15/N250/W252;1;X16Y15/B6;X16Y15/B6/N250;1",
            "hdlname": "disp led_counter",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:6.11-6.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8390 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8389 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.digit_extracted[1]": {
          "hide_name": 0,
          "bits": [ 8387 ] ,
          "attributes": {
            "ROUTING": "X40Y13/C4;X40Y13/C4/S222;1;X20Y11/E260;X20Y11/E260/E262;1;X22Y11/S260;X22Y11/S260/E262;1;X22Y12/C3;X22Y12/C3/S261;1;X19Y19/E810;X19Y19/E810/E222;1;X27Y19/E820;X27Y19/E820/E818;1;X35Y19/E820;X35Y19/E820/E828;1;X43Y19/E830;X43Y19/E830/E828;1;X42Y19/W260;X42Y19/W260/W838;1;X40Y19/C2;X40Y19/C2/W262;1;X40Y3/E230;X40Y3/E230/E232;1;X40Y3/C5;X40Y3/C5/E230;1;X17Y15/S220;X17Y15/S220/Q2;1;X17Y17/S220;X17Y17/S220/S222;1;X17Y19/C4;X17Y19/C4/S222;1;X18Y11/E260;X18Y11/E260/N834;1;X20Y11/E830;X20Y11/E830/E262;1;X28Y11/E830;X28Y11/E830/E838;1;X36Y11/E130;X36Y11/E130/E838;1;X37Y11/E270;X37Y11/E270/E131;1;X39Y11/E220;X39Y11/E220/E272;1;X40Y11/S220;X40Y11/S220/E221;1;X40Y12/X01;X40Y12/X01/S221;1;X40Y12/C2;X40Y12/C2/X01;1;X17Y15/S810;X17Y15/S810/Q2;1;X17Y19/E220;X17Y19/E220/S814;1;X17Y19/C6;X17Y19/C6/E220;1;X17Y15/Q2;;1;X17Y15/E130;X17Y15/E130/Q2;1;X18Y15/N830;X18Y15/N830/E131;1;X18Y7/E260;X18Y7/E260/N838;1;X20Y7/E260;X20Y7/E260/E262;1;X22Y7/E270;X22Y7/E270/E262;1;X24Y7/E220;X24Y7/E220/E272;1;X26Y7/E810;X26Y7/E810/E222;1;X34Y7/E220;X34Y7/E220/E818;1;X36Y7/E230;X36Y7/E230/E222;1;X38Y7/N230;X38Y7/N230/E232;1;X38Y5/N230;X38Y5/N230/N232;1;X38Y3/E230;X38Y3/E230/N232;1;X40Y3/N230;X40Y3/N230/E232;1;X40Y3/C2;X40Y3/C2/N230;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8386 ] ,
          "attributes": {
            "ROUTING": "X16Y15/OF0;;1;X16Y15/E100;X16Y15/E100/OF0;1;X17Y15/D2;X17Y15/D2/E101;1;X17Y15/XD2;X17Y15/XD2/D2;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8383 ] ,
          "attributes": {
            "ROUTING": "X17Y13/EW20;X17Y13/EW20/F3;1;X16Y13/S260;X16Y13/S260/W121;1;X16Y15/X07;X16Y15/X07/S262;1;X16Y15/SEL0;X16Y15/SEL0/X07;1;X17Y15/X06;X17Y15/X06/S232;1;X17Y15/D3;X17Y15/D3/X06;1;X17Y13/F3;;1;X17Y13/S230;X17Y13/S230/F3;1;X17Y15/X04;X17Y15/X04/S232;1;X17Y15/D4;X17Y15/D4/X04;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 8381 ] ,
          "attributes": {
            "ROUTING": "X17Y14/W830;X17Y14/W830/F5;1;X13Y14/N260;X13Y14/N260/W834;1;X13Y13/W260;X13Y13/W260/N261;1;X12Y13/X03;X12Y13/X03/W261;1;X12Y13/B3;X12Y13/B3/X03;1;X17Y14/F5;;1;X17Y14/S100;X17Y14/S100/F5;1;X17Y15/C3;X17Y15/C3/S101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 8380 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F6;;1;X16Y15/E260;X16Y15/E260/F6;1;X17Y15/X03;X17Y15/X03/E261;1;X17Y15/B3;X17Y15/B3/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8373 ] ,
          "attributes": {
            "ROUTING": "X18Y16/C7;X18Y16/C7/S230;1;X17Y15/A4;X17Y15/A4/W210;1;X19Y15/W200;X19Y15/W200/N101;1;X17Y15/W210;X17Y15/W210/W202;1;X16Y15/B0;X16Y15/B0/W211;1;X18Y16/N230;X18Y16/N230/W231;1;X18Y14/X02;X18Y14/X02/N232;1;X18Y14/A2;X18Y14/A2/X02;1;X18Y15/W210;X18Y15/W210/N211;1;X17Y15/N210;X17Y15/N210/W211;1;X17Y15/A3;X17Y15/A3/N210;1;X18Y16/N210;X18Y16/N210/W111;1;X18Y15/X08;X18Y15/X08/N211;1;X18Y15/C7;X18Y15/C7/X08;1;X19Y16/W230;X19Y16/W230/F3;1;X18Y16/S230;X18Y16/S230/W231;1;X18Y16/C6;X18Y16/C6/S230;1;X19Y16/B6;X19Y16/B6/F3;1;X19Y16/N100;X19Y16/N100/F3;1;X19Y16/C4;X19Y16/C4/N100;1;X16Y15/A4;X16Y15/A4/N211;1;X16Y16/N210;X16Y16/N210/W212;1;X16Y15/B1;X16Y15/B1/N211;1;X19Y16/F3;;1;X19Y16/EW10;X19Y16/EW10/F3;1;X18Y16/W210;X18Y16/W210/W111;1;X17Y16/B5;X17Y16/B5/W211;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted[2]": {
          "hide_name": 0,
          "bits": [ 8370 ] ,
          "attributes": {
            "ROUTING": "X17Y19/B6;X17Y19/B6/X08;1;X17Y19/E230;X17Y19/E230/S231;1;X19Y19/E230;X19Y19/E230/E232;1;X21Y19/E230;X21Y19/E230/E232;1;X23Y19/E800;X23Y19/E800/E232;1;X31Y19/E200;X31Y19/E200/E808;1;X33Y19/E210;X33Y19/E210/E202;1;X35Y19/E210;X35Y19/E210/E212;1;X37Y19/E240;X37Y19/E240/E212;1;X39Y19/E250;X39Y19/E250/E242;1;X40Y19/X04;X40Y19/X04/E251;1;X40Y19/B2;X40Y19/B2/X04;1;X20Y13/E200;X20Y13/E200/E202;1;X22Y13/N200;X22Y13/N200/E202;1;X22Y12/X01;X22Y12/X01/N201;1;X22Y12/B3;X22Y12/B3/X01;1;X40Y0/S270;X40Y0/S270/S828;1;X40Y2/S270;X40Y2/S270/S272;1;X40Y3/B5;X40Y3/B5/S271;1;X40Y13/X08;X40Y13/X08/E272;1;X40Y13/B4;X40Y13/B4/X08;1;X40Y11/N270;X40Y11/N270/N272;1;X40Y9/N270;X40Y9/N270/N272;1;X40Y7/N820;X40Y7/N820/N272;1;X40Y3/W240;X40Y3/W240/N824;1;X40Y3/B2;X40Y3/B2/W240;1;X17Y15/S130;X17Y15/S130/Q5;1;X17Y16/S230;X17Y16/S230/S131;1;X17Y18/S230;X17Y18/S230/S232;1;X17Y19/X08;X17Y19/X08/S231;1;X17Y19/B4;X17Y19/B4/X08;1;X17Y15/Q5;;1;X17Y15/E100;X17Y15/E100/Q5;1;X18Y15/N200;X18Y15/N200/E101;1;X18Y13/E200;X18Y13/E200/N202;1;X20Y13/E800;X20Y13/E800/E202;1;X28Y13/E230;X28Y13/E230/E808;1;X30Y13/E230;X30Y13/E230/E232;1;X32Y13/E260;X32Y13/E260/E232;1;X34Y13/E270;X34Y13/E270/E262;1;X36Y13/E270;X36Y13/E270/E272;1;X38Y13/E270;X38Y13/E270/E272;1;X40Y13/N270;X40Y13/N270/E272;1;X40Y12/X04;X40Y12/X04/N271;1;X40Y12/B2;X40Y12/B2/X04;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8369 ] ,
          "attributes": {
            "ROUTING": "X17Y15/F3;;1;X17Y15/B5;X17Y15/B5/F3;1;X17Y15/XD5;X17Y15/XD5/B5;1"
          }
        },
        "disp.digit_extracted[3]": {
          "hide_name": 0,
          "bits": [ 8367 ] ,
          "attributes": {
            "ROUTING": "X17Y19/E210;X17Y19/E210/S212;1;X19Y19/E240;X19Y19/E240/E212;1;X21Y19/E240;X21Y19/E240/E242;1;X23Y19/E820;X23Y19/E820/E242;1;X31Y19/E270;X31Y19/E270/E828;1;X33Y19/E220;X33Y19/E220/E272;1;X35Y19/E810;X35Y19/E810/E222;1;X43Y19/W220;X43Y19/W220/E818;1;X41Y19/W230;X41Y19/W230/W222;1;X40Y19/X02;X40Y19/X02/W231;1;X40Y19/A2;X40Y19/A2/X02;1;X38Y13/E210;X38Y13/E210/S212;1;X40Y13/X06;X40Y13/X06/E212;1;X40Y13/A4;X40Y13/A4/X06;1;X40Y3/X06;X40Y3/X06/E212;1;X40Y3/A5;X40Y3/A5/X06;1;X17Y15/S200;X17Y15/S200/Q0;1;X17Y17/S210;X17Y17/S210/S202;1;X17Y19/A4;X17Y19/A4/S212;1;X26Y11/E810;X26Y11/E810/N814;1;X34Y11/E210;X34Y11/E210/E818;1;X36Y11/E210;X36Y11/E210/E212;1;X38Y11/S210;X38Y11/S210/E212;1;X38Y12/E210;X38Y12/E210/S211;1;X40Y12/X02;X40Y12/X02/E212;1;X40Y12/A2;X40Y12/A2/X02;1;X17Y15/S800;X17Y15/S800/Q0;1;X17Y19/W200;X17Y19/W200/S804;1;X17Y19/A6;X17Y19/A6/W200;1;X26Y15/N810;X26Y15/N810/E818;1;X26Y7/N220;X26Y7/N220/N818;1;X26Y5/E220;X26Y5/E220/N222;1;X28Y5/E220;X28Y5/E220/E222;1;X30Y5/E810;X30Y5/E810/E222;1;X38Y5/N210;X38Y5/N210/E818;1;X38Y3/E210;X38Y3/E210/N212;1;X40Y3/X02;X40Y3/X02/E212;1;X40Y3/A2;X40Y3/A2/X02;1;X17Y15/Q0;;1;X17Y15/EW10;X17Y15/EW10/Q0;1;X18Y15/E810;X18Y15/E810/E111;1;X22Y15/N220;X22Y15/N220/E814;1;X22Y13/N220;X22Y13/N220/N222;1;X22Y12/X07;X22Y12/X07/N221;1;X22Y12/A3;X22Y12/A3/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8366 ] ,
          "attributes": {
            "ROUTING": "X17Y15/F4;;1;X17Y15/C0;X17Y15/C0/F4;1;X17Y15/XD0;X17Y15/XD0/C0;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8364 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[9]": {
          "hide_name": 0,
          "bits": [ 8361 ] ,
          "attributes": {
            "ROUTING": "X22Y14/EW20;X22Y14/EW20/Q4;1;X23Y14/C7;X23Y14/C7/E121;1;X22Y14/Q4;;1;X22Y14/N240;X22Y14/N240/Q4;1;X22Y14/B4;X22Y14/B4/N240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 8360 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F4;;1;X22Y14/XD4;X22Y14/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8358 ] ,
          "attributes": {
            "ROUTING": "X22Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[10]": {
          "hide_name": 0,
          "bits": [ 8356 ] ,
          "attributes": {
            "ROUTING": "X22Y14/E250;X22Y14/E250/Q5;1;X23Y14/N250;X23Y14/N250/E251;1;X23Y14/B7;X23Y14/B7/N250;1;X22Y14/Q5;;1;X22Y14/W100;X22Y14/W100/Q5;1;X22Y14/B5;X22Y14/B5/W100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 8355 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F5;;1;X22Y14/XD5;X22Y14/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8353 ] ,
          "attributes": {
            "ROUTING": "X23Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[11]": {
          "hide_name": 0,
          "bits": [ 8351 ] ,
          "attributes": {
            "ROUTING": "X23Y14/X05;X23Y14/X05/Q0;1;X23Y14/B0;X23Y14/B0/X05;1;X23Y14/Q0;;1;X23Y14/X01;X23Y14/X01/Q0;1;X23Y14/A7;X23Y14/A7/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8350 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F0;;1;X23Y14/XD0;X23Y14/XD0/F0;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8348 ] ,
          "attributes": {
            "ROUTING": "X23Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[12]": {
          "hide_name": 0,
          "bits": [ 8346 ] ,
          "attributes": {
            "ROUTING": "X23Y14/B1;X23Y14/B1/Q1;1;X23Y14/Q1;;1;X23Y14/EW20;X23Y14/EW20/Q1;1;X22Y14/D7;X22Y14/D7/W121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8344 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F1;;1;X23Y14/XD1;X23Y14/XD1/F1;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8342 ] ,
          "attributes": {
            "ROUTING": "X23Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[13]": {
          "hide_name": 0,
          "bits": [ 8340 ] ,
          "attributes": {
            "ROUTING": "X23Y14/W100;X23Y14/W100/Q2;1;X22Y14/C7;X22Y14/C7/W101;1;X23Y14/Q2;;1;X23Y14/S130;X23Y14/S130/Q2;1;X23Y14/B2;X23Y14/B2/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8338 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F2;;1;X23Y14/XD2;X23Y14/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8336 ] ,
          "attributes": {
            "ROUTING": "X23Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[14]": {
          "hide_name": 0,
          "bits": [ 8334 ] ,
          "attributes": {
            "ROUTING": "X23Y14/EW10;X23Y14/EW10/Q3;1;X22Y14/B7;X22Y14/B7/W111;1;X23Y14/Q3;;1;X23Y14/B3;X23Y14/B3/Q3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8332 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F3;;1;X23Y14/XD3;X23Y14/XD3/F3;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8330 ] ,
          "attributes": {
            "ROUTING": "X23Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[15]": {
          "hide_name": 0,
          "bits": [ 8328 ] ,
          "attributes": {
            "ROUTING": "X23Y14/N240;X23Y14/N240/Q4;1;X23Y14/B4;X23Y14/B4/N240;1;X23Y14/Q4;;1;X23Y14/W130;X23Y14/W130/Q4;1;X22Y14/A7;X22Y14/A7/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8326 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F4;;1;X23Y14/XD4;X23Y14/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8324 ] ,
          "attributes": {
            "ROUTING": "X23Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[16]": {
          "hide_name": 0,
          "bits": [ 8322 ] ,
          "attributes": {
            "ROUTING": "X24Y14/X08;X24Y14/X08/E251;1;X24Y14/C6;X24Y14/C6/X08;1;X23Y14/Q5;;1;X23Y14/E250;X23Y14/E250/Q5;1;X23Y14/B5;X23Y14/B5/E250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8320 ] ,
          "attributes": {
            "ROUTING": "X23Y14/F5;;1;X23Y14/XD5;X23Y14/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8318 ] ,
          "attributes": {
            "ROUTING": "X24Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8317 ] ,
          "attributes": {
            "ROUTING": "X24Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 8314 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F6;;1;X20Y14/C2;X20Y14/C2/F6;1;X20Y14/XD2;X20Y14/XD2/C2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8312 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_change_counter[0]": {
          "hide_name": 0,
          "bits": [ 8311 ] ,
          "attributes": {
            "ROUTING": "X20Y14/A6;X20Y14/A6/E130;1;X20Y14/N130;X20Y14/N130/Q2;1;X20Y14/A3;X20Y14/A3/N130;1;X20Y14/Q2;;1;X20Y14/E130;X20Y14/E130/Q2;1;X21Y14/B1;X21Y14/B1/E131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8308 ] ,
          "attributes": {
            "ROUTING": "X21Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[1]": {
          "hide_name": 0,
          "bits": [ 8306 ] ,
          "attributes": {
            "ROUTING": "X21Y14/S130;X21Y14/S130/Q2;1;X21Y14/B2;X21Y14/B2/S130;1;X21Y14/Q2;;1;X21Y14/X05;X21Y14/X05/Q2;1;X21Y14/C7;X21Y14/C7/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 8304 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F2;;1;X21Y14/XD2;X21Y14/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8302 ] ,
          "attributes": {
            "ROUTING": "X21Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[2]": {
          "hide_name": 0,
          "bits": [ 8300 ] ,
          "attributes": {
            "ROUTING": "X21Y14/W130;X21Y14/W130/Q3;1;X21Y14/B7;X21Y14/B7/W130;1;X21Y14/Q3;;1;X21Y14/B3;X21Y14/B3/Q3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 8298 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F3;;1;X21Y14/XD3;X21Y14/XD3/F3;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8296 ] ,
          "attributes": {
            "ROUTING": "X21Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[3]": {
          "hide_name": 0,
          "bits": [ 8294 ] ,
          "attributes": {
            "ROUTING": "X21Y14/B4;X21Y14/B4/X03;1;X21Y14/Q4;;1;X21Y14/X03;X21Y14/X03/Q4;1;X21Y14/A7;X21Y14/A7/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 8292 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F4;;1;X21Y14/XD4;X21Y14/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8290 ] ,
          "attributes": {
            "ROUTING": "X21Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[4]": {
          "hide_name": 0,
          "bits": [ 8288 ] ,
          "attributes": {
            "ROUTING": "X21Y14/E250;X21Y14/E250/Q5;1;X21Y14/B5;X21Y14/B5/E250;1;X21Y14/Q5;;1;X21Y14/X04;X21Y14/X04/Q5;1;X21Y14/D6;X21Y14/D6/X04;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 8287 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F5;;1;X21Y14/XD5;X21Y14/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8285 ] ,
          "attributes": {
            "ROUTING": "X22Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[5]": {
          "hide_name": 0,
          "bits": [ 8283 ] ,
          "attributes": {
            "ROUTING": "X22Y14/N130;X22Y14/N130/Q0;1;X22Y14/W240;X22Y14/W240/N130;1;X21Y14/C6;X21Y14/C6/W241;1;X22Y14/Q0;;1;X22Y14/X05;X22Y14/X05/Q0;1;X22Y14/B0;X22Y14/B0/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 8282 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F0;;1;X22Y14/XD0;X22Y14/XD0/F0;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8280 ] ,
          "attributes": {
            "ROUTING": "X22Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[6]": {
          "hide_name": 0,
          "bits": [ 8278 ] ,
          "attributes": {
            "ROUTING": "X22Y14/EW10;X22Y14/EW10/Q1;1;X21Y14/B6;X21Y14/B6/W111;1;X22Y14/Q1;;1;X22Y14/B1;X22Y14/B1/Q1;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8277 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F1;;1;X22Y14/XD1;X22Y14/XD1/F1;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8275 ] ,
          "attributes": {
            "ROUTING": "X22Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[7]": {
          "hide_name": 0,
          "bits": [ 8273 ] ,
          "attributes": {
            "ROUTING": "X22Y14/X01;X22Y14/X01/Q2;1;X22Y14/B2;X22Y14/B2/X01;1;X22Y14/Q2;;1;X22Y14/W130;X22Y14/W130/Q2;1;X21Y14/A6;X21Y14/A6/W131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8272 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F2;;1;X22Y14/XD2;X22Y14/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8270 ] ,
          "attributes": {
            "ROUTING": "X22Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8269 ] ,
          "attributes": {
            "ROUTING": "X22Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[8]": {
          "hide_name": 0,
          "bits": [ 8267 ] ,
          "attributes": {
            "ROUTING": "X22Y14/B3;X22Y14/B3/Q3;1;X22Y14/Q3;;1;X22Y14/E100;X22Y14/E100/Q3;1;X23Y14/D7;X23Y14/D7/E101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8266 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F3;;1;X22Y14/XD3;X22Y14/XD3/F3;1"
          }
        },
        "disp.digit_change_counter[17]": {
          "hide_name": 0,
          "bits": [ 8264 ] ,
          "attributes": {
            "ROUTING": "X24Y14/X05;X24Y14/X05/Q2;1;X24Y14/B0;X24Y14/B0/X05;1;X24Y14/Q2;;1;X24Y14/W130;X24Y14/W130/Q2;1;X24Y14/B6;X24Y14/B6/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8262 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F0;;1;X24Y14/D2;X24Y14/D2/F0;1;X24Y14/XD2;X24Y14/XD2/D2;1"
          }
        },
        "disp.led_counter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8260 ] ,
          "attributes": {
            "ROUTING": "X21Y14/LSR2;X21Y14/LSR2/X06;1;X23Y14/LSR0;X23Y14/LSR0/E212;1;X23Y14/LSR1;X23Y14/LSR1/E212;1;X24Y14/LSR2;X24Y14/LSR2/X07;1;X20Y14/E230;X20Y14/E230/F3;1;X21Y14/X06;X21Y14/X06/E231;1;X21Y14/LSR1;X21Y14/LSR1/X06;1;X23Y14/N210;X23Y14/N210/E212;1;X23Y13/E210;X23Y13/E210/N211;1;X24Y13/CE2;X24Y13/CE2/E211;1;X23Y14/E240;X23Y14/E240/E212;1;X24Y14/X07;X24Y14/X07/E241;1;X24Y14/LSR1;X24Y14/LSR1/X07;1;X23Y14/LSR2;X23Y14/LSR2/E212;1;X22Y14/LSR0;X22Y14/LSR0/E211;1;X22Y14/LSR1;X22Y14/LSR1/E211;1;X20Y14/EW10;X20Y14/EW10/F3;1;X21Y14/E210;X21Y14/E210/E111;1;X22Y14/LSR2;X22Y14/LSR2/E211;1;X20Y14/F3;;1;X20Y14/X06;X20Y14/X06/F3;1;X20Y14/LSR1;X20Y14/LSR1/X06;1"
          }
        },
        "disp.digit_change_counter[18]": {
          "hide_name": 0,
          "bits": [ 8259 ] ,
          "attributes": {
            "ROUTING": "X24Y14/S100;X24Y14/S100/Q5;1;X24Y14/B1;X24Y14/B1/S100;1;X24Y14/Q5;;1;X24Y14/E130;X24Y14/E130/Q5;1;X24Y14/A6;X24Y14/A6/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 8257 ] ,
          "attributes": {
            "ROUTING": "X24Y14/F1;;1;X24Y14/B5;X24Y14/B5/F1;1;X24Y14/XD5;X24Y14/XD5/B5;1"
          }
        },
        "digit_select[0]": {
          "hide_name": 0,
          "bits": [ 8255 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70"
          }
        },
        "disp.digit_select[0]": {
          "hide_name": 0,
          "bits": [ 8254 ] ,
          "attributes": {
            "ROUTING": "X40Y4/Q3;;1;X40Y4/SN20;X40Y4/SN20/Q3;1;X40Y3/N220;X40Y3/N220/N121;1;X40Y1/N220;X40Y1/N220/N222;1;X40Y0/D1;X40Y0/D1/N221;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[1]": {
          "hide_name": 0,
          "bits": [ 8252 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70"
          }
        },
        "disp.digit_select[1]": {
          "hide_name": 0,
          "bits": [ 8251 ] ,
          "attributes": {
            "ROUTING": "X40Y3/Q4;;1;X40Y3/N130;X40Y3/N130/Q4;1;X40Y2/N270;X40Y2/N270/N131;1;X40Y0/A0;X40Y0/A0/N272;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[2]": {
          "hide_name": 0,
          "bits": [ 8249 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70"
          }
        },
        "disp.digit_select[2]": {
          "hide_name": 0,
          "bits": [ 8248 ] ,
          "attributes": {
            "ROUTING": "X43Y13/Q2;;1;X43Y13/E220;X43Y13/E220/Q2;1;X45Y13/E220;X45Y13/E220/E222;1;X46Y13/D1;X46Y13/D1/E221;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[3]": {
          "hide_name": 0,
          "bits": [ 8246 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.58-1.70"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8244 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8242 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8241 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8239 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8238 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8236 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8235 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8233 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8232 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 8230 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F0;;1;X4Y19/X05;X4Y19/X05/F0;1;X4Y19/A5;X4Y19/A5/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8228 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.13-47.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8225 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F6;;1;X8Y19/C1;X8Y19/C1/F6;1;X8Y19/XD1;X8Y19/XD1/C1;1"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8223 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8221 ] ,
          "attributes": {
            "ROUTING": "X7Y17/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.13-47.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8219 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F2;;1;X7Y17/XD2;X7Y17/XD2/F2;1"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8217 ] ,
          "attributes": {
            "ROUTING": "X7Y17/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.13-47.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8215 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F3;;1;X7Y17/XD3;X7Y17/XD3/F3;1"
          }
        },
        "cpu0.step_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8213 ] ,
          "attributes": {
            "ROUTING": "X7Y17/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.13-47.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8211 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F4;;1;X7Y17/XD4;X7Y17/XD4/F4;1"
          }
        },
        "cpu0.step_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8209 ] ,
          "attributes": {
            "ROUTING": "X8Y17/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.13-47.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8208 ] ,
          "attributes": {
            "ROUTING": "X7Y17/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.13-47.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8206 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F5;;1;X7Y17/XD5;X7Y17/XD5/F5;1"
          }
        },
        "cpu0.step_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8204 ] ,
          "attributes": {
            "ROUTING": "X7Y19/N250;X7Y19/N250/E251;1;X7Y17/E250;X7Y17/E250/N252;1;X8Y17/X08;X8Y17/X08/E251;1;X8Y17/LSR1;X8Y17/LSR1/X08;1;X4Y19/E250;X4Y19/E250/F5;1;X6Y19/E250;X6Y19/E250/E252;1;X8Y19/X08;X8Y19/X08/E252;1;X8Y19/LSR0;X8Y19/LSR0/X08;1;X7Y17/LSR2;X7Y17/LSR2/X07;1;X4Y19/F5;;1;X4Y19/E100;X4Y19/E100/F5;1;X5Y19/N240;X5Y19/N240/E101;1;X5Y17/E240;X5Y17/E240/N242;1;X7Y17/X07;X7Y17/X07/E242;1;X7Y17/LSR1;X7Y17/LSR1/X07;1"
          }
        },
        "cpu0.step_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 8203 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F0;;1;X8Y17/D3;X8Y17/D3/F0;1;X8Y17/XD3;X8Y17/XD3/D3;1"
          }
        },
        "cpu0.ram_out_LUT4_I2_I0_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8200 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F2;;1;X8Y20/XD2;X8Y20/XD2/F2;1"
          }
        },
        "cpu0.ram_out_LUT4_I2_3_I1_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8196 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F7;;1;X7Y20/EW10;X7Y20/EW10/F7;1;X6Y20/B0;X6Y20/B0/W111;1;X6Y20/XD0;X6Y20/XD0/B0;1"
          }
        },
        "cpu0.ram_out_LUT4_I2_3_I1[1]": {
          "hide_name": 0,
          "bits": [ 8192 ] ,
          "attributes": {
            "ROUTING": "X6Y20/Q0;;1;X6Y20/W100;X6Y20/W100/Q0;1;X6Y20/B4;X6Y20/B4/W100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I2_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 8188 ] ,
          "attributes": {
            "ROUTING": "X8Y20/Q5;;1;X8Y20/N250;X8Y20/N250/Q5;1;X8Y19/X06;X8Y19/X06/N251;1;X8Y19/A7;X8Y19/A7/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I2_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 8184 ] ,
          "attributes": {
            "ROUTING": "X8Y20/Q4;;1;X8Y20/W240;X8Y20/W240/Q4;1;X8Y20/B3;X8Y20/B3/W240;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I2_I0[0]": {
          "hide_name": 0,
          "bits": [ 8182 ] ,
          "attributes": {
            "ROUTING": "X8Y20/Q2;;1;X8Y20/E130;X8Y20/E130/Q2;1;X8Y20/A6;X8Y20/A6/E130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I0_I1_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8178 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F3;;1;X7Y20/N230;X7Y20/N230/F3;1;X7Y19/A4;X7Y19/A4/N231;1;X7Y19/XD4;X7Y19/XD4/A4;1"
          }
        },
        "cpu0.ram_out_LUT4_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 8176 ] ,
          "attributes": {
            "ROUTING": "X7Y19/Q4;;1;X7Y19/X07;X7Y19/X07/Q4;1;X7Y19/B7;X7Y19/B7/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT2_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8172 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.ram_out_LUT2_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8171 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.ir_DFFE_Q_D_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 8161 ] ,
          "attributes": {
            "ROUTING": "X7Y19/S270;X7Y19/S270/W131;1;X7Y20/W270;X7Y20/W270/S271;1;X6Y20/A6;X6Y20/A6/W271;1;X8Y20/C3;X8Y20/C3/S101;1;X8Y19/S220;X8Y19/S220/Q2;1;X8Y20/C6;X8Y20/C6/S221;1;X8Y19/W220;X8Y19/W220/Q2;1;X6Y19/S220;X6Y19/S220/W222;1;X6Y20/C4;X6Y20/C4/S221;1;X8Y19/W130;X8Y19/W130/Q2;1;X7Y19/A7;X7Y19/A7/W131;1;X8Y19/S100;X8Y19/S100/Q2;1;X8Y20/S240;X8Y20/S240/S101;1;X8Y20/B0;X8Y20/B0/S240;1;X8Y19/Q2;;1;X8Y19/N130;X8Y19/N130/Q2;1;X8Y19/C7;X8Y19/C7/N130;1",
            "hdlname": "cpu0 ram_out",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 8159 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F4;;1;X8Y19/C2;X8Y19/C2/F4;1;X8Y19/XD2;X8Y19/XD2/C2;1"
          }
        },
        "cpu0.pc_in_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8153 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F7;;1;X9Y20/X08;X9Y20/X08/F7;1;X9Y20/LSR2;X9Y20/LSR2/X08;1"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8150 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8148 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8147 ] ,
          "attributes": {
            "ROUTING": "X5Y17/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:76.9-76.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8145 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8144 ] ,
          "attributes": {
            "ROUTING": "X5Y17/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:76.9-76.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8142 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8141 ] ,
          "attributes": {
            "ROUTING": "X5Y17/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:76.9-76.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8139 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8138 ] ,
          "attributes": {
            "ROUTING": "X5Y17/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:76.9-76.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8136 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8135 ] ,
          "attributes": {
            "ROUTING": "X6Y17/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:76.9-76.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8133 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8132 ] ,
          "attributes": {
            "ROUTING": "X6Y17/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:76.9-76.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 8130 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F2;;1;X6Y17/SN10;X6Y17/SN10/F2;1;X6Y18/S210;X6Y18/S210/S111;1;X6Y19/X08;X6Y19/X08/S211;1;X6Y19/B5;X6Y19/B5/X08;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:76.9-76.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 8127 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F1;;1;X6Y20/B3;X6Y20/B3/F1;1;X6Y20/XD3;X6Y20/XD3/B3;1"
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8125 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8123 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc[0]": {
          "hide_name": 0,
          "bits": [ 8122 ] ,
          "attributes": {
            "ROUTING": "X6Y20/N130;X6Y20/N130/Q3;1;X6Y20/N240;X6Y20/N240/N130;1;X6Y19/E240;X6Y19/E240/N241;1;X7Y19/C7;X7Y19/C7/E241;1;X6Y20/N230;X6Y20/N230/Q3;1;X6Y19/W230;X6Y19/W230/N231;1;X6Y19/A5;X6Y19/A5/N231;1;X5Y19/B1;X5Y19/B1/W231;1;X6Y20/Q3;;1;X6Y20/X02;X6Y20/X02/Q3;1;X6Y20/A1;X6Y20/A1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8119 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8117 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F2;;1;X5Y19/SN10;X5Y19/SN10/F2;1;X5Y20/B1;X5Y20/B1/S111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8115 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F1;;1;X5Y20/B0;X5Y20/B0/F1;1;X5Y20/XD0;X5Y20/XD0/B0;1"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8113 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_5_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8111 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F3;;1;X5Y19/SN20;X5Y19/SN20/F3;1;X5Y20/B5;X5Y20/B5/S121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[2]": {
          "hide_name": 0,
          "bits": [ 8109 ] ,
          "attributes": {
            "ROUTING": "X5Y20/N130;X5Y20/N130/Q5;1;X5Y19/N230;X5Y19/N230/N131;1;X5Y17/X02;X5Y17/X02/N232;1;X5Y17/A2;X5Y17/A2/X02;1;X5Y20/E250;X5Y20/E250/Q5;1;X6Y20/A4;X6Y20/A4/E251;1;X5Y20/Q5;;1;X5Y20/N100;X5Y20/N100/Q5;1;X5Y19/W240;X5Y19/W240/N101;1;X5Y19/B3;X5Y19/B3/W240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8107 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F5;;1;X5Y20/XD5;X5Y20/XD5/F5;1"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8102 ] ,
          "attributes": {
            "ROUTING": "X5Y20/A5;X5Y20/A5/W271;1;X5Y19/E240;X5Y19/E240/N241;1;X6Y19/X03;X6Y19/X03/E241;1;X6Y19/A7;X6Y19/A7/X03;1;X6Y20/X04;X6Y20/X04/W272;1;X6Y20/B1;X6Y20/B1/X04;1;X5Y20/N270;X5Y20/N270/W824;1;X5Y19/X06;X5Y19/X06/N271;1;X5Y19/A7;X5Y19/A7/X06;1;X9Y20/W130;X9Y20/W130/Q4;1;X8Y20/W270;X8Y20/W270/W131;1;X6Y20/W270;X6Y20/W270/W272;1;X5Y20/A1;X5Y20/A1/W271;1;X9Y20/Q4;;1;X9Y20/W820;X9Y20/W820/Q4;1;X5Y20/N240;X5Y20/N240/W824;1;X5Y20/B4;X5Y20/B4/N240;1",
            "hdlname": "cpu0 pc_in",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:10.5-10.10",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET[1]": {
          "hide_name": 0,
          "bits": [ 8099 ] ,
          "attributes": {
            "ROUTING": "X5Y20/LSR0;X5Y20/LSR0/X08;1;X6Y20/W250;X6Y20/W250/S251;1;X5Y20/X08;X5Y20/X08/W251;1;X5Y20/LSR2;X5Y20/LSR2/X08;1;X6Y19/EW10;X6Y19/EW10/F5;1;X5Y19/B7;X5Y19/B7/W111;1;X6Y19/F5;;1;X6Y19/S250;X6Y19/S250/F5;1;X6Y20/X06;X6Y20/X06/S251;1;X6Y20/LSR1;X6Y20/LSR1/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8098 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F7;;1;X6Y19/SN10;X6Y19/SN10/F7;1;X6Y20/B2;X6Y20/B2/S111;1;X6Y20/XD2;X6Y20/XD2/B2;1"
          }
        },
        "cpu0.pc_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8097 ] ,
          "attributes": {
            "ROUTING": "X5Y20/E240;X5Y20/E240/F4;1;X6Y20/X07;X6Y20/X07/E241;1;X6Y20/CE1;X6Y20/CE1/X07;1;X5Y20/CE0;X5Y20/CE0/X07;1;X5Y20/F4;;1;X5Y20/X07;X5Y20/X07/F4;1;X5Y20/CE2;X5Y20/CE2/X07;1"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8093 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8092 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8089 ] ,
          "attributes": {
            "ROUTING": "X6Y22/F6;;1;X6Y22/N130;X6Y22/N130/F6;1;X6Y21/D4;X6Y21/D4/N131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8088 ] ,
          "attributes": {
            "ROUTING": "X6Y21/OF0;;1;X6Y21/W100;X6Y21/W100/OF0;1;X6Y21/E230;X6Y21/E230/W100;1;X6Y21/C4;X6Y21/C4/E230;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8086 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F4;;1;X5Y19/EW10;X5Y19/EW10/F4;1;X6Y19/N250;X6Y19/N250/E111;1;X6Y19/B7;X6Y19/B7/N250;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[3]": {
          "hide_name": 0,
          "bits": [ 8085 ] ,
          "attributes": {
            "ROUTING": "X6Y20/SN10;X6Y20/SN10/Q2;1;X6Y21/W210;X6Y21/W210/S111;1;X6Y21/A4;X6Y21/A4/W210;1;X5Y18/N270;X5Y18/N270/N262;1;X5Y17/A3;X5Y17/A3/N271;1;X6Y20/Q2;;1;X6Y20/EW20;X6Y20/EW20/Q2;1;X5Y20/N260;X5Y20/N260/W121;1;X5Y19/X03;X5Y19/X03/N261;1;X5Y19/B4;X5Y19/B4/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_5_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8083 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8081 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[4]": {
          "hide_name": 0,
          "bits": [ 8079 ] ,
          "attributes": {
            "ROUTING": "X5Y19/B5;X5Y19/B5/E250;1;X8Y19/N250;X8Y19/N250/E251;1;X8Y19/B7;X8Y19/B7/N250;1;X5Y19/N250;X5Y19/N250/Q5;1;X5Y17/X06;X5Y17/X06/N252;1;X5Y17/A4;X5Y17/A4/X06;1;X5Y19/Q5;;1;X5Y19/E250;X5Y19/E250/Q5;1;X7Y19/E250;X7Y19/E250/E252;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8077 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F5;;1;X5Y19/XD5;X5Y19/XD5/F5;1"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8075 ] ,
          "attributes": {
            "ROUTING": "X6Y19/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[5]": {
          "hide_name": 0,
          "bits": [ 8073 ] ,
          "attributes": {
            "ROUTING": "X6Y19/S100;X6Y19/S100/Q0;1;X6Y19/B0;X6Y19/B0/S100;1;X6Y18/W260;X6Y18/W260/N121;1;X5Y18/N260;X5Y18/N260/W261;1;X5Y17/X05;X5Y17/X05/N261;1;X5Y17/A5;X5Y17/A5/X05;1;X6Y19/Q0;;1;X6Y19/SN20;X6Y19/SN20/Q0;1;X6Y20/E220;X6Y20/E220/S121;1;X8Y20/X05;X8Y20/X05/E222;1;X8Y20/A3;X8Y20/A3/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8071 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F0;;1;X6Y19/XD0;X6Y19/XD0/F0;1"
          }
        },
        "cpu0.pc_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8069 ] ,
          "attributes": {
            "ROUTING": "X6Y19/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8068 ] ,
          "attributes": {
            "ROUTING": "X6Y19/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.15-71.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[6]": {
          "hide_name": 0,
          "bits": [ 8066 ] ,
          "attributes": {
            "ROUTING": "X6Y19/W100;X6Y19/W100/Q4;1;X6Y19/S230;X6Y19/S230/W100;1;X6Y20/E230;X6Y20/E230/S231;1;X8Y20/B6;X8Y20/B6/E232;1;X6Y19/N240;X6Y19/N240/Q4;1;X6Y17/X03;X6Y17/X03/N242;1;X6Y17/A0;X6Y17/A0/X03;1;X6Y19/Q4;;1;X6Y19/X07;X6Y19/X07/Q4;1;X6Y19/B1;X6Y19/B1/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8064 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F1;;1;X6Y19/B4;X6Y19/B4/F1;1;X6Y19/XD4;X6Y19/XD4/B4;1"
          }
        },
        "cpu0.pc_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8062 ] ,
          "attributes": {
            "ROUTING": "X6Y19/LSR0;X6Y19/LSR0/E271;1;X5Y19/X08;X5Y19/X08/F7;1;X5Y19/LSR2;X5Y19/LSR2/X08;1;X6Y19/LSR2;X6Y19/LSR2/E271;1;X5Y19/F7;;1;X5Y19/E270;X5Y19/E270/F7;1;X6Y19/LSR1;X6Y19/LSR1/E271;1"
          }
        },
        "cpu0.pc_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8061 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F2;;1;X6Y19/XD2;X6Y19/XD2/F2;1"
          }
        },
        "signal[0]": {
          "hide_name": 0,
          "bits": [ 8059 ] ,
          "attributes": {
            "ROUTING": "X16Y17/X03;X16Y17/X03/E241;1;X16Y17/A1;X16Y17/A1/X03;1;X18Y17/N240;X18Y17/N240/E241;1;X18Y15/X05;X18Y15/X05/N242;1;X18Y15/B1;X18Y15/B1/X05;1;X11Y17/E210;X11Y17/E210/N212;1;X11Y17/A1;X11Y17/A1/E210;1;X15Y17/N210;X15Y17/N210/E212;1;X15Y15/E210;X15Y15/E210/N212;1;X17Y15/S210;X17Y15/S210/E212;1;X17Y15/A6;X17Y15/A6/S210;1;X13Y16/E820;X13Y16/E820/E242;1;X21Y16/W100;X21Y16/W100/E828;1;X20Y16/W240;X20Y16/W240/W101;1;X18Y16/X03;X18Y16/X03/W242;1;X18Y16/A1;X18Y16/A1/X03;1;X11Y19/W250;X11Y19/W250/N111;1;X10Y19/A1;X10Y19/A1/W251;1;X11Y16/E240;X11Y16/E240/N241;1;X12Y16/S240;X12Y16/S240/E241;1;X12Y16/B1;X12Y16/B1/S240;1;X11Y17/W210;X11Y17/W210/N212;1;X9Y17/X02;X9Y17/X02/W212;1;X9Y17/A1;X9Y17/A1/X02;1;X15Y19/N240;X15Y19/N240/E242;1;X15Y17/E240;X15Y17/E240/N242;1;X17Y17/E240;X17Y17/E240/E242;1;X19Y17/X03;X19Y17/X03/E242;1;X19Y17/A1;X19Y17/A1/X03;1;X13Y19/N210;X13Y19/N210/E212;1;X13Y17/E210;X13Y17/E210/N212;1;X13Y17/A1;X13Y17/A1/E210;1;X11Y19/E210;X11Y19/E210/N111;1;X13Y19/E240;X13Y19/E240/E212;1;X14Y19/X03;X14Y19/X03/E241;1;X14Y19/A1;X14Y19/A1/X03;1;X11Y20/Q2;;1;X11Y20/SN10;X11Y20/SN10/Q2;1;X11Y19/N210;X11Y19/N210/N111;1;X11Y17/N240;X11Y17/N240/N212;1;X11Y15/X01;X11Y15/X01/N242;1;X11Y15/A1;X11Y15/A1/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[1]": {
          "hide_name": 0,
          "bits": [ 8054 ] ,
          "attributes": {
            "ROUTING": "X11Y16/N230;X11Y16/N230/N232;1;X11Y15/X02;X11Y15/X02/N231;1;X11Y15/A2;X11Y15/A2/X02;1;X15Y17/N250;X15Y17/N250/N252;1;X15Y15/E250;X15Y15/E250/N252;1;X16Y15/A2;X16Y15/A2/E251;1;X11Y19/W130;X11Y19/W130/Q5;1;X10Y19/A2;X10Y19/A2/W131;1;X11Y17/X02;X11Y17/X02/N231;1;X11Y17/A2;X11Y17/A2/X02;1;X15Y19/N250;X15Y19/N250/E252;1;X15Y17/N200;X15Y17/N200/N252;1;X15Y15/E200;X15Y15/E200/N202;1;X16Y15/X01;X16Y15/X01/E201;1;X16Y15/A6;X16Y15/A6/X01;1;X13Y17/X02;X13Y17/X02/E232;1;X13Y17/A2;X13Y17/A2/X02;1;X11Y19/E250;X11Y19/E250/Q5;1;X13Y19/E250;X13Y19/E250/E252;1;X14Y19/A2;X14Y19/A2/E251;1;X11Y18/W270;X11Y18/W270/N131;1;X9Y18/N270;X9Y18/N270/W272;1;X9Y17/A2;X9Y17/A2/N271;1;X18Y15/B2;X18Y15/B2/X04;1;X16Y17/X07;X16Y17/X07/E261;1;X16Y17/A2;X16Y17/A2/X07;1;X11Y17/E230;X11Y17/E230/N231;1;X13Y17/E230;X13Y17/E230/E232;1;X15Y17/E260;X15Y17/E260/E232;1;X17Y17/E260;X17Y17/E260/E262;1;X19Y17/X07;X19Y17/X07/E262;1;X19Y17/A2;X19Y17/A2/X07;1;X17Y16/E270;X17Y16/E270/E272;1;X18Y16/A2;X18Y16/A2/E271;1;X16Y16/N270;X16Y16/N270/E271;1;X16Y15/X06;X16Y15/X06/N271;1;X16Y15/A5;X16Y15/A5/X06;1;X13Y16/E260;X13Y16/E260/E232;1;X15Y16/E270;X15Y16/E270/E262;1;X16Y16/A7;X16Y16/A7/E271;1;X16Y15/E270;X16Y15/E270/N271;1;X16Y15/A3;X16Y15/A3/N271;1;X18Y15/X04;X18Y15/X04/E272;1;X11Y19/Q5;;1;X11Y19/N130;X11Y19/N130/Q5;1;X11Y18/N230;X11Y18/N230/N131;1;X11Y16/E230;X11Y16/E230/N232;1;X12Y16/B2;X12Y16/B2/E231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[2]": {
          "hide_name": 0,
          "bits": [ 8046 ] ,
          "attributes": {
            "ROUTING": "X11Y16/E250;X11Y16/E250/N252;1;X13Y16/E200;X13Y16/E200/E252;1;X15Y16/E200;X15Y16/E200/E202;1;X17Y16/X05;X17Y16/X05/E202;1;X17Y16/A4;X17Y16/A4/X05;1;X14Y18/N200;X14Y18/N200/N252;1;X14Y16/N200;X14Y16/N200/N202;1;X14Y15/E200;X14Y15/E200/N201;1;X16Y15/E210;X16Y15/E210/E202;1;X18Y15/B7;X18Y15/B7/E212;1;X10Y19/A3;X10Y19/A3/N251;1;X12Y20/N210;X12Y20/N210/E111;1;X12Y18/N210;X12Y18/N210/N212;1;X12Y17/A5;X12Y17/A5/N211;1;X11Y16/N250;X11Y16/N250/N252;1;X11Y15/A3;X11Y15/A3/N251;1;X12Y17/X07;X12Y17/X07/E241;1;X12Y17/A4;X12Y17/A4/X07;1;X11Y18/N240;X11Y18/N240/N242;1;X11Y17/E240;X11Y17/E240/N241;1;X12Y17/X03;X12Y17/X03/E241;1;X12Y17/A6;X12Y17/A6/X03;1;X14Y20/N250;X14Y20/N250/E252;1;X14Y19/A3;X14Y19/A3/N251;1;X11Y20/N240;X11Y20/N240/Q4;1;X11Y18/N250;X11Y18/N250/N242;1;X11Y17/A3;X11Y17/A3/N251;1;X16Y16/E230;X16Y16/E230/N232;1;X18Y16/X02;X18Y16/X02/E232;1;X18Y16/A3;X18Y16/A3/X02;1;X20Y20/N220;X20Y20/N220/E818;1;X20Y18/N220;X20Y18/N220/N222;1;X20Y17/W220;X20Y17/W220/N221;1;X19Y17/X05;X19Y17/X05/W221;1;X19Y17/A3;X19Y17/A3/X05;1;X10Y20/N250;X10Y20/N250/W111;1;X10Y18/W250;X10Y18/W250/N252;1;X9Y18/N250;X9Y18/N250/W251;1;X9Y17/A3;X9Y17/A3/N251;1;X12Y20/E250;X12Y20/E250/E111;1;X13Y20/N250;X13Y20/N250/E251;1;X13Y18/N250;X13Y18/N250/N252;1;X13Y17/A3;X13Y17/A3/N251;1;X11Y20/Q4;;1;X11Y20/EW10;X11Y20/EW10/Q4;1;X12Y20/E810;X12Y20/E810/E111;1;X16Y20/N220;X16Y20/N220/E814;1;X16Y18/N230;X16Y18/N230/N222;1;X16Y17/X02;X16Y17/X02/N231;1;X16Y17/A3;X16Y17/A3/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[3]": {
          "hide_name": 0,
          "bits": [ 8039 ] ,
          "attributes": {
            "ROUTING": "X9Y18/E250;X9Y18/E250/N251;1;X11Y18/E200;X11Y18/E200/E252;1;X13Y18/N200;X13Y18/N200/E202;1;X13Y17/X07;X13Y17/X07/N201;1;X13Y17/A4;X13Y17/A4/X07;1;X16Y16/S260;X16Y16/S260/W262;1;X16Y17/X05;X16Y17/X05/S261;1;X16Y17/A4;X16Y17/A4/X05;1;X12Y17/X06;X12Y17/X06/N252;1;X12Y17/A7;X12Y17/A7/X06;1;X12Y17/E250;X12Y17/E250/N252;1;X14Y17/E200;X14Y17/E200/E252;1;X16Y17/E200;X16Y17/E200/E202;1;X18Y17/E200;X18Y17/E200/E202;1;X19Y17/S200;X19Y17/S200/E201;1;X19Y17/A4;X19Y17/A4/S200;1;X18Y17/A2;X18Y17/A2/W252;1;X11Y19/N250;X11Y19/N250/E251;1;X11Y17/N200;X11Y17/N200/N252;1;X11Y15/X05;X11Y15/X05/N202;1;X11Y15/A4;X11Y15/A4/X05;1;X9Y19/N250;X9Y19/N250/Q5;1;X9Y17/X06;X9Y17/X06/N252;1;X9Y17/A4;X9Y17/A4/X06;1;X14Y19/E830;X14Y19/E830/E252;1;X18Y19/N260;X18Y19/N260/E834;1;X18Y17/N260;X18Y17/N260/N262;1;X18Y16/W260;X18Y16/W260/N261;1;X17Y16/X03;X17Y16/X03/W261;1;X17Y16/A7;X17Y16/A7/X03;1;X12Y19/E250;X12Y19/E250/E252;1;X14Y19/A4;X14Y19/A4/E252;1;X12Y17/A2;X12Y17/A2/N252;1;X10Y19/A4;X10Y19/A4/E111;1;X12Y19/N250;X12Y19/N250/E252;1;X12Y17/A3;X12Y17/A3/N252;1;X9Y19/Q5;;1;X9Y19/EW10;X9Y19/EW10/Q5;1;X10Y19/E250;X10Y19/E250/E111;1;X12Y19/E830;X12Y19/E830/E252;1;X20Y19/N250;X20Y19/N250/E838;1;X20Y17/W250;X20Y17/W250/N252;1;X19Y17/A6;X19Y17/A6/W251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[4]": {
          "hide_name": 0,
          "bits": [ 8030 ] ,
          "attributes": {
            "ROUTING": "X13Y17/X06;X13Y17/X06/E211;1;X13Y17/A5;X13Y17/A5/X06;1;X10Y19/A5;X10Y19/A5/N211;1;X10Y17/A7;X10Y17/A7/N211;1;X14Y17/E210;X14Y17/E210/E212;1;X16Y17/X06;X16Y17/X06/E212;1;X16Y17/A5;X16Y17/A5/X06;1;X18Y17/X07;X18Y17/X07/E242;1;X18Y17/A3;X18Y17/A3/X07;1;X12Y19/E240;X12Y19/E240/E212;1;X14Y19/X07;X14Y19/X07/E242;1;X14Y19/A5;X14Y19/A5/X07;1;X11Y17/S210;X11Y17/S210/E211;1;X11Y17/A7;X11Y17/A7/S210;1;X18Y17/A1;X18Y17/A1/X03;1;X16Y17/E240;X16Y17/E240/E242;1;X18Y17/X03;X18Y17/X03/E242;1;X18Y17/A7;X18Y17/A7/X03;1;X10Y18/N210;X10Y18/N210/N212;1;X10Y17/E210;X10Y17/E210/N211;1;X12Y17/E210;X12Y17/E210/E212;1;X14Y17/E240;X14Y17/E240/E212;1;X10Y19/E210;X10Y19/E210/N211;1;X11Y17/A6;X11Y17/A6/S210;1;X10Y20/Q1;;1;X10Y20/N210;X10Y20/N210/Q1;1;X10Y18/W210;X10Y18/W210/N212;1;X9Y18/N210;X9Y18/N210/W211;1;X9Y17/A5;X9Y17/A5/N211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[5]": {
          "hide_name": 0,
          "bits": [ 8020 ] ,
          "attributes": {
            "ROUTING": "X14Y19/N200;X14Y19/N200/E202;1;X14Y17/N200;X14Y17/N200/N202;1;X14Y17/A0;X14Y17/A0/N200;1;X10Y17/X01;X10Y17/X01/N242;1;X10Y17/A6;X10Y17/A6/X01;1;X16Y18/E200;X16Y18/E200/N201;1;X17Y18/N200;X17Y18/N200/E201;1;X17Y17/X01;X17Y17/X01/N201;1;X17Y17/A6;X17Y17/A6/X01;1;X16Y19/N200;X16Y19/N200/E202;1;X16Y17/X01;X16Y17/X01/N202;1;X16Y17/A6;X16Y17/A6/X01;1;X11Y19/X01;X11Y19/X01/E201;1;X11Y19/A0;X11Y19/A0/X01;1;X10Y19/E200;X10Y19/E200/N101;1;X12Y19/E200;X12Y19/E200/E202;1;X14Y19/E200;X14Y19/E200/E202;1;X15Y19/N200;X15Y19/N200/E201;1;X15Y19/A0;X15Y19/A0/N200;1;X10Y20/Q0;;1;X10Y20/N100;X10Y20/N100/Q0;1;X10Y19/N240;X10Y19/N240/N101;1;X10Y17/X05;X10Y17/X05/N242;1;X10Y17/A4;X10Y17/A4/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[6]": {
          "hide_name": 0,
          "bits": [ 8015 ] ,
          "attributes": {
            "ROUTING": "X11Y20/N270;X11Y20/N270/N131;1;X11Y19/A1;X11Y19/A1/N271;1;X14Y20/N230;X14Y20/N230/E231;1;X14Y18/N230;X14Y18/N230/N232;1;X14Y17/X02;X14Y17/X02/N231;1;X14Y17/A1;X14Y17/A1/X02;1;X11Y18/E230;X11Y18/E230/N232;1;X13Y18/E800;X13Y18/E800/E232;1;X17Y18/N230;X17Y18/N230/E804;1;X17Y17/A7;X17Y17/A7/N231;1;X11Y19/E230;X11Y19/E230/N231;1;X13Y19/E230;X13Y19/E230/E232;1;X15Y19/X02;X15Y19/X02/E232;1;X15Y19/A1;X15Y19/A1/X02;1;X11Y20/N230;X11Y20/N230/N131;1;X11Y18/W230;X11Y18/W230/N232;1;X10Y18/N230;X10Y18/N230/W231;1;X10Y17/X08;X10Y17/X08/N231;1;X10Y17/B6;X10Y17/B6/X08;1;X11Y21/Q0;;1;X11Y21/N130;X11Y21/N130/Q0;1;X11Y20/E230;X11Y20/E230/N131;1;X13Y20/E230;X13Y20/E230/E232;1;X15Y20/N230;X15Y20/N230/E232;1;X15Y18/N230;X15Y18/N230/N232;1;X15Y17/E230;X15Y17/E230/N231;1;X16Y17/B6;X16Y17/B6/E231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[7]": {
          "hide_name": 0,
          "bits": [ 8011 ] ,
          "attributes": {
            "ROUTING": "X11Y19/E200;X11Y19/E200/N201;1;X13Y19/E200;X13Y19/E200/E202;1;X15Y19/X05;X15Y19/X05/E202;1;X15Y19/A2;X15Y19/A2/X05;1;X15Y17/X07;X15Y17/X07/E262;1;X15Y17/A4;X15Y17/A4/X07;1;X11Y19/N260;X11Y19/N260/N121;1;X11Y17/W260;X11Y17/W260/N262;1;X10Y17/X07;X10Y17/X07/W261;1;X10Y17/A5;X10Y17/A5/X07;1;X11Y20/N200;X11Y20/N200/Q0;1;X11Y19/X07;X11Y19/X07/N201;1;X11Y19/A2;X11Y19/A2/X07;1;X11Y20/Q0;;1;X11Y20/SN20;X11Y20/SN20/Q0;1;X11Y19/E260;X11Y19/E260/N121;1;X13Y19/N260;X13Y19/N260/E262;1;X13Y17/E260;X13Y17/E260/N262;1;X14Y17/X07;X14Y17/X07/E261;1;X14Y17/A2;X14Y17/A2/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "cpu0.mar_LUT3_I0_2_F_LUT3_I2_1_F": {
          "hide_name": 0,
          "bits": [ 8006 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F5;;1;X8Y20/XD5;X8Y20/XD5/F5;1"
          }
        },
        "cpu0.mar_LUT3_I0_2_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 8004 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F4;;1;X8Y20/XD4;X8Y20/XD4/F4;1"
          }
        },
        "cpu0.mar_LUT3_I0_2_F[2]": {
          "hide_name": 0,
          "bits": [ 8002 ] ,
          "attributes": {
            "ROUTING": "X8Y20/C4;X8Y20/C4/N222;1;X8Y22/F2;;1;X8Y22/N220;X8Y22/N220/F2;1;X8Y20/C5;X8Y20/C5/N222;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.mar_LUT3_I0_2_F[1]": {
          "hide_name": 0,
          "bits": [ 8000 ] ,
          "attributes": {
            "ROUTING": "X8Y20/B2;X8Y20/B2/N211;1;X8Y20/B4;X8Y20/B4/X08;1;X8Y20/X08;X8Y20/X08/N211;1;X8Y20/B5;X8Y20/B5/X08;1;X7Y20/B7;X7Y20/B7/W211;1;X8Y22/F7;;1;X8Y22/SN10;X8Y22/SN10/F7;1;X8Y21/N210;X8Y21/N210/N111;1;X8Y20/W210;X8Y20/W210/N211;1;X7Y20/B3;X7Y20/B3/W211;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.mar_LUT3_I0_2_F[0]": {
          "hide_name": 0,
          "bits": [ 7997 ] ,
          "attributes": {
            "ROUTING": "X8Y20/A5;X8Y20/A5/X06;1;X8Y21/W270;X8Y21/W270/N131;1;X7Y21/N270;X7Y21/N270/W271;1;X7Y20/A3;X7Y20/A3/N271;1;X8Y21/N270;X8Y21/N270/N131;1;X8Y20/X06;X8Y20/X06/N271;1;X8Y20/A4;X8Y20/A4/X06;1;X8Y22/W100;X8Y22/W100/F6;1;X7Y22/N240;X7Y22/N240/W101;1;X7Y20/X01;X7Y20/X01/N242;1;X7Y20/A7;X7Y20/A7/X01;1;X8Y22/N130;X8Y22/N130/F6;1;X8Y20/A2;X8Y20/A2/N271;1;X8Y22/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I2_3_F[2]": {
          "hide_name": 0,
          "bits": [ 7994 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F6;;1;X7Y20/C1;X7Y20/C1/F6;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I2_3_F[3]": {
          "hide_name": 0,
          "bits": [ 7992 ] ,
          "attributes": {
            "ROUTING": "X7Y20/N200;X7Y20/N200/E101;1;X7Y20/A0;X7Y20/A0/N200;1;X6Y20/F4;;1;X6Y20/E100;X6Y20/E100/F4;1;X7Y20/D1;X7Y20/D1/E101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I2_3_F[4]": {
          "hide_name": 0,
          "bits": [ 7990 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F7;;1;X6Y20/E130;X6Y20/E130/F7;1;X6Y20/E260;X6Y20/E260/E130;1;X7Y20/SEL0;X7Y20/SEL0/E261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.mar_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7989 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.mar_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7988 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.ir_DFFE_Q_7_D[0]": {
          "hide_name": 0,
          "bits": [ 7986 ] ,
          "attributes": {
            "ROUTING": "X8Y22/Q5;;1;X8Y22/E130;X8Y22/E130/Q5;1;X8Y22/A6;X8Y22/A6/E130;1",
            "hdlname": "cpu0 mar",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:84.10-84.13",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_DFFE_Q_6_D[0]": {
          "hide_name": 0,
          "bits": [ 7983 ] ,
          "attributes": {
            "ROUTING": "X6Y22/Q4;;1;X6Y22/E130;X6Y22/E130/Q4;1;X7Y22/E270;X7Y22/E270/E131;1;X8Y22/A2;X8Y22/A2/E271;1",
            "hdlname": "cpu0 mar",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:84.10-84.13",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.mar[2]": {
          "hide_name": 0,
          "bits": [ 7980 ] ,
          "attributes": {
            "ROUTING": "X9Y22/Q3;;1;X9Y22/W100;X9Y22/W100/Q3;1;X8Y22/W200;X8Y22/W200/W101;1;X8Y22/A7;X8Y22/A7/W200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 mar"
          }
        },
        "cpu0.ir_DFFE_Q_6_D[1]": {
          "hide_name": 0,
          "bits": [ 7976 ] ,
          "attributes": {
            "ROUTING": "X8Y22/B2;X8Y22/B2/W211;1;X8Y22/B6;X8Y22/B6/S271;1;X8Y22/CE2;X8Y22/CE2/N211;1;X8Y21/S270;X8Y21/S270/S262;1;X9Y19/S210;X9Y19/S210/Q1;1;X9Y21/S210;X9Y21/S210/S212;1;X9Y22/CE1;X9Y22/CE1/S211;1;X8Y22/B7;X8Y22/B7/W211;1;X8Y23/N210;X8Y23/N210/W211;1;X9Y23/W210;X9Y23/W210/S212;1;X9Y22/W210;X9Y22/W210/S211;1;X8Y19/S260;X8Y19/S260/W121;1;X9Y19/Q1;;1;X9Y19/EW20;X9Y19/EW20/Q1;1;X8Y19/W260;X8Y19/W260/W121;1;X6Y19/S260;X6Y19/S260/W262;1;X6Y21/S260;X6Y21/S260/S262;1;X6Y22/X05;X6Y22/X05/S261;1;X6Y22/CE2;X6Y22/CE2/X05;1",
            "hdlname": "cpu0 mar_in",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:13.5-13.11",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_out_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 7972 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F6;;1;X9Y20/SN10;X9Y20/SN10/F6;1;X9Y21/B1;X9Y21/B1/S111;1;X9Y21/XD1;X9Y21/XD1/B1;1"
          }
        },
        "cpu0.ir_DFFE_Q_D_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 7969 ] ,
          "attributes": {
            "ROUTING": "X8Y20/A1;X8Y20/A1/E272;1;X6Y20/E270;X6Y20/E270/S131;1;X8Y20/A0;X8Y20/A0/E272;1;X6Y19/N130;X6Y19/N130/Q2;1;X6Y18/N270;X6Y18/N270/N131;1;X6Y17/A1;X6Y17/A1/N271;1;X6Y19/Q2;;1;X6Y19/S130;X6Y19/S130/Q2;1;X6Y19/B2;X6Y19/B2/S130;1",
            "hdlname": "cpu0 pc",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.10-68.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_DFFE_Q_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 7966 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F6;;1;X8Y21/N100;X8Y21/N100/F6;1;X8Y21/N200;X8Y21/N200/N100;1;X8Y20/X07;X8Y20/X07/N201;1;X8Y20/SEL0;X8Y20/SEL0/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7965 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.ram_out_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 7964 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.ram_out_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 7961 ] ,
          "attributes": {
            "ROUTING": "X7Y22/X08;X7Y22/X08/S252;1;X7Y22/D0;X7Y22/D0/X08;1;X7Y19/F7;;1;X7Y19/SN10;X7Y19/SN10/F7;1;X7Y20/S250;X7Y20/S250/S111;1;X7Y22/A1;X7Y22/A1/S252;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 7959 ] ,
          "attributes": {
            "ROUTING": "X7Y21/OF6;;1;X7Y21/S260;X7Y21/S260/OF6;1;X7Y22/X05;X7Y22/X05/S261;1;X7Y22/SEL0;X7Y22/SEL0/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_DFFE_Q_7_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7958 ] ,
          "attributes": {
            "ROUTING": "X7Y22/F1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.ir_DFFE_Q_7_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7957 ] ,
          "attributes": {
            "ROUTING": "X7Y22/F0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.ir[0]": {
          "hide_name": 0,
          "bits": [ 7955 ] ,
          "attributes": {
            "ROUTING": "X8Y22/Q3;;1;X8Y22/W130;X8Y22/W130/Q3;1;X7Y22/A0;X7Y22/A0/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir_DFFE_Q_6_D_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7950 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.ir_DFFE_Q_6_D_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7949 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.ir_DFFE_Q_6_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 7946 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F6;;1;X6Y21/X07;X6Y21/X07/F6;1;X6Y21/D5;X6Y21/D5/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_DFFE_Q_6_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7945 ] ,
          "attributes": {
            "ROUTING": "X6Y21/OF2;;1;X6Y21/S220;X6Y21/S220/OF2;1;X6Y21/C5;X6Y21/C5/S220;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_DFFE_Q_6_D_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 7937 ] ,
          "attributes": {
            "ROUTING": "X6Y20/N250;X6Y20/N250/W252;1;X6Y20/B6;X6Y20/B6/N250;1;X8Y19/EW20;X8Y19/EW20/Q5;1;X7Y19/D7;X7Y19/D7/W121;1;X8Y19/S130;X8Y19/S130/Q5;1;X8Y19/D7;X8Y19/D7/S130;1;X8Y20/W250;X8Y20/W250/S111;1;X6Y20/S250;X6Y20/S250/W252;1;X6Y21/B5;X6Y21/B5/S251;1;X8Y19/SN10;X8Y19/SN10/Q5;1;X8Y20/B1;X8Y20/B1/S111;1;X8Y20/D3;X8Y20/D3/S121;1;X8Y20/W260;X8Y20/W260/S121;1;X8Y20/D6;X8Y20/D6/W260;1;X6Y20/S220;X6Y20/S220/W222;1;X6Y21/X01;X6Y21/X01/S221;1;X6Y21/B4;X6Y21/B4/X01;1;X8Y20/W220;X8Y20/W220/S121;1;X6Y20/D4;X6Y20/D4/W222;1;X8Y19/Q5;;1;X8Y19/SN20;X8Y19/SN20/Q5;1;X8Y20/D0;X8Y20/D0/S121;1",
            "hdlname": "cpu0 pc_out",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_DFFE_Q_6_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7935 ] ,
          "attributes": {
            "ROUTING": "X5Y20/SN10;X5Y20/SN10/Q0;1;X5Y21/E250;X5Y21/E250/S111;1;X6Y21/A5;X6Y21/A5/E251;1;X5Y19/X01;X5Y19/X01/N201;1;X5Y19/B2;X5Y19/B2/X01;1;X5Y20/Q0;;1;X5Y20/N200;X5Y20/N200/Q0;1;X5Y18/N210;X5Y18/N210/N202;1;X5Y17/E210;X5Y17/E210/N211;1;X5Y17/A1;X5Y17/A1/E210;1",
            "hdlname": "cpu0 pc",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.10-68.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir[1]": {
          "hide_name": 0,
          "bits": [ 7932 ] ,
          "attributes": {
            "ROUTING": "X5Y21/Q1;;1;X5Y21/EW10;X5Y21/EW10/Q1;1;X6Y21/A6;X6Y21/A6/E111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:102.10-102.12",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[2]": {
          "hide_name": 0,
          "bits": [ 7930 ] ,
          "attributes": {
            "ROUTING": "X6Y20/Q5;;1;X6Y20/N100;X6Y20/N100/Q5;1;X6Y20/W200;X6Y20/W200/N100;1;X6Y20/A7;X6Y20/A7/W200;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:102.10-102.12",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[3]": {
          "hide_name": 0,
          "bits": [ 7928 ] ,
          "attributes": {
            "ROUTING": "X6Y22/Q1;;1;X6Y22/S210;X6Y22/S210/Q1;1;X6Y22/A6;X6Y22/A6/S210;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:102.10-102.12",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ram_out_LUT4_I2_2_F[3]": {
          "hide_name": 0,
          "bits": [ 7926 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F7;;1;X8Y19/S270;X8Y19/S270/F7;1;X8Y20/X04;X8Y20/X04/S271;1;X8Y20/D7;X8Y20/D7/X04;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I2_2_F[2]": {
          "hide_name": 0,
          "bits": [ 7925 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F7;;1;X8Y21/SN10;X8Y21/SN10/F7;1;X8Y20/C7;X8Y20/C7/N111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I2_1_F[3]": {
          "hide_name": 0,
          "bits": [ 7922 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F3;;1;X8Y20/E230;X8Y20/E230/F3;1;X9Y20/S230;X9Y20/S230/E231;1;X9Y21/X08;X9Y21/X08/S231;1;X9Y21/D0;X9Y21/D0/X08;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I2_1_F[2]": {
          "hide_name": 0,
          "bits": [ 7921 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F7;;1;X9Y21/E100;X9Y21/E100/F7;1;X9Y21/C0;X9Y21/C0/E100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 7918 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F6;;1;X8Y20/EW10;X8Y20/EW10/F6;1;X9Y20/S250;X9Y20/S250/E111;1;X9Y21/X06;X9Y21/X06/S251;1;X9Y21/D2;X9Y21/D2/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 7917 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F6;;1;X9Y21/C2;X9Y21/C2/F6;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 7914 ] ,
          "attributes": {
            "ROUTING": "X6Y20/C7;X6Y20/C7/F6;1;X6Y20/S130;X6Y20/S130/F6;1;X6Y21/C6;X6Y21/C6/S131;1;X6Y21/E200;X6Y21/E200/S101;1;X7Y21/S200;X7Y21/S200/E201;1;X7Y22/X01;X7Y22/X01/S201;1;X7Y22/C0;X7Y22/C0/X01;1;X6Y20/S100;X6Y20/S100/F6;1;X6Y21/S200;X6Y21/S200/S101;1;X6Y22/C6;X6Y22/C6/S201;1;X9Y21/B0;X9Y21/B0/X04;1;X6Y20/EW10;X6Y20/EW10/F6;1;X7Y20/E210;X7Y20/E210/E111;1;X8Y20/B7;X8Y20/B7/E211;1;X6Y20/F6;;1;X6Y20/E830;X6Y20/E830/F6;1;X10Y20/S250;X10Y20/S250/E834;1;X10Y21/W250;X10Y21/W250/S251;1;X9Y21/X04;X9Y21/X04/W251;1;X9Y21/B2;X9Y21/B2/X04;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_DFFE_Q_D_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 7908 ] ,
          "attributes": {
            "ROUTING": "X9Y21/E210;X9Y21/E210/Q1;1;X9Y21/A0;X9Y21/A0/E210;1;X6Y21/D1;X6Y21/D1/X08;1;X9Y21/W130;X9Y21/W130/Q1;1;X8Y21/W230;X8Y21/W230/W131;1;X7Y21/B6;X7Y21/B6/W231;1;X7Y21/C7;X7Y21/C7/W261;1;X7Y22/B0;X7Y22/B0/E212;1;X6Y22/N210;X6Y22/N210/E211;1;X6Y21/X08;X6Y21/X08/N211;1;X6Y21/B6;X6Y21/B6/X08;1;X9Y21/N130;X9Y21/N130/Q1;1;X9Y21/A2;X9Y21/A2/N130;1;X7Y21/N260;X7Y21/N260/W261;1;X7Y20/X05;X7Y20/X05/N261;1;X7Y20/C6;X7Y20/C6/X05;1;X6Y21/C0;X6Y21/C0/W262;1;X9Y21/W810;X9Y21/W810/Q1;1;X5Y21/S210;X5Y21/S210/W814;1;X5Y22/E210;X5Y22/E210/S211;1;X6Y22/B6;X6Y22/B6/E211;1;X6Y21/N260;X6Y21/N260/W262;1;X6Y20/X05;X6Y20/X05/N261;1;X6Y20/B7;X6Y20/B7/X05;1;X6Y21/X03;X6Y21/X03/W262;1;X6Y21/D3;X6Y21/D3/X03;1;X6Y21/C2;X6Y21/C2/W262;1;X8Y21/W260;X8Y21/W260/W121;1;X8Y20/X03;X8Y20/X03/N261;1;X8Y20/A7;X8Y20/A7/X03;1;X9Y21/Q1;;1;X9Y21/EW20;X9Y21/EW20/Q1;1;X8Y21/N260;X8Y21/N260/W121;1;X8Y20/C0;X8Y20/C0/N261;1",
            "hdlname": "cpu0 ir_out",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_in": {
          "hide_name": 0,
          "bits": [ 7904 ] ,
          "attributes": {
            "ROUTING": "X5Y21/CE0;X5Y21/CE0/S211;1;X5Y20/S210;X5Y20/S210/W814;1;X5Y21/E210;X5Y21/E210/S211;1;X6Y21/S210;X6Y21/S210/E211;1;X6Y22/CE0;X6Y22/CE0/S211;1;X10Y21/CE0;X10Y21/CE0/X08;1;X9Y20/W810;X9Y20/W810/S111;1;X9Y20/E210;X9Y20/E210/S111;1;X10Y20/CE2;X10Y20/CE2/E211;1;X9Y19/E130;X9Y19/E130/Q0;1;X10Y19/S230;X10Y19/S230/E131;1;X10Y21/X08;X10Y21/X08/S232;1;X6Y20/E210;X6Y20/E210/S211;1;X7Y20/CE2;X7Y20/CE2/E211;1;X8Y19/S200;X8Y19/S200/W201;1;X8Y21/S210;X8Y21/S210/S202;1;X8Y22/CE1;X8Y22/CE1/S211;1;X9Y19/SN10;X9Y19/SN10/Q0;1;X6Y19/CE1;X6Y19/CE1/W211;1;X5Y19/CE2;X5Y19/CE2/W212;1;X6Y19/CE0;X6Y19/CE0/W211;1;X5Y19/S210;X5Y19/S210/W212;1;X5Y20/A4;X5Y20/A4/S211;1;X6Y19/CE2;X6Y19/CE2/W211;1;X9Y19/Q0;;1;X9Y19/W200;X9Y19/W200/Q0;1;X7Y19/W210;X7Y19/W210/W202;1;X6Y19/S210;X6Y19/S210/W211;1;X6Y20/CE2;X6Y20/CE2/S211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:12.5-12.11",
            "hdlname": "cpu0 pc_add"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7897 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7895 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7894 ] ,
          "attributes": {
            "ROUTING": "X5Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7892 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7891 ] ,
          "attributes": {
            "ROUTING": "X5Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7889 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7888 ] ,
          "attributes": {
            "ROUTING": "X5Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7886 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7885 ] ,
          "attributes": {
            "ROUTING": "X5Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7883 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7882 ] ,
          "attributes": {
            "ROUTING": "X6Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7880 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7879 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7877 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7876 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7874 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7873 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7871 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7870 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7868 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7867 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7865 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7864 ] ,
          "attributes": {
            "ROUTING": "X7Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7862 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7861 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7859 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7858 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7856 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7855 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7853 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7852 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7850 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7849 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7847 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7846 ] ,
          "attributes": {
            "ROUTING": "X8Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7844 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7843 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7841 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7840 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7838 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7837 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7835 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7834 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7832 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7831 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7829 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7828 ] ,
          "attributes": {
            "ROUTING": "X9Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7826 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7825 ] ,
          "attributes": {
            "ROUTING": "X9Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7823 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7822 ] ,
          "attributes": {
            "ROUTING": "X9Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7820 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7819 ] ,
          "attributes": {
            "ROUTING": "X9Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7817 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7816 ] ,
          "attributes": {
            "ROUTING": "X9Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7814 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7813 ] ,
          "attributes": {
            "ROUTING": "X9Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7811 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7810 ] ,
          "attributes": {
            "ROUTING": "X10Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7808 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7807 ] ,
          "attributes": {
            "ROUTING": "X10Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7805 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7804 ] ,
          "attributes": {
            "ROUTING": "X10Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:39.17-39.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 7802 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F7;;1;X10Y15/X08;X10Y15/X08/F7;1;X10Y15/D1;X10Y15/D1/X08;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 7801 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F6;;1;X10Y15/C1;X10Y15/C1/F6;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 7800 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F4;;1;X10Y15/S240;X10Y15/S240/F4;1;X10Y15/B1;X10Y15/B1/S240;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 7799 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F3;;1;X10Y15/X02;X10Y15/X02/F3;1;X10Y15/A1;X10Y15/A1/X02;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 7796 ] ,
          "attributes": {
            "ROUTING": "X10Y16/F3;;1;X10Y16/N130;X10Y16/N130/F3;1;X10Y16/N240;X10Y16/N240/N130;1;X10Y15/X05;X10Y15/X05/N241;1;X10Y15/SEL0;X10Y15/SEL0/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7795 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7794 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7792 ] ,
          "attributes": {
            "ROUTING": "X10Y15/OF0;;1;X10Y15/S200;X10Y15/S200/OF0;1;X10Y16/C5;X10Y16/C5/S201;1;X10Y16/XD5;X10Y16/XD5/C5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7790 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7787 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F5;;1;X8Y14/XD5;X8Y14/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7785 ] ,
          "attributes": {
            "ROUTING": "X9Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7783 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F0;;1;X9Y14/XD0;X9Y14/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7781 ] ,
          "attributes": {
            "ROUTING": "X9Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7779 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F1;;1;X9Y14/XD1;X9Y14/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7777 ] ,
          "attributes": {
            "ROUTING": "X9Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7775 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F2;;1;X9Y14/XD2;X9Y14/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7773 ] ,
          "attributes": {
            "ROUTING": "X9Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7771 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F3;;1;X9Y14/XD3;X9Y14/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7769 ] ,
          "attributes": {
            "ROUTING": "X9Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7767 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F4;;1;X9Y14/XD4;X9Y14/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7765 ] ,
          "attributes": {
            "ROUTING": "X9Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 7762 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F0;;1;X6Y13/D2;X6Y13/D2/F0;1;X6Y13/XD2;X6Y13/XD2/D2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7759 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7758 ] ,
          "attributes": {
            "ROUTING": "X17Y14/F3;;1;X17Y14/W800;X17Y14/W800/F3;1;X13Y14/S230;X13Y14/S230/W804;1;X13Y15/W230;X13Y15/W230/S231;1;X12Y15/N230;X12Y15/N230/W231;1;X12Y14/A7;X12Y14/A7/N231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7756 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7755 ] ,
          "attributes": {
            "ROUTING": "X17Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7753 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7752 ] ,
          "attributes": {
            "ROUTING": "X17Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7750 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7749 ] ,
          "attributes": {
            "ROUTING": "X17Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[27]": {
          "hide_name": 0,
          "bits": [ 7746 ] ,
          "attributes": {
            "ROUTING": "X9Y14/X03;X9Y14/X03/Q4;1;X9Y14/B4;X9Y14/B4/X03;1;X9Y14/E240;X9Y14/E240/Q4;1;X11Y14/E820;X11Y14/E820/E242;1;X19Y14/W240;X19Y14/W240/E828;1;X17Y14/W240;X17Y14/W240/W242;1;X16Y14/N240;X16Y14/N240/W241;1;X16Y14/B4;X16Y14/B4/N240;1;X9Y14/Q4;;1;X9Y14/SN20;X9Y14/SN20/Q4;1;X9Y15/S260;X9Y15/S260/S121;1;X9Y16/X03;X9Y16/X03/S261;1;X9Y16/B4;X9Y16/B4/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7745 ] ,
          "attributes": {
            "ROUTING": "X16Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7743 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[26]": {
          "hide_name": 0,
          "bits": [ 7742 ] ,
          "attributes": {
            "ROUTING": "X9Y14/B3;X9Y14/B3/Q3;1;X9Y14/EW10;X9Y14/EW10/Q3;1;X10Y14/E250;X10Y14/E250/E111;1;X12Y14/E200;X12Y14/E200/E252;1;X14Y14/E200;X14Y14/E200/E202;1;X16Y14/X01;X16Y14/X01/E202;1;X16Y14/B3;X16Y14/B3/X01;1;X9Y14/Q3;;1;X9Y14/S230;X9Y14/S230/Q3;1;X9Y16/B3;X9Y16/B3/S232;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7741 ] ,
          "attributes": {
            "ROUTING": "X16Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7739 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[25]": {
          "hide_name": 0,
          "bits": [ 7738 ] ,
          "attributes": {
            "ROUTING": "X9Y14/S130;X9Y14/S130/Q2;1;X9Y14/B2;X9Y14/B2/S130;1;X9Y14/E810;X9Y14/E810/Q2;1;X17Y14/W210;X17Y14/W210/E818;1;X16Y14/B2;X16Y14/B2/W211;1;X9Y14/Q2;;1;X9Y14/S220;X9Y14/S220/Q2;1;X9Y16/X01;X9Y16/X01/S222;1;X9Y16/B2;X9Y16/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7737 ] ,
          "attributes": {
            "ROUTING": "X16Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[24]": {
          "hide_name": 0,
          "bits": [ 7734 ] ,
          "attributes": {
            "ROUTING": "X9Y14/S210;X9Y14/S210/Q1;1;X9Y16/B1;X9Y16/B1/S212;1;X9Y14/B1;X9Y14/B1/Q1;1;X9Y14/Q1;;1;X9Y14/EW20;X9Y14/EW20/Q1;1;X10Y14/E820;X10Y14/E820/E121;1;X18Y14/W270;X18Y14/W270/E828;1;X16Y14/X04;X16Y14/X04/W272;1;X16Y14/B1;X16Y14/B1/X04;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7733 ] ,
          "attributes": {
            "ROUTING": "X16Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7731 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[23]": {
          "hide_name": 0,
          "bits": [ 7730 ] ,
          "attributes": {
            "ROUTING": "X9Y14/S200;X9Y14/S200/Q0;1;X9Y16/X05;X9Y16/X05/S202;1;X9Y16/B0;X9Y16/B0/X05;1;X9Y14/X05;X9Y14/X05/Q0;1;X9Y14/B0;X9Y14/B0/X05;1;X9Y14/Q0;;1;X9Y14/E130;X9Y14/E130/Q0;1;X10Y14/E230;X10Y14/E230/E131;1;X12Y14/E260;X12Y14/E260/E232;1;X14Y14/E260;X14Y14/E260/E262;1;X16Y14/X07;X16Y14/X07/E262;1;X16Y14/B0;X16Y14/B0/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7729 ] ,
          "attributes": {
            "ROUTING": "X16Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7727 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[22]": {
          "hide_name": 0,
          "bits": [ 7726 ] ,
          "attributes": {
            "ROUTING": "X8Y14/S250;X8Y14/S250/Q5;1;X8Y16/B5;X8Y16/B5/S252;1;X10Y14/E830;X10Y14/E830/E252;1;X14Y14/S250;X14Y14/S250/E834;1;X14Y15/E250;X14Y15/E250/S251;1;X15Y15/N250;X15Y15/N250/E251;1;X15Y14/B5;X15Y14/B5/N251;1;X8Y14/Q5;;1;X8Y14/E250;X8Y14/E250/Q5;1;X8Y14/B5;X8Y14/B5/E250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7725 ] ,
          "attributes": {
            "ROUTING": "X16Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7723 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7722 ] ,
          "attributes": {
            "ROUTING": "X15Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7720 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7719 ] ,
          "attributes": {
            "ROUTING": "X15Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7717 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7716 ] ,
          "attributes": {
            "ROUTING": "X15Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7714 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7713 ] ,
          "attributes": {
            "ROUTING": "X15Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7711 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7710 ] ,
          "attributes": {
            "ROUTING": "X15Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7708 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7707 ] ,
          "attributes": {
            "ROUTING": "X15Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7705 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7704 ] ,
          "attributes": {
            "ROUTING": "X14Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7702 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7701 ] ,
          "attributes": {
            "ROUTING": "X14Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7699 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7698 ] ,
          "attributes": {
            "ROUTING": "X14Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7696 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7695 ] ,
          "attributes": {
            "ROUTING": "X14Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7693 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7692 ] ,
          "attributes": {
            "ROUTING": "X14Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7690 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7689 ] ,
          "attributes": {
            "ROUTING": "X14Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7687 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7686 ] ,
          "attributes": {
            "ROUTING": "X13Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7684 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7683 ] ,
          "attributes": {
            "ROUTING": "X13Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7681 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7680 ] ,
          "attributes": {
            "ROUTING": "X13Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7678 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7677 ] ,
          "attributes": {
            "ROUTING": "X13Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7675 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7674 ] ,
          "attributes": {
            "ROUTING": "X13Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7672 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7671 ] ,
          "attributes": {
            "ROUTING": "X13Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7669 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7668 ] ,
          "attributes": {
            "ROUTING": "X12Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7666 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7665 ] ,
          "attributes": {
            "ROUTING": "X12Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7663 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7661 ] ,
          "attributes": {
            "ROUTING": "X12Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7660 ] ,
          "attributes": {
            "ROUTING": "X12Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:35.9-35.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 7658 ] ,
          "attributes": {
            "ROUTING": "X12Y14/F2;;1;X12Y14/XD2;X12Y14/XD2/F2;1"
          }
        },
        "cpu0.clk_counter[28]": {
          "hide_name": 0,
          "bits": [ 7656 ] ,
          "attributes": {
            "ROUTING": "X9Y14/S250;X9Y14/S250/Q5;1;X9Y16/B5;X9Y16/B5/S252;1;X9Y14/B5;X9Y14/B5/E250;1;X9Y14/Q5;;1;X9Y14/E250;X9Y14/E250/Q5;1;X11Y14/E250;X11Y14/E250/E252;1;X13Y14/E200;X13Y14/E200/E252;1;X15Y14/E210;X15Y14/E210/E202;1;X16Y14/B5;X16Y14/B5/E211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7655 ] ,
          "attributes": {
            "ROUTING": "X9Y14/F5;;1;X9Y14/XD5;X9Y14/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7653 ] ,
          "attributes": {
            "ROUTING": "X10Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7651 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[0]": {
          "hide_name": 0,
          "bits": [ 7650 ] ,
          "attributes": {
            "ROUTING": "X5Y15/S230;X5Y15/S230/S222;1;X5Y16/B1;X5Y16/B1/S231;1;X6Y13/X01;X6Y13/X01/Q2;1;X6Y13/A0;X6Y13/A0/X01;1;X7Y13/E260;X7Y13/E260/E121;1;X9Y13/E830;X9Y13/E830/E262;1;X13Y13/S260;X13Y13/S260/E834;1;X13Y14/W260;X13Y14/W260/S261;1;X12Y14/X07;X12Y14/X07/W261;1;X12Y14/B1;X12Y14/B1/X07;1;X6Y13/Q2;;1;X6Y13/EW20;X6Y13/EW20/Q2;1;X5Y13/S220;X5Y13/S220/W121;1;X5Y14/X07;X5Y14/X07/S221;1;X5Y14/B1;X5Y14/B1/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7648 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[1]": {
          "hide_name": 0,
          "bits": [ 7647 ] ,
          "attributes": {
            "ROUTING": "X4Y14/E220;X4Y14/E220/W818;1;X5Y14/X01;X5Y14/X01/E221;1;X5Y14/B2;X5Y14/B2/X01;1;X12Y14/S130;X12Y14/S130/Q2;1;X12Y14/B2;X12Y14/B2/S130;1;X12Y14/Q2;;1;X12Y14/W810;X12Y14/W810/Q2;1;X4Y14/S220;X4Y14/S220/W818;1;X4Y16/E220;X4Y16/E220/S222;1;X5Y16/X01;X5Y16/X01/E221;1;X5Y16/B2;X5Y16/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7646 ] ,
          "attributes": {
            "ROUTING": "X5Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7644 ] ,
          "attributes": {
            "ROUTING": "X5Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[2]": {
          "hide_name": 0,
          "bits": [ 7642 ] ,
          "attributes": {
            "ROUTING": "X5Y14/SN10;X5Y14/SN10/Q3;1;X5Y15/S210;X5Y15/S210/S111;1;X5Y16/B3;X5Y16/B3/S211;1;X5Y14/B3;X5Y14/B3/Q3;1;X5Y14/Q3;;1;X5Y14/E230;X5Y14/E230/Q3;1;X7Y14/E800;X7Y14/E800/E232;1;X11Y14/N230;X11Y14/N230/E804;1;X11Y13/E230;X11Y13/E230/N231;1;X12Y13/S230;X12Y13/S230/E231;1;X12Y14/B3;X12Y14/B3/S231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 7641 ] ,
          "attributes": {
            "ROUTING": "X5Y14/F3;;1;X5Y14/XD3;X5Y14/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7639 ] ,
          "attributes": {
            "ROUTING": "X5Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[3]": {
          "hide_name": 0,
          "bits": [ 7637 ] ,
          "attributes": {
            "ROUTING": "X5Y14/N240;X5Y14/N240/Q4;1;X5Y14/B4;X5Y14/B4/N240;1;X5Y14/E240;X5Y14/E240/Q4;1;X7Y14/E250;X7Y14/E250/E242;1;X9Y14/E830;X9Y14/E830/E252;1;X13Y14/N250;X13Y14/N250/E834;1;X13Y13/W250;X13Y13/W250/N251;1;X12Y13/S250;X12Y13/S250/W251;1;X12Y14/B4;X12Y14/B4/S251;1;X5Y14/Q4;;1;X5Y14/S240;X5Y14/S240/Q4;1;X5Y16/X03;X5Y16/X03/S242;1;X5Y16/B4;X5Y16/B4/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 7636 ] ,
          "attributes": {
            "ROUTING": "X5Y14/F4;;1;X5Y14/XD4;X5Y14/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_28_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7634 ] ,
          "attributes": {
            "ROUTING": "X5Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[4]": {
          "hide_name": 0,
          "bits": [ 7632 ] ,
          "attributes": {
            "ROUTING": "X5Y14/S250;X5Y14/S250/Q5;1;X5Y16/B5;X5Y16/B5/S252;1;X11Y14/E210;X11Y14/E210/E202;1;X12Y14/B5;X12Y14/B5/E211;1;X7Y14/E200;X7Y14/E200/E252;1;X9Y14/E200;X9Y14/E200/E202;1;X10Y14/S200;X10Y14/S200/E201;1;X10Y15/C7;X10Y15/C7/S201;1;X5Y14/Q5;;1;X5Y14/E250;X5Y14/E250/Q5;1;X5Y14/B5;X5Y14/B5/E250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 7631 ] ,
          "attributes": {
            "ROUTING": "X5Y14/F5;;1;X5Y14/XD5;X5Y14/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_27_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7629 ] ,
          "attributes": {
            "ROUTING": "X6Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[5]": {
          "hide_name": 0,
          "bits": [ 7627 ] ,
          "attributes": {
            "ROUTING": "X6Y14/E200;X6Y14/E200/Q0;1;X8Y14/E800;X8Y14/E800/E202;1;X16Y14/W130;X16Y14/W130/E808;1;X15Y14/W230;X15Y14/W230/W131;1;X13Y14/B0;X13Y14/B0/W232;1;X6Y14/X05;X6Y14/X05/Q0;1;X6Y14/B0;X6Y14/B0/X05;1;X6Y14/Q0;;1;X6Y14/S200;X6Y14/S200/Q0;1;X6Y16/X05;X6Y16/X05/S202;1;X6Y16/B0;X6Y16/B0/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 7626 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F0;;1;X6Y14/XD0;X6Y14/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_26_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7624 ] ,
          "attributes": {
            "ROUTING": "X6Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[6]": {
          "hide_name": 0,
          "bits": [ 7622 ] ,
          "attributes": {
            "ROUTING": "X6Y14/B1;X6Y14/B1/Q1;1;X6Y15/E210;X6Y15/E210/S211;1;X8Y15/E210;X8Y15/E210/E212;1;X10Y15/B7;X10Y15/B7/E212;1;X6Y14/S210;X6Y14/S210/Q1;1;X6Y16/B1;X6Y16/B1/S212;1;X6Y14/Q1;;1;X6Y14/EW20;X6Y14/EW20/Q1;1;X7Y14/E820;X7Y14/E820/E121;1;X15Y14/W270;X15Y14/W270/E828;1;X13Y14/X04;X13Y14/X04/W272;1;X13Y14/B1;X13Y14/B1/X04;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 7621 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F1;;1;X6Y14/XD1;X6Y14/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_25_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7619 ] ,
          "attributes": {
            "ROUTING": "X6Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[7]": {
          "hide_name": 0,
          "bits": [ 7617 ] ,
          "attributes": {
            "ROUTING": "X6Y14/E810;X6Y14/E810/Q2;1;X14Y14/W210;X14Y14/W210/E818;1;X13Y14/B2;X13Y14/B2/W211;1;X6Y15/S230;X6Y15/S230/S131;1;X6Y16/B2;X6Y16/B2/S231;1;X6Y15/E270;X6Y15/E270/S131;1;X8Y15/E270;X8Y15/E270/E272;1;X10Y15/A7;X10Y15/A7/E272;1;X6Y14/Q2;;1;X6Y14/S130;X6Y14/S130/Q2;1;X6Y14/B2;X6Y14/B2/S130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 7616 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F2;;1;X6Y14/XD2;X6Y14/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_24_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7614 ] ,
          "attributes": {
            "ROUTING": "X6Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[8]": {
          "hide_name": 0,
          "bits": [ 7612 ] ,
          "attributes": {
            "ROUTING": "X6Y14/B3;X6Y14/B3/Q3;1;X6Y15/E810;X6Y15/E810/S111;1;X10Y15/S220;X10Y15/S220/E814;1;X10Y15/C4;X10Y15/C4/S220;1;X6Y14/E130;X6Y14/E130/Q3;1;X7Y14/E230;X7Y14/E230/E131;1;X9Y14/E230;X9Y14/E230/E232;1;X11Y14/E230;X11Y14/E230/E232;1;X13Y14/B3;X13Y14/B3/E232;1;X6Y14/Q3;;1;X6Y14/SN10;X6Y14/SN10/Q3;1;X6Y15/S210;X6Y15/S210/S111;1;X6Y16/B3;X6Y16/B3/S211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 7611 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F3;;1;X6Y14/XD3;X6Y14/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_23_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7609 ] ,
          "attributes": {
            "ROUTING": "X6Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[9]": {
          "hide_name": 0,
          "bits": [ 7607 ] ,
          "attributes": {
            "ROUTING": "X6Y14/X03;X6Y14/X03/Q4;1;X6Y14/B4;X6Y14/B4/X03;1;X6Y14/E240;X6Y14/E240/Q4;1;X8Y14/E820;X8Y14/E820/E242;1;X16Y14/W240;X16Y14/W240/E828;1;X14Y14/W240;X14Y14/W240/W242;1;X13Y14/X03;X13Y14/X03/W241;1;X13Y14/B4;X13Y14/B4/X03;1;X6Y14/Q4;;1;X6Y14/S240;X6Y14/S240/Q4;1;X6Y16/X03;X6Y16/X03/S242;1;X6Y16/B4;X6Y16/B4/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 7606 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F4;;1;X6Y14/XD4;X6Y14/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7604 ] ,
          "attributes": {
            "ROUTING": "X6Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[10]": {
          "hide_name": 0,
          "bits": [ 7602 ] ,
          "attributes": {
            "ROUTING": "X6Y14/W100;X6Y14/W100/Q5;1;X6Y14/B5;X6Y14/B5/W100;1;X6Y14/S100;X6Y14/S100/Q5;1;X6Y15/S200;X6Y15/S200/S101;1;X6Y16/X01;X6Y16/X01/S201;1;X6Y16/B5;X6Y16/B5/X01;1;X9Y14/E820;X9Y14/E820/E242;1;X13Y14/N240;X13Y14/N240/E824;1;X13Y14/B5;X13Y14/B5/N240;1;X6Y14/Q5;;1;X6Y14/E100;X6Y14/E100/Q5;1;X7Y14/E240;X7Y14/E240/E101;1;X9Y14/S240;X9Y14/S240/E242;1;X9Y15/E240;X9Y15/E240/S241;1;X10Y15/X03;X10Y15/X03/E241;1;X10Y15/B4;X10Y15/B4/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 7601 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F5;;1;X6Y14/XD5;X6Y14/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7599 ] ,
          "attributes": {
            "ROUTING": "X7Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[11]": {
          "hide_name": 0,
          "bits": [ 7597 ] ,
          "attributes": {
            "ROUTING": "X7Y14/B0;X7Y14/B0/S100;1;X10Y14/S220;X10Y14/S220/E222;1;X10Y15/X07;X10Y15/X07/S221;1;X10Y15/A4;X10Y15/A4/X07;1;X7Y14/EW20;X7Y14/EW20/Q0;1;X8Y14/E220;X8Y14/E220/E121;1;X10Y14/E220;X10Y14/E220/E222;1;X12Y14/E230;X12Y14/E230/E222;1;X14Y14/B0;X14Y14/B0/E232;1;X7Y14/Q0;;1;X7Y14/S100;X7Y14/S100/Q0;1;X7Y15/S240;X7Y15/S240/S101;1;X7Y16/X05;X7Y16/X05/S241;1;X7Y16/B0;X7Y16/B0/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 7596 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F0;;1;X7Y14/XD0;X7Y14/XD0/F0;1"
          }
        },
        "cpu0.clk_counter[29]": {
          "hide_name": 0,
          "bits": [ 7594 ] ,
          "attributes": {
            "ROUTING": "X10Y14/S100;X10Y14/S100/Q0;1;X10Y14/B0;X10Y14/B0/S100;1;X10Y14/E200;X10Y14/E200/Q0;1;X12Y14/E210;X12Y14/E210/E202;1;X14Y14/E210;X14Y14/E210/E212;1;X16Y14/E210;X16Y14/E210/E212;1;X17Y14/B0;X17Y14/B0/E211;1;X10Y14/Q0;;1;X10Y14/S130;X10Y14/S130/Q0;1;X10Y15/S230;X10Y15/S230/S131;1;X10Y16/B0;X10Y16/B0/S231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7593 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F0;;1;X10Y14/XD0;X10Y14/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7591 ] ,
          "attributes": {
            "ROUTING": "X10Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7590 ] ,
          "attributes": {
            "ROUTING": "X10Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7588 ] ,
          "attributes": {
            "ROUTING": "X7Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[12]": {
          "hide_name": 0,
          "bits": [ 7586 ] ,
          "attributes": {
            "ROUTING": "X7Y14/E100;X7Y14/E100/Q1;1;X8Y14/S240;X8Y14/S240/E101;1;X8Y15/E240;X8Y15/E240/S241;1;X10Y15/C6;X10Y15/C6/E242;1;X7Y14/S210;X7Y14/S210/Q1;1;X7Y16/B1;X7Y16/B1/S212;1;X7Y14/B1;X7Y14/B1/Q1;1;X7Y14/Q1;;1;X7Y14/EW10;X7Y14/EW10/Q1;1;X8Y14/E810;X8Y14/E810/E111;1;X16Y14/W220;X16Y14/W220/E818;1;X14Y14/X05;X14Y14/X05/W222;1;X14Y14/B1;X14Y14/B1/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 7585 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F1;;1;X7Y14/XD1;X7Y14/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7583 ] ,
          "attributes": {
            "ROUTING": "X7Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[13]": {
          "hide_name": 0,
          "bits": [ 7581 ] ,
          "attributes": {
            "ROUTING": "X7Y14/E810;X7Y14/E810/Q2;1;X15Y14/W210;X15Y14/W210/E818;1;X14Y14/B2;X14Y14/B2/W211;1;X7Y15/S230;X7Y15/S230/S131;1;X7Y16/B2;X7Y16/B2/S231;1;X7Y14/Q2;;1;X7Y14/S130;X7Y14/S130/Q2;1;X7Y14/B2;X7Y14/B2/S130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 7580 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F2;;1;X7Y14/XD2;X7Y14/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7578 ] ,
          "attributes": {
            "ROUTING": "X7Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[14]": {
          "hide_name": 0,
          "bits": [ 7576 ] ,
          "attributes": {
            "ROUTING": "X11Y15/E260;X11Y15/E260/E232;1;X13Y15/E270;X13Y15/E270/E262;1;X14Y15/N270;X14Y15/N270/E271;1;X14Y14/X04;X14Y14/X04/N271;1;X14Y14/B3;X14Y14/B3/X04;1;X7Y14/B3;X7Y14/B3/Q3;1;X7Y15/E230;X7Y15/E230/S231;1;X9Y15/E230;X9Y15/E230/E232;1;X10Y15/B6;X10Y15/B6/E231;1;X7Y14/Q3;;1;X7Y14/S230;X7Y14/S230/Q3;1;X7Y16/B3;X7Y16/B3/S232;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 7575 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F3;;1;X7Y14/XD3;X7Y14/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7573 ] ,
          "attributes": {
            "ROUTING": "X7Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[15]": {
          "hide_name": 0,
          "bits": [ 7571 ] ,
          "attributes": {
            "ROUTING": "X7Y15/S250;X7Y15/S250/S111;1;X7Y16/B4;X7Y16/B4/S251;1;X7Y14/E130;X7Y14/E130/Q4;1;X8Y14/E270;X8Y14/E270/E131;1;X10Y14/E270;X10Y14/E270/E272;1;X12Y14/E220;X12Y14/E220/E272;1;X14Y14/X01;X14Y14/X01/E222;1;X14Y14/B4;X14Y14/B4/X01;1;X7Y14/SN10;X7Y14/SN10/Q4;1;X7Y15/E210;X7Y15/E210/S111;1;X9Y15/E210;X9Y15/E210/E212;1;X10Y15/X06;X10Y15/X06/E211;1;X10Y15/A6;X10Y15/A6/X06;1;X7Y14/Q4;;1;X7Y14/X03;X7Y14/X03/Q4;1;X7Y14/B4;X7Y14/B4/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 7570 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F4;;1;X7Y14/XD4;X7Y14/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7568 ] ,
          "attributes": {
            "ROUTING": "X7Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[16]": {
          "hide_name": 0,
          "bits": [ 7566 ] ,
          "attributes": {
            "ROUTING": "X7Y14/E830;X7Y14/E830/Q5;1;X15Y14/W100;X15Y14/W100/E838;1;X14Y14/N240;X14Y14/N240/W101;1;X14Y14/B5;X14Y14/B5/N240;1;X7Y14/S250;X7Y14/S250/Q5;1;X7Y16/B5;X7Y16/B5/S252;1;X7Y14/Q5;;1;X7Y14/W100;X7Y14/W100/Q5;1;X7Y14/B5;X7Y14/B5/W100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 7565 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F5;;1;X7Y14/XD5;X7Y14/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7563 ] ,
          "attributes": {
            "ROUTING": "X8Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[17]": {
          "hide_name": 0,
          "bits": [ 7561 ] ,
          "attributes": {
            "ROUTING": "X8Y15/E230;X8Y15/E230/S131;1;X10Y15/B3;X10Y15/B3/E232;1;X8Y14/S100;X8Y14/S100/Q0;1;X8Y14/B0;X8Y14/B0/S100;1;X8Y14/EW20;X8Y14/EW20/Q0;1;X9Y14/E220;X9Y14/E220/E121;1;X11Y14/E810;X11Y14/E810/E222;1;X19Y14/W220;X19Y14/W220/E818;1;X17Y14/W230;X17Y14/W230/W222;1;X15Y14/B0;X15Y14/B0/W232;1;X8Y14/Q0;;1;X8Y14/S130;X8Y14/S130/Q0;1;X8Y15/S230;X8Y15/S230/S131;1;X8Y16/B0;X8Y16/B0/S231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 7560 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F0;;1;X8Y14/XD0;X8Y14/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7558 ] ,
          "attributes": {
            "ROUTING": "X8Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[18]": {
          "hide_name": 0,
          "bits": [ 7556 ] ,
          "attributes": {
            "ROUTING": "X8Y14/SN10;X8Y14/SN10/Q1;1;X8Y15/E250;X8Y15/E250/S111;1;X10Y15/A3;X10Y15/A3/E252;1;X8Y14/E100;X8Y14/E100/Q1;1;X9Y14/E800;X9Y14/E800/E101;1;X17Y14/W130;X17Y14/W130/E808;1;X16Y14/W230;X16Y14/W230/W131;1;X15Y14/B1;X15Y14/B1/W231;1;X8Y14/B1;X8Y14/B1/Q1;1;X8Y14/Q1;;1;X8Y14/S210;X8Y14/S210/Q1;1;X8Y16/B1;X8Y16/B1/S212;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 7555 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F1;;1;X8Y14/XD1;X8Y14/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7553 ] ,
          "attributes": {
            "ROUTING": "X8Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[19]": {
          "hide_name": 0,
          "bits": [ 7551 ] ,
          "attributes": {
            "ROUTING": "X8Y14/S220;X8Y14/S220/Q2;1;X8Y16/X01;X8Y16/X01/S222;1;X8Y16/B2;X8Y16/B2/X01;1;X8Y14/E130;X8Y14/E130/Q2;1;X9Y14/E270;X9Y14/E270/E131;1;X11Y14/E220;X11Y14/E220/E272;1;X13Y14/E230;X13Y14/E230/E222;1;X15Y14/B2;X15Y14/B2/E232;1;X8Y14/Q2;;1;X8Y14/X01;X8Y14/X01/Q2;1;X8Y14/B2;X8Y14/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7550 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F2;;1;X8Y14/XD2;X8Y14/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7548 ] ,
          "attributes": {
            "ROUTING": "X8Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[20]": {
          "hide_name": 0,
          "bits": [ 7546 ] ,
          "attributes": {
            "ROUTING": "X8Y14/S230;X8Y14/S230/Q3;1;X8Y16/B3;X8Y16/B3/S232;1;X8Y14/B3;X8Y14/B3/Q3;1;X8Y14/Q3;;1;X8Y14/EW10;X8Y14/EW10/Q3;1;X9Y14/E210;X9Y14/E210/E111;1;X11Y14/E240;X11Y14/E240/E212;1;X13Y14/E240;X13Y14/E240/E242;1;X15Y14/X03;X15Y14/X03/E242;1;X15Y14/B3;X15Y14/B3/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7545 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F3;;1;X8Y14/XD3;X8Y14/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7543 ] ,
          "attributes": {
            "ROUTING": "X8Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7542 ] ,
          "attributes": {
            "ROUTING": "X8Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:33.20-33.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[21]": {
          "hide_name": 0,
          "bits": [ 7540 ] ,
          "attributes": {
            "ROUTING": "X8Y14/SN20;X8Y14/SN20/Q4;1;X8Y15/S260;X8Y15/S260/S121;1;X8Y16/X03;X8Y16/X03/S261;1;X8Y16/B4;X8Y16/B4/X03;1;X8Y14/E240;X8Y14/E240/Q4;1;X10Y14/E240;X10Y14/E240/E242;1;X12Y14/E240;X12Y14/E240/E242;1;X14Y14/E240;X14Y14/E240/E242;1;X15Y14/N240;X15Y14/N240/E241;1;X15Y14/B4;X15Y14/B4/N240;1;X8Y14/Q4;;1;X8Y14/N240;X8Y14/N240/Q4;1;X8Y14/B4;X8Y14/B4/N240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7539 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F4;;1;X8Y14/XD4;X8Y14/XD4/F4;1"
          }
        },
        "cpu0.clk_counter[30]": {
          "hide_name": 0,
          "bits": [ 7537 ] ,
          "attributes": {
            "ROUTING": "X10Y14/SN10;X10Y14/SN10/Q5;1;X10Y15/S250;X10Y15/S250/S111;1;X10Y16/W250;X10Y16/W250/S251;1;X10Y16/B1;X10Y16/B1/W250;1;X10Y14/E130;X10Y14/E130/Q5;1;X11Y14/E270;X11Y14/E270/E131;1;X13Y14/E220;X13Y14/E220/E272;1;X15Y14/E230;X15Y14/E230/E222;1;X17Y14/B1;X17Y14/B1/E232;1;X10Y14/Q5;;1;X10Y14/W250;X10Y14/W250/Q5;1;X10Y14/B1;X10Y14/B1/W250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7536 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F1;;1;X10Y14/B5;X10Y14/B5/F1;1;X10Y14/XD5;X10Y14/XD5/B5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 7534 ] ,
          "attributes": {
            "ROUTING": "X8Y14/LSR2;X8Y14/LSR2/X07;1;X7Y14/LSR1;X7Y14/LSR1/X07;1;X6Y14/N250;X6Y14/N250/W251;1;X6Y13/X06;X6Y13/X06/N251;1;X6Y13/LSR1;X6Y13/LSR1/X06;1;X10Y14/LSR0;X10Y14/LSR0/X07;1;X12Y14/X08;X12Y14/X08/F7;1;X12Y14/LSR1;X12Y14/LSR1/X08;1;X9Y14/LSR1;X9Y14/LSR1/X07;1;X7Y14/LSR0;X7Y14/LSR0/X07;1;X9Y14/LSR0;X9Y14/LSR0/X07;1;X10Y14/LSR2;X10Y14/LSR2/X07;1;X8Y14/LSR0;X8Y14/LSR0/X07;1;X7Y14/X07;X7Y14/X07/W242;1;X7Y14/LSR2;X7Y14/LSR2/X07;1;X6Y14/LSR2;X6Y14/LSR2/X07;1;X5Y14/LSR2;X5Y14/LSR2/X08;1;X6Y14/LSR1;X6Y14/LSR1/X07;1;X8Y14/X07;X8Y14/X07/W241;1;X8Y14/LSR1;X8Y14/LSR1/X07;1;X9Y14/W240;X9Y14/W240/W242;1;X7Y14/W240;X7Y14/W240/W242;1;X6Y14/X07;X6Y14/X07/W241;1;X6Y14/LSR0;X6Y14/LSR0/X07;1;X9Y14/X07;X9Y14/X07/W242;1;X9Y14/LSR2;X9Y14/LSR2/X07;1;X10Y14/X07;X10Y14/X07/W241;1;X10Y14/LSR1;X10Y14/LSR1/X07;1;X12Y14/F7;;1;X12Y14/W100;X12Y14/W100/F7;1;X11Y14/W240;X11Y14/W240/W101;1;X9Y14/W250;X9Y14/W250/W242;1;X7Y14/W250;X7Y14/W250/W252;1;X5Y14/X08;X5Y14/X08/W252;1;X5Y14/LSR1;X5Y14/LSR1/X08;1"
          }
        },
        "cpu0.clk_counter[31]": {
          "hide_name": 0,
          "bits": [ 7533 ] ,
          "attributes": {
            "ROUTING": "X10Y14/SN20;X10Y14/SN20/Q2;1;X10Y15/S260;X10Y15/S260/S121;1;X10Y16/X03;X10Y16/X03/S261;1;X10Y16/B2;X10Y16/B2/X03;1;X10Y14/X01;X10Y14/X01/Q2;1;X10Y14/B2;X10Y14/B2/X01;1;X10Y14/Q2;;1;X10Y14/E810;X10Y14/E810/Q2;1;X18Y14/W220;X18Y14/W220/E818;1;X17Y14/X01;X17Y14/X01/W221;1;X17Y14/B2;X17Y14/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.11-30.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 7532 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F2;;1;X10Y14/XD2;X10Y14/XD2/F2;1"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7315 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.18-1.21"
          }
        },
        "cpu0.clk": {
          "hide_name": 0,
          "bits": [ 7522 ] ,
          "attributes": {
            "ROUTING": "X22Y13/GB00;X23Y13/GBO0/GT00;5;X24Y13/CLK2;X24Y13/CLK2/GB00;5;X40Y3/CLK1;X40Y3/CLK1/GB00;5;X17Y19/CLK0;X17Y19/CLK0/GB00;5;X39Y13/GBO0;X39Y13/GBO0/GT00;5;X40Y13/CLK0;X40Y13/CLK0/GB00;5;X40Y12/GB00;X39Y12/GBO0/GT00;5;X40Y12/CLK1;X40Y12/CLK1/GB00;5;X40Y3/CLK0;X40Y3/CLK0/GB00;5;X16Y19/GB00;X15Y19/GBO0/GT00;5;X17Y19/CLK2;X17Y19/CLK2/GB00;5;X39Y19/GT00;X39Y19/GT00/SPINE24;5;X39Y19/GBO0;X39Y19/GBO0/GT00;5;X40Y19/CLK2;X40Y19/CLK2/GB00;5;X39Y4/GB00;X39Y4/GBO0/GT00;5;X40Y4/CLK1;X40Y4/CLK1/GB00;5;X39Y1/SPINE0;X29Y9/SPINE0/PCLKR1;5;X39Y5/GT00;X39Y1/GT00/SPINE0;5;X38Y3/GB00;X39Y3/GBO0/GT00;5;X40Y3/CLK2;X40Y3/CLK2/GB00;5;X35Y19/SPINE24;X28Y9/SPINE24/PCLKR1;5;X43Y23/GT00;X43Y19/GT00/SPINE24;5;X43Y13/GBO0;X43Y13/GBO0/GT00;5;X43Y13/CLK1;X43Y13/CLK1/GB00;5;X17Y15/CLK1;X17Y15/CLK1/GB00;5;X17Y15/CLK2;X17Y15/CLK2/GB00;5;X14Y15/GB00;X15Y15/GBO0/GT00;5;X17Y15/CLK0;X17Y15/CLK0/GB00;5;X22Y14/CLK2;X22Y14/CLK2/GB00;5;X23Y14/CLK0;X23Y14/CLK0/GB00;5;X23Y14/CLK1;X23Y14/CLK1/GB00;5;X23Y14/CLK2;X23Y14/CLK2/GB00;5;X20Y14/CLK1;X20Y14/CLK1/GB00;5;X21Y14/CLK1;X21Y14/CLK1/GB00;5;X19Y23/GT00;X19Y19/GT00/SPINE16;5;X20Y14/GB00;X19Y14/GBO0/GT00;5;X21Y14/CLK2;X21Y14/CLK2/GB00;5;X22Y14/CLK0;X22Y14/CLK0/GB00;5;X22Y14/CLK1;X22Y14/CLK1/GB00;5;X24Y14/CLK1;X24Y14/CLK1/GB00;5;X24Y14/GB00;X23Y14/GBO0/GT00;5;X24Y14/CLK2;X24Y14/CLK2/GB00;5;X11Y16/GBO0;X11Y16/GBO0/GT00;5;X10Y16/CLK2;X10Y16/CLK2/GB00;5;X9Y14/CLK0;X9Y14/CLK0/GB00;5;X9Y14/CLK1;X9Y14/CLK1/GB00;5;X7Y13/GBO0;X7Y13/GBO0/GT00;5;X6Y13/CLK1;X6Y13/CLK1/GB00;5;X12Y14/CLK1;X12Y14/CLK1/GB00;5;X9Y14/CLK2;X9Y14/CLK2/GB00;5;X5Y14/CLK1;X5Y14/CLK1/GB00;5;X3Y26/GT00;X3Y19/GT00/SPINE16;5;X3Y14/GB00;X3Y14/GBO0/GT00;5;X5Y14/CLK2;X5Y14/CLK2/GB00;5;X6Y14/CLK0;X6Y14/CLK0/GB00;5;X6Y14/CLK1;X6Y14/CLK1/GB00;5;X6Y14/CLK2;X6Y14/CLK2/GB00;5;X10Y14/CLK0;X10Y14/CLK0/GB00;5;X7Y14/CLK0;X7Y14/CLK0/GB00;5;X7Y14/CLK1;X7Y14/CLK1/GB00;5;X7Y14/CLK2;X7Y14/CLK2/GB00;5;X8Y14/CLK0;X8Y14/CLK0/GB00;5;X8Y14/CLK1;X8Y14/CLK1/GB00;5;X7Y14/GB00;X7Y14/GBO0/GT00;5;X8Y14/CLK2;X8Y14/CLK2/GB00;5;X10Y14/CLK2;X10Y14/CLK2/GB00;5;X11Y14/GBO0;X11Y14/GBO0/GT00;5;X10Y14/CLK1;X10Y14/CLK1/GB00;5;X11Y22/CLK2;X11Y22/CLK2/GB00;5;X12Y23/CLK2;X12Y23/CLK2/GB00;5;X12Y23/GB00;X11Y23/GBO0/GT00;5;X12Y23/CLK0;X12Y23/CLK0/GB00;5;X11Y16/GT00;X11Y19/GT00/SPINE16;5;X13Y22/GB00;X11Y22/GBO0/GT00;5;X10Y22/CLK1;X10Y22/CLK1/GB00;5;X8Y23/CLK2;X8Y23/CLK2/GB00;5;X7Y24/GT00;X7Y19/GT00/SPINE16;5;X7Y23/GBO0;X7Y23/GBO0/GT00;5;X7Y23/CLK0;X7Y23/CLK0/GB00;5;X23Y20/GT00;X23Y19/GT00/SPINE16;5;X22Y23/GB00;X23Y23/GBO0/GT00;5;X27Y23/CLK1;X27Y23/CLK1/GB00;5;X27Y9/SPINE16;X27Y9/SPINE16/PCLKR1;5;X15Y13/GT00;X15Y19/GT00/SPINE16;5;X16Y21/GB00;X15Y21/GBO0/GT00;5;X16Y21/CLK2;X16Y21/CLK2/GB00;5;X27Y9/PCLKR1;;5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.23-2.26",
            "hdlname": "disp clk"
          }
        },
        "cpu0.b_in": {
          "hide_name": 0,
          "bits": [ 7509 ] ,
          "attributes": {
            "ROUTING": "X9Y22/X05;X9Y22/X05/W201;1;X9Y22/CE0;X9Y22/CE0/X05;1;X7Y22/CE2;X7Y22/CE2/W211;1;X10Y22/W200;X10Y22/W200/S101;1;X8Y22/W210;X8Y22/W210/W202;1;X7Y22/CE1;X7Y22/CE1/W211;1;X8Y21/CE2;X8Y21/CE2/W212;1;X10Y21/Q3;;1;X10Y21/S100;X10Y21/S100/Q3;1;X10Y21/W210;X10Y21/W210/S100;1;X9Y21/CE1;X9Y21/CE1/W211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:20.5-20.9",
            "hdlname": "cpu0 b_in"
          }
        },
        "cpu0.b_in_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7507 ] ,
          "attributes": {
            "ROUTING": "X10Y21/F6;;1;X10Y21/X07;X10Y21/X07/F6;1;X10Y21/LSR1;X10Y21/LSR1/X07;1"
          }
        },
        "cpu0.b_reg[7]": {
          "hide_name": 0,
          "bits": [ 7504 ] ,
          "attributes": {
            "ROUTING": "X8Y21/Q5;;1;X8Y21/S130;X8Y21/S130/Q5;1;X8Y21/B2;X8Y21/B2/S130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:127.10-127.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7503 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.b_reg[0]": {
          "hide_name": 0,
          "bits": [ 7501 ] ,
          "attributes": {
            "ROUTING": "X7Y22/Q2;;1;X7Y22/SN10;X7Y22/SN10/Q2;1;X7Y21/W250;X7Y21/W250/N111;1;X7Y21/B1;X7Y21/B1/W250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:127.10-127.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu[0]": {
          "hide_name": 0,
          "bits": [ 7499 ] ,
          "attributes": {
            "ROUTING": "X7Y21/Q1;;1;X7Y21/W130;X7Y21/W130/Q1;1;X7Y21/B7;X7Y21/B7/W130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:136.10-136.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7498 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F1;;1;X7Y21/XD1;X7Y21/XD1/F1;1"
          }
        },
        "cpu0.b_reg[1]": {
          "hide_name": 0,
          "bits": [ 7496 ] ,
          "attributes": {
            "ROUTING": "X7Y22/Q5;;1;X7Y22/N130;X7Y22/N130/Q5;1;X7Y21/B2;X7Y21/B2/N131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:127.10-127.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7495 ] ,
          "attributes": {
            "ROUTING": "X7Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[1]": {
          "hide_name": 0,
          "bits": [ 7493 ] ,
          "attributes": {
            "ROUTING": "X7Y21/Q2;;1;X7Y21/EW10;X7Y21/EW10/Q2;1;X6Y21/B3;X6Y21/B3/W111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:136.10-136.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7492 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F2;;1;X7Y21/XD2;X7Y21/XD2/F2;1"
          }
        },
        "cpu0.b_reg[2]": {
          "hide_name": 0,
          "bits": [ 7490 ] ,
          "attributes": {
            "ROUTING": "X7Y22/Q4;;1;X7Y22/S100;X7Y22/S100/Q4;1;X7Y22/N210;X7Y22/N210/S100;1;X7Y21/B3;X7Y21/B3/N211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:127.10-127.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7489 ] ,
          "attributes": {
            "ROUTING": "X7Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[2]": {
          "hide_name": 0,
          "bits": [ 7487 ] ,
          "attributes": {
            "ROUTING": "X7Y21/Q3;;1;X7Y21/N100;X7Y21/N100/Q3;1;X7Y20/B6;X7Y20/B6/N101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:136.10-136.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7486 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F3;;1;X7Y21/XD3;X7Y21/XD3/F3;1"
          }
        },
        "cpu0.b_reg[3]": {
          "hide_name": 0,
          "bits": [ 7484 ] ,
          "attributes": {
            "ROUTING": "X7Y22/Q3;;1;X7Y22/N100;X7Y22/N100/Q3;1;X7Y21/B4;X7Y21/B4/N101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:127.10-127.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7483 ] ,
          "attributes": {
            "ROUTING": "X7Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[3]": {
          "hide_name": 0,
          "bits": [ 7481 ] ,
          "attributes": {
            "ROUTING": "X7Y21/Q4;;1;X7Y21/W240;X7Y21/W240/Q4;1;X6Y21/S240;X6Y21/S240/W241;1;X6Y21/B1;X6Y21/B1/S240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:136.10-136.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7480 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F4;;1;X7Y21/XD4;X7Y21/XD4/F4;1"
          }
        },
        "cpu0.b_reg[4]": {
          "hide_name": 0,
          "bits": [ 7478 ] ,
          "attributes": {
            "ROUTING": "X9Y22/Q1;;1;X9Y22/W130;X9Y22/W130/Q1;1;X8Y22/W270;X8Y22/W270/W131;1;X7Y22/N270;X7Y22/N270/W271;1;X7Y21/B5;X7Y21/B5/N271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:127.10-127.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7477 ] ,
          "attributes": {
            "ROUTING": "X7Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[4]": {
          "hide_name": 0,
          "bits": [ 7475 ] ,
          "attributes": {
            "ROUTING": "X7Y21/Q5;;1;X7Y21/E250;X7Y21/E250/Q5;1;X8Y21/X08;X8Y21/X08/E251;1;X8Y21/B7;X8Y21/B7/X08;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:136.10-136.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7474 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F5;;1;X7Y21/XD5;X7Y21/XD5/F5;1"
          }
        },
        "cpu0.b_reg[5]": {
          "hide_name": 0,
          "bits": [ 7472 ] ,
          "attributes": {
            "ROUTING": "X8Y21/Q4;;1;X8Y21/S100;X8Y21/S100/Q4;1;X8Y21/B0;X8Y21/B0/S100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:127.10-127.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7471 ] ,
          "attributes": {
            "ROUTING": "X8Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[5]": {
          "hide_name": 0,
          "bits": [ 7469 ] ,
          "attributes": {
            "ROUTING": "X8Y21/Q0;;1;X8Y21/E130;X8Y21/E130/Q0;1;X9Y21/S230;X9Y21/S230/E131;1;X9Y21/C7;X9Y21/C7/S230;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:136.10-136.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7468 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F0;;1;X8Y21/XD0;X8Y21/XD0/F0;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 9145 ] ,
          "attributes": {
            "ROUTING": "X10Y17/D1;X10Y17/D1/E270;1;X17Y14/A1;X17Y14/A1/E210;1;X11Y15/D4;X11Y15/D4/W270;1;X14Y14/D2;X14Y14/D2/S270;1;X12Y13/E210;X12Y13/E210/VSS;1;X12Y13/A1;X12Y13/A1/E210;1;X19Y15/A4;X19Y15/A4/W210;1;X14Y17/A4;X14Y17/A4/W210;1;X15Y13/A5;X15Y13/A5/W210;1;X6Y14/A3;X6Y14/A3/N210;1;X8Y14/A1;X8Y14/A1/E210;1;X17Y17/N210;X17Y17/N210/VSS;1;X17Y17/A3;X17Y17/A3/N210;1;X12Y14/D5;X12Y14/D5/W270;1;X6Y14/A0;X6Y14/A0/E210;1;X14Y16/A5;X14Y16/A5/W210;1;X21Y14/A5;X21Y14/A5/W210;1;X15Y13/W210;X15Y13/W210/VSS;1;X15Y13/A4;X15Y13/A4/W210;1;X14Y13/D0;X14Y13/D0/E270;1;X14Y14/S270;X14Y14/S270/VSS;1;X14Y14/D3;X14Y14/D3/S270;1;X3Y19/A5;X3Y19/A5/W210;1;X5Y16/D5;X5Y16/D5/W270;1;X15Y13/B2;X15Y13/B2/S250;1;X7Y28/S230;X7Y28/S230/VSS;1;X7Y28/C6;X7Y28/C6/S230;1;X3Y19/D3;X3Y19/D3/S270;1;X16Y17/D5;X16Y17/D5/N261;1;X20Y15/D0;X20Y15/D0/E270;1;X15Y16/D4;X15Y16/D4/W270;1;X19Y14/D2;X19Y14/D2/S270;1;X18Y16/D2;X18Y16/D2/S270;1;X9Y17/D2;X9Y17/D2/S270;1;X11Y17/W250;X11Y17/W250/VSS;1;X11Y17/B1;X11Y17/B1/W250;1;X13Y13/D0;X13Y13/D0/E270;1;X19Y15/D1;X19Y15/D1/X08;1;X5Y16/A2;X5Y16/A2/N210;1;X16Y16/A5;X16Y16/A5/W210;1;X5Y14/A3;X5Y14/A3/N210;1;X7Y16/D0;X7Y16/D0/E270;1;X13Y13/B4;X13Y13/B4/E250;1;X16Y13/A4;X16Y13/A4/W210;1;X13Y13/E270;X13Y13/E270/VSS;1;X13Y13/D1;X13Y13/D1/E270;1;X21Y15/A2;X21Y15/A2/N210;1;X5Y17/D3;X5Y17/D3/S270;1;X13Y17/B5;X13Y17/B5/E250;1;X8Y16/D5;X8Y16/D5/W270;1;X14Y19/B5;X14Y19/B5/E250;1;X12Y16/N210;X12Y16/N210/VSS;1;X12Y16/A3;X12Y16/A3/N210;1;X9Y17/B2;X9Y17/B2/S250;1;X15Y16/A1;X15Y16/A1/E210;1;X3Y19/E270;X3Y19/E270/VSS;1;X3Y19/D1;X3Y19/D1/E270;1;X18Y15/D3;X18Y15/D3/S270;1;X22Y15/A0;X22Y15/A0/E210;1;X16Y16/B5;X16Y16/B5/E250;1;X13Y16/D1;X13Y16/D1/E270;1;X14Y16/A1;X14Y16/A1/E210;1;X17Y13/B0;X17Y13/B0/W250;1;X19Y15/D3;X19Y15/D3/S270;1;X5Y19/A3;X5Y19/A3/N210;1;X13Y16/A5;X13Y16/A5/W210;1;X17Y17/D1;X17Y17/D1/E270;1;X9Y17/W250;X9Y17/W250/VSS;1;X9Y17/B1;X9Y17/B1/W250;1;X11Y17/D3;X11Y17/D3/S270;1;X15Y19/W250;X15Y19/W250/VSS;1;X15Y19/B0;X15Y19/B0/W250;1;X14Y13/A1;X14Y13/A1/E210;1;X19Y16/D1;X19Y16/D1/E270;1;X16Y17/B2;X16Y17/B2/S250;1;X20Y17/E250;X20Y17/E250/VSS;1;X20Y17/B4;X20Y17/B4/E250;1;X9Y17/S270;X9Y17/S270/VSS;1;X9Y17/D3;X9Y17/D3/S270;1;X17Y13/D0;X17Y13/D0/E270;1;X17Y16/D0;X17Y16/D0/X06;1;X5Y16/D3;X5Y16/D3/S270;1;X16Y14/A4;X16Y14/A4/W210;1;X15Y16/X06;X15Y16/X06/W211;1;X15Y16/D1;X15Y16/D1/X06;1;X21Y15/A5;X21Y15/A5/W210;1;X12Y17/E270;X12Y17/E270/VSS;1;X12Y17/D0;X12Y17/D0/E270;1;X16Y13/W210;X16Y13/W210/VSS;1;X16Y13/A5;X16Y13/A5/W210;1;X14Y16/B2;X14Y16/B2/S250;1;X10Y19/B3;X10Y19/B3/E211;1;X5Y16/N210;X5Y16/N210/VSS;1;X5Y16/A3;X5Y16/A3/N210;1;X23Y15/S270;X23Y15/S270/VSS;1;X23Y15/D2;X23Y15/D2/S270;1;X22Y15/B5;X22Y15/B5/E250;1;X9Y16/A3;X9Y16/A3/N210;1;X22Y15/B0;X22Y15/B0/E211;1;X15Y19/D1;X15Y19/D1/E270;1;X8Y16/A2;X8Y16/A2/N210;1;X15Y19/D2;X15Y19/D2/S270;1;X11Y19/D1;X11Y19/D1/E270;1;X14Y17/D2;X14Y17/D2/S270;1;X9Y17/D4;X9Y17/D4/W270;1;X16Y13/D5;X16Y13/D5/W270;1;X17Y13/E270;X17Y13/E270/VSS;1;X17Y13/D1;X17Y13/D1/E270;1;X22Y15/A5;X22Y15/A5/W210;1;X3Y19/E210;X3Y19/E210/VSS;1;X3Y19/A1;X3Y19/A1/E210;1;X20Y15/D3;X20Y15/D3/S270;1;X5Y16/W270;X5Y16/W270/VSS;1;X5Y16/D4;X5Y16/D4/W270;1;X14Y14/A3;X14Y14/A3/E271;1;X5Y14/A4;X5Y14/A4/W210;1;X16Y13/B5;X16Y13/B5/E250;1;X10Y16/S270;X10Y16/S270/VSS;1;X10Y16/D2;X10Y16/D2/S270;1;X12Y16/A1;X12Y16/A1/W251;1;X19Y14/S250;X19Y14/S250/VSS;1;X19Y14/B2;X19Y14/B2/S250;1;X17Y16/X06;X17Y16/X06/E211;1;X17Y16/D1;X17Y16/D1/X06;1;X6Y16/D5;X6Y16/D5/W270;1;X9Y17/E270;X9Y17/E270/VSS;1;X9Y17/D1;X9Y17/D1/E270;1;X32Y28/S230;X32Y28/S230/VSS;1;X32Y28/C6;X32Y28/C6/S230;1;X15Y13/D1;X15Y13/D1/E270;1;X13Y16/D5;X13Y16/D5/W270;1;X21Y15/B5;X21Y15/B5/E250;1;X19Y15/D5;X19Y15/D5/W270;1;X12Y14/A2;X12Y14/A2/N210;1;X23Y15/S250;X23Y15/S250/VSS;1;X23Y15/B2;X23Y15/B2/S250;1;X14Y17/D5;X14Y17/D5/W270;1;X14Y16/D2;X14Y16/D2/S270;1;X12Y28/S230;X12Y28/S230/VSS;1;X12Y28/C6;X12Y28/C6/S230;1;X7Y16/W210;X7Y16/W210/VSS;1;X7Y16/A5;X7Y16/A5/W210;1;X14Y13/E270;X14Y13/E270/VSS;1;X14Y13/D1;X14Y13/D1/E270;1;X15Y13/E270;X15Y13/E270/VSS;1;X15Y13/D0;X15Y13/D0/E270;1;X16Y16/A2;X16Y16/A2/W251;1;X8Y16/D0;X8Y16/D0/E270;1;X22Y15/W210;X22Y15/W210/VSS;1;X22Y15/A4;X22Y15/A4/W210;1;X12Y13/N210;X12Y13/N210/VSS;1;X12Y13/A3;X12Y13/A3/N210;1;X20Y17/D0;X20Y17/D0/E270;1;X15Y14/A0;X15Y14/A0/S251;1;X20Y15/A5;X20Y15/A5/W210;1;X18Y15/A5;X18Y15/A5/W271;1;X19Y15/A2;X19Y15/A2/N210;1;X15Y13/A3;X15Y13/A3/N210;1;X15Y13/A1;X15Y13/A1/E210;1;X14Y13/A2;X14Y13/A2/N210;1;X16Y13/A1;X16Y13/A1/E210;1;X21Y15/D0;X21Y15/D0/E270;1;X21Y17/W210;X21Y17/W210/VSS;1;X20Y17/B1;X20Y17/B1/W211;1;X17Y16/B1;X17Y16/B1/W250;1;X15Y14/A4;X15Y14/A4/E271;1;X7Y16/D4;X7Y16/D4/W270;1;X20Y15/D5;X20Y15/D5/X02;1;X12Y13/E270;X12Y13/E270/VSS;1;X12Y13/D1;X12Y13/D1/E270;1;X13Y13/D4;X13Y13/D4/W270;1;X14Y19/E270;X14Y19/E270/VSS;1;X14Y19/D1;X14Y19/D1/E270;1;X6Y16/D3;X6Y16/D3/S270;1;X18Y16/E270;X18Y16/E270/VSS;1;X18Y16/D1;X18Y16/D1/E270;1;X13Y16/B4;X13Y16/B4/E250;1;X15Y13/D4;X15Y13/D4/W270;1;X18Y16/S270;X18Y16/S270/VSS;1;X18Y16/D3;X18Y16/D3/S270;1;X24Y14/A1;X24Y14/A1/E210;1;X21Y14/W210;X21Y14/W210/VSS;1;X21Y14/A4;X21Y14/A4/W210;1;X9Y16/A1;X9Y16/A1/E210;1;X13Y14/E210;X13Y14/E210/VSS;1;X13Y14/A1;X13Y14/A1/E210;1;X13Y16/B2;X13Y16/B2/S250;1;X17Y17/E270;X17Y17/E270/VSS;1;X17Y17/D0;X17Y17/D0/E270;1;X10Y19/D2;X10Y19/D2/S270;1;X23Y14/A2;X23Y14/A2/N251;1;X20Y15/X02;X20Y15/X02/N231;1;X20Y15/D4;X20Y15/D4/X02;1;X16Y16/A0;X16Y16/A0/E210;1;X7Y16/D3;X7Y16/D3/S270;1;X6Y16/D1;X6Y16/D1/E270;1;X12Y14/A1;X12Y14/A1/S271;1;X13Y16/S250;X13Y16/S250/VSS;1;X13Y16/B3;X13Y16/B3/S250;1;X22Y14/A1;X22Y14/A1/E210;1;X14Y13/D2;X14Y13/D2/S270;1;X21Y14/A2;X21Y14/A2/N210;1;X14Y13/B3;X14Y13/B3/S250;1;X6Y19/N210;X6Y19/N210/VSS;1;X6Y19/A2;X6Y19/A2/N210;1;X17Y17/D4;X17Y17/D4/W270;1;X19Y15/W210;X19Y15/W210/VSS;1;X19Y15/A5;X19Y15/A5/W210;1;X19Y17/D3;X19Y17/D3/S270;1;X19Y17/B1;X19Y17/B1/W211;1;X9Y14/A1;X9Y14/A1/W271;1;X20Y15/A3;X20Y15/A3/N210;1;X13Y13/A2;X13Y13/A2/N210;1;X20Y15/B4;X20Y15/B4/E250;1;X12Y13/D4;X12Y13/D4/W270;1;X3Y19/N210;X3Y19/N210/VSS;1;X3Y19/A3;X3Y19/A3/N210;1;X14Y16/B5;X14Y16/B5/E250;1;X6Y16/E270;X6Y16/E270/VSS;1;X6Y16/D0;X6Y16/D0/E270;1;X12Y19/W230;X12Y19/W230/VSS;1;X11Y19/B1;X11Y19/B1/W231;1;X11Y19/D2;X11Y19/D2/S270;1;X7Y17/A2;X7Y17/A2/N210;1;X14Y17/S270;X14Y17/S270/VSS;1;X14Y17/D3;X14Y17/D3/S270;1;X16Y16/D1;X16Y16/D1/E270;1;X14Y13/B5;X14Y13/B5/E250;1;X13Y13/B1;X13Y13/B1/X04;1;X12Y16/D2;X12Y16/D2/S270;1;X11Y15/W250;X11Y15/W250/VSS;1;X11Y15/B1;X11Y15/B1/W250;1;X15Y13/D2;X15Y13/D2/S270;1;X5Y17/D4;X5Y17/D4/W270;1;X15Y14/N210;X15Y14/N210/VSS;1;X15Y14/A3;X15Y14/A3/N210;1;X13Y16/W270;X13Y16/W270/VSS;1;X13Y16/D4;X13Y16/D4/W270;1;X23Y14/A4;X23Y14/A4/W210;1;X16Y14/D0;X16Y14/D0/E270;1;X17Y17/W270;X17Y17/W270/VSS;1;X17Y17/D5;X17Y17/D5/W270;1;X13Y17/B3;X13Y17/B3/S250;1;X12Y14/E270;X12Y14/E270/VSS;1;X12Y14/D1;X12Y14/D1/E270;1;X13Y13/B3;X13Y13/B3/S250;1;X7Y0/N250;X7Y0/N250/VSS;1;X7Y0/A0;X7Y0/A0/S251;1;X7Y14/A2;X7Y14/A2/N210;1;X16Y16/D5;X16Y16/D5/W270;1;X16Y17/S250;X16Y17/S250/VSS;1;X16Y17/B3;X16Y17/B3/S250;1;X11Y15/D2;X11Y15/D2/S270;1;X10Y17/S270;X10Y17/S270/VSS;1;X10Y17/D2;X10Y17/D2/S270;1;X16Y18/N260;X16Y18/N260/VSS;1;X16Y17/D4;X16Y17/D4/N261;1;X9Y17/E230;X9Y17/E230/VSS;1;X10Y17/B2;X10Y17/B2/E231;1;X13Y16/B0;X13Y16/B0/W250;1;X16Y13/D1;X16Y13/D1/E270;1;X15Y13/B1;X15Y13/B1/W250;1;X15Y17/W250;X15Y17/W250/VSS;1;X15Y17/B0;X15Y17/B0/W250;1;X19Y16/E270;X19Y16/E270/VSS;1;X19Y16/D0;X19Y16/D0/E270;1;X3Y19/W210;X3Y19/W210/VSS;1;X3Y19/A4;X3Y19/A4/W210;1;X16Y14/A3;X16Y14/A3/N210;1;X15Y19/W210;X15Y19/W210/VSS;1;X15Y19/A4;X15Y19/A4/W210;1;X13Y17/D5;X13Y17/D5/W270;1;X20Y15/A1;X20Y15/A1/E210;1;X23Y15/B0;X23Y15/B0/W250;1;X16Y16/W270;X16Y16/W270/VSS;1;X16Y16/D4;X16Y16/D4/W270;1;X19Y17/B3;X19Y17/B3/S250;1;X23Y15/N250;X23Y15/N250/VSS;1;X23Y14/A3;X23Y14/A3/N251;1;X5Y16/S270;X5Y16/S270/VSS;1;X5Y16/D2;X5Y16/D2/S270;1;X15Y16/W270;X15Y16/W270/VSS;1;X15Y16/D5;X15Y16/D5/W270;1;X12Y16/D4;X12Y16/D4/W270;1;X17Y13/S250;X17Y13/S250/VSS;1;X17Y13/B2;X17Y13/B2/S250;1;X9Y16/E210;X9Y16/E210/VSS;1;X9Y16/A0;X9Y16/A0/E210;1;X7Y28/N270;X7Y28/N270/VSS;1;X7Y28/D6;X7Y28/D6/N270;1;X22Y15/E250;X22Y15/E250/VSS;1;X22Y15/B4;X22Y15/B4/E250;1;X17Y16/A0;X17Y16/A0/E210;1;X19Y14/W250;X19Y14/W250/VSS;1;X19Y14/B1;X19Y14/B1/W250;1;X13Y13/X04;X13Y13/X04/W271;1;X13Y13/B0;X13Y13/B0/X04;1;X10Y17/W250;X10Y17/W250/VSS;1;X10Y17/B0;X10Y17/B0/W250;1;X14Y16/B0;X14Y16/B0/W250;1;X19Y17/S250;X19Y17/S250/VSS;1;X19Y17/B2;X19Y17/B2/S250;1;X13Y17/S250;X13Y17/S250/VSS;1;X13Y17/B2;X13Y17/B2/S250;1;X22Y14/A4;X22Y14/A4/W210;1;X15Y13/S250;X15Y13/S250/VSS;1;X15Y13/B3;X15Y13/B3/S250;1;X11Y17/D5;X11Y17/D5/W270;1;X21Y15/N210;X21Y15/N210/VSS;1;X21Y15/A3;X21Y15/A3/N210;1;X14Y13/A4;X14Y13/A4/W251;1;X13Y17/E250;X13Y17/E250/VSS;1;X13Y17/B4;X13Y17/B4/E250;1;X20Y15/E270;X20Y15/E270/VSS;1;X20Y15/D1;X20Y15/D1/E270;1;X15Y14/D2;X15Y14/D2/S270;1;X17Y16/S270;X17Y16/S270/VSS;1;X17Y16/D2;X17Y16/D2/S270;1;X9Y16/D5;X9Y16/D5/W270;1;X8Y17/E210;X8Y17/E210/VSS;1;X8Y17/A0;X8Y17/A0/E210;1;X6Y17/D0;X6Y17/D0/E270;1;X21Y15/B0;X21Y15/B0/W250;1;X16Y16/W210;X16Y16/W210/VSS;1;X16Y16/A4;X16Y16/A4/W210;1;X8Y16/N210;X8Y16/N210/VSS;1;X8Y16/A3;X8Y16/A3/N210;1;X19Y14/D4;X19Y14/D4/W270;1;X20Y15/S270;X20Y15/S270/VSS;1;X20Y15/D2;X20Y15/D2/S270;1;X19Y15/X08;X19Y15/X08/E271;1;X19Y15/D0;X19Y15/D0/X08;1;X5Y19/A2;X5Y19/A2/N210;1;X22Y15/B1;X22Y15/B1/E211;1;X15Y16/B0;X15Y16/B0/W250;1;X16Y16/A3;X16Y16/A3/E251;1;X17Y13/A0;X17Y13/A0/E210;1;X18Y15/S270;X18Y15/S270/VSS;1;X18Y15/D2;X18Y15/D2/S270;1;X14Y16/W210;X14Y16/W210/VSS;1;X14Y16/A4;X14Y16/A4/W210;1;X6Y14/E210;X6Y14/E210/VSS;1;X6Y14/A1;X6Y14/A1/E210;1;X12Y13/D2;X12Y13/D2/S270;1;X19Y15/N210;X19Y15/N210/VSS;1;X19Y15/A3;X19Y15/A3/N210;1;X16Y13/D2;X16Y13/D2/S270;1;X14Y16/D0;X14Y16/D0/E270;1;X6Y14/A4;X6Y14/A4/W210;1;X17Y17/A4;X17Y17/A4/W210;1;X8Y16/W270;X8Y16/W270/VSS;1;X8Y16/D4;X8Y16/D4/W270;1;X9Y16/A5;X9Y16/A5/W210;1;X16Y16/E270;X16Y16/E270/VSS;1;X16Y16/D0;X16Y16/D0/E270;1;X15Y13/B4;X15Y13/B4/E250;1;X13Y16/A0;X13Y16/A0/E210;1;X20Y17/E270;X20Y17/E270/VSS;1;X20Y17/D1;X20Y17/D1/E270;1;X7Y16/E270;X7Y16/E270/VSS;1;X7Y16/D1;X7Y16/D1/E270;1;X9Y14/A2;X9Y14/A2/N210;1;X9Y14/N210;X9Y14/N210/VSS;1;X9Y14/A3;X9Y14/A3/N210;1;X14Y16/A2;X14Y16/A2/N210;1;X14Y16/E210;X14Y16/E210/VSS;1;X14Y16/A0;X14Y16/A0/E210;1;X16Y16/D3;X16Y16/D3/S270;1;X15Y19/N210;X15Y19/N210/VSS;1;X15Y19/A3;X15Y19/A3/N210;1;X15Y16/A2;X15Y16/A2/N210;1;X12Y15/D1;X12Y15/D1/E270;1;X17Y14/E210;X17Y14/E210/VSS;1;X17Y14/A0;X17Y14/A0/E210;1;X18Y16/W250;X18Y16/W250/VSS;1;X18Y16/B1;X18Y16/B1/W250;1;X15Y14/S270;X15Y14/S270/VSS;1;X15Y14/D3;X15Y14/D3/S270;1;X16Y14/A0;X16Y14/A0/S271;1;X15Y13/N210;X15Y13/N210/VSS;1;X15Y13/A2;X15Y13/A2/N210;1;X19Y14/S270;X19Y14/S270/VSS;1;X19Y14/D3;X19Y14/D3/S270;1;X10Y19/B1;X10Y19/B1/E211;1;X13Y14/D1;X13Y14/D1/E270;1;X10Y19/E270;X10Y19/E270/VSS;1;X10Y19/D1;X10Y19/D1/E270;1;X10Y14/N210;X10Y14/N210/VSS;1;X10Y14/A2;X10Y14/A2/N210;1;X12Y14/A4;X12Y14/A4/W210;1;X19Y15/B5;X19Y15/B5/E250;1;X9Y16/W270;X9Y16/W270/VSS;1;X9Y16/D4;X9Y16/D4/W270;1;X13Y16/E270;X13Y16/E270/VSS;1;X13Y16/D0;X13Y16/D0/E270;1;X16Y13/B0;X16Y13/B0/W250;1;X10Y28/S230;X10Y28/S230/VSS;1;X10Y28/C6;X10Y28/C6/S230;1;X16Y17/D2;X16Y17/D2/S270;1;X14Y19/B2;X14Y19/B2/S250;1;X11Y15/W270;X11Y15/W270/VSS;1;X11Y15/D5;X11Y15/D5/W270;1;X22Y15/B2;X22Y15/B2/S250;1;X15Y19/E270;X15Y19/E270/VSS;1;X15Y19/D0;X15Y19/D0/E270;1;X19Y14/E250;X19Y14/E250/VSS;1;X19Y14/B4;X19Y14/B4/E250;1;X16Y13/S270;X16Y13/S270/VSS;1;X16Y13/D3;X16Y13/D3/S270;1;X22Y28/N270;X22Y28/N270/VSS;1;X22Y28/D6;X22Y28/D6/N270;1;X14Y13/A5;X14Y13/A5/W251;1;X16Y16/S270;X16Y16/S270/VSS;1;X16Y16/D2;X16Y16/D2/S270;1;X13Y14/W210;X13Y14/W210/VSS;1;X13Y14/A5;X13Y14/A5/W210;1;X15Y14/D0;X15Y14/D0/E270;1;X8Y14/W210;X8Y14/W210/VSS;1;X8Y14/A5;X8Y14/A5/W210;1;X6Y14/W210;X6Y14/W210/VSS;1;X6Y14/A5;X6Y14/A5/W210;1;X20Y15/B3;X20Y15/B3/S250;1;X13Y16/E250;X13Y16/E250/VSS;1;X13Y16/B5;X13Y16/B5/E250;1;X12Y14/W210;X12Y14/W210/VSS;1;X12Y14/A5;X12Y14/A5/W210;1;X12Y16/E270;X12Y16/E270/VSS;1;X12Y16/D1;X12Y16/D1/E270;1;X12Y14/D3;X12Y14/D3/S270;1;X16Y13/A2;X16Y13/A2/N210;1;X8Y14/A3;X8Y14/A3/N210;1;X13Y16/W250;X13Y16/W250/VSS;1;X13Y16/B1;X13Y16/B1/W250;1;X19Y15/E250;X19Y15/E250/VSS;1;X19Y15/B4;X19Y15/B4/E250;1;X14Y13/E250;X14Y13/E250/VSS;1;X14Y13/B4;X14Y13/B4/E250;1;X14Y13/B0;X14Y13/B0/W250;1;X13Y13/A4;X13Y13/A4/W210;1;X13Y16/W210;X13Y16/W210/VSS;1;X13Y16/A4;X13Y16/A4/W210;1;X17Y17/S250;X17Y17/S250/VSS;1;X17Y17/B2;X17Y17/B2/S250;1;X16Y14/N210;X16Y14/N210/VSS;1;X16Y14/A2;X16Y14/A2/N210;1;X18Y16/D5;X18Y16/D5/W270;1;X16Y13/B2;X16Y13/B2/S250;1;X13Y14/D5;X13Y14/D5/W270;1;X13Y13/N210;X13Y13/N210/VSS;1;X13Y13/A3;X13Y13/A3/N210;1;X6Y16/S270;X6Y16/S270/VSS;1;X6Y16/D2;X6Y16/D2/S270;1;X16Y16/B3;X16Y16/B3/S250;1;X17Y13/S270;X17Y13/S270/VSS;1;X17Y13/D2;X17Y13/D2/S270;1;X19Y16/S250;X19Y16/S250/VSS;1;X19Y16/B3;X19Y16/B3/S250;1;X21Y15/B2;X21Y15/B2/S250;1;X13Y16/D3;X13Y16/D3/S270;1;X20Y15/E250;X20Y15/E250/VSS;1;X20Y15/B5;X20Y15/B5/E250;1;X19Y14/E270;X19Y14/E270/VSS;1;X19Y14/D1;X19Y14/D1/E270;1;X23Y15/W250;X23Y15/W250/VSS;1;X23Y15/B1;X23Y15/B1/W250;1;X15Y16/B5;X15Y16/B5/E250;1;X7Y14/N210;X7Y14/N210/VSS;1;X7Y14/A3;X7Y14/A3/N210;1;X8Y16/A4;X8Y16/A4/W210;1;X13Y13/A1;X13Y13/A1/E210;1;X23Y14/W210;X23Y14/W210/VSS;1;X23Y14/A5;X23Y14/A5/W210;1;X20Y17/W270;X20Y17/W270/VSS;1;X20Y17/D4;X20Y17/D4/W270;1;X13Y17/S270;X13Y17/S270/VSS;1;X13Y17/D2;X13Y17/D2/S270;1;X21Y14/N210;X21Y14/N210/VSS;1;X21Y14/A3;X21Y14/A3/N210;1;X21Y15/E270;X21Y15/E270/VSS;1;X21Y15/D1;X21Y15/D1/E270;1;X17Y14/N210;X17Y14/N210/VSS;1;X17Y14/A2;X17Y14/A2/N210;1;X10Y16/A0;X10Y16/A0/E210;1;X15Y16/E250;X15Y16/E250/VSS;1;X15Y16/B4;X15Y16/B4/E250;1;X13Y14/D2;X13Y14/D2/S270;1;X15Y19/S270;X15Y19/S270/VSS;1;X15Y19/D3;X15Y19/D3/S270;1;X24Y14/E210;X24Y14/E210/VSS;1;X24Y14/A0;X24Y14/A0/E210;1;X14Y28/W260;X14Y28/W260/VSS;1;X14Y28/D6;X14Y28/D6/W260;1;X11Y15/B2;X11Y15/B2/S250;1;X13Y16/S270;X13Y16/S270/VSS;1;X13Y16/D2;X13Y16/D2/S270;1;X15Y16/B3;X15Y16/B3/S250;1;X9Y16/N210;X9Y16/N210/VSS;1;X9Y16/A2;X9Y16/A2/N210;1;X20Y15/W210;X20Y15/W210/VSS;1;X20Y15/A4;X20Y15/A4/W210;1;X11Y19/S270;X11Y19/S270/VSS;1;X11Y19/D3;X11Y19/D3/S270;1;X12Y14/W270;X12Y14/W270/VSS;1;X12Y14/D4;X12Y14/D4/W270;1;X14Y14/D0;X14Y14/D0/E270;1;X18Y15/D5;X18Y15/D5/W270;1;X20Y15/N210;X20Y15/N210/VSS;1;X20Y15/A2;X20Y15/A2/N210;1;X15Y13/E250;X15Y13/E250/VSS;1;X15Y13/B5;X15Y13/B5/E250;1;X23Y14/A0;X23Y14/A0/E210;1;X14Y16/E270;X14Y16/E270/VSS;1;X14Y16/D1;X14Y16/D1/E270;1;X12Y16/W210;X12Y16/W210/VSS;1;X12Y16/A5;X12Y16/A5/W210;1;X13Y17/W250;X13Y17/W250/VSS;1;X13Y17/B1;X13Y17/B1/W250;1;X23Y15/D0;X23Y15/D0/E270;1;X16Y13/W270;X16Y13/W270/VSS;1;X16Y13/D4;X16Y13/D4/W270;1;X10Y28/N270;X10Y28/N270/VSS;1;X10Y28/D6;X10Y28/D6/N270;1;X10Y19/D4;X10Y19/D4/W270;1;X14Y19/W250;X14Y19/W250/VSS;1;X14Y19/B1;X14Y19/B1/W250;1;X16Y16/S250;X16Y16/S250/VSS;1;X16Y16/B2;X16Y16/B2/S250;1;X16Y17/W250;X16Y17/W250/VSS;1;X16Y17/B1;X16Y17/B1/W250;1;X14Y13/S270;X14Y13/S270/VSS;1;X14Y13/D3;X14Y13/D3/S270;1;X13Y13/W270;X13Y13/W270/VSS;1;X13Y13/D5;X13Y13/D5/W270;1;X15Y13/W250;X15Y13/W250/VSS;1;X15Y13/B0;X15Y13/B0/W250;1;X13Y16/E210;X13Y16/E210/VSS;1;X13Y16/A1;X13Y16/A1/E210;1;X10Y17/E270;X10Y17/E270/VSS;1;X10Y17/D0;X10Y17/D0/E270;1;X5Y16/W210;X5Y16/W210/VSS;1;X5Y16/A4;X5Y16/A4/W210;1;X9Y16/D3;X9Y16/D3/S270;1;X14Y14/D5;X14Y14/D5/W270;1;X10Y16/D0;X10Y16/D0/E270;1;X14Y19/D4;X14Y19/D4/W270;1;X13Y14/E270;X13Y14/E270/VSS;1;X13Y14/D0;X13Y14/D0/E270;1;X14Y13/S250;X14Y13/S250/VSS;1;X14Y13/B2;X14Y13/B2/S250;1;X11Y17/S270;X11Y17/S270/VSS;1;X11Y17/D2;X11Y17/D2/S270;1;X14Y28/S230;X14Y28/S230/VSS;1;X14Y28/C6;X14Y28/C6/S230;1;X22Y15/D1;X22Y15/D1/E270;1;X22Y14/W210;X22Y14/W210/VSS;1;X22Y14/A5;X22Y14/A5/W210;1;X19Y14/W270;X19Y14/W270/VSS;1;X19Y14/D5;X19Y14/D5/W270;1;X3Y19/D4;X3Y19/D4/W270;1;X16Y16/E250;X16Y16/E250/VSS;1;X16Y16/B4;X16Y16/B4/E250;1;X21Y15/W210;X21Y15/W210/VSS;1;X21Y15/A4;X21Y15/A4/W210;1;X8Y16/D3;X8Y16/D3/S270;1;X16Y14/D4;X16Y14/D4/W270;1;X6Y14/N210;X6Y14/N210/VSS;1;X6Y14/A2;X6Y14/A2/N210;1;X13Y17/D3;X13Y17/D3/S270;1;X15Y14/A5;X15Y14/A5/E271;1;X13Y16/A3;X13Y16/A3/N210;1;X22Y15/D3;X22Y15/D3/S270;1;X13Y13/D2;X13Y13/D2/S270;1;X8Y16/W210;X8Y16/W210/VSS;1;X8Y16/A5;X8Y16/A5/W210;1;X15Y16/W250;X15Y16/W250/VSS;1;X15Y16/B1;X15Y16/B1/W250;1;X15Y16/D2;X15Y16/D2/S270;1;X12Y16/S270;X12Y16/S270/VSS;1;X12Y16/D3;X12Y16/D3/S270;1;X15Y14/D4;X15Y14/D4/X04;1;X6Y19/A1;X6Y19/A1/E210;1;X10Y19/B2;X10Y19/B2/E211;1;X9Y16/S270;X9Y16/S270/VSS;1;X9Y16/D2;X9Y16/D2/S270;1;X12Y28/W260;X12Y28/W260/VSS;1;X12Y28/D6;X12Y28/D6/W260;1;X17Y13/W250;X17Y13/W250/VSS;1;X17Y13/B1;X17Y13/B1/W250;1;X17Y13/N210;X17Y13/N210/VSS;1;X17Y13/A2;X17Y13/A2/N210;1;X9Y17/E250;X9Y17/E250/VSS;1;X9Y17/B4;X9Y17/B4/E250;1;X20Y15/B1;X20Y15/B1/N231;1;X19Y17/D5;X19Y17/D5/W270;1;X14Y13/D5;X14Y13/D5/W270;1;X13Y13/W210;X13Y13/W210/VSS;1;X13Y13/A5;X13Y13/A5/W210;1;X20Y17/W210;X20Y17/W210/VSS;1;X20Y17/A4;X20Y17/A4/W210;1;X19Y17/X06;X19Y17/X06/S271;1;X19Y17/D1;X19Y17/D1/X06;1;X9Y16/D1;X9Y16/D1/E270;1;X14Y13/W250;X14Y13/W250/VSS;1;X14Y13/B1;X14Y13/B1/W250;1;X7Y17/A5;X7Y17/A5/W210;1;X22Y15/S250;X22Y15/S250/VSS;1;X22Y15/B3;X22Y15/B3/S250;1;X15Y14/E270;X15Y14/E270/VSS;1;X15Y14/D1;X15Y14/D1/E270;1;X9Y14/W210;X9Y14/W210/VSS;1;X9Y14/A5;X9Y14/A5/W210;1;X13Y13/E250;X13Y13/E250/VSS;1;X13Y13/B5;X13Y13/B5/E250;1;X22Y15/A3;X22Y15/A3/N210;1;X10Y19/B5;X10Y19/B5/E211;1;X11Y19/E270;X11Y19/E270/VSS;1;X11Y19/D0;X11Y19/D0/E270;1;X14Y16/E250;X14Y16/E250/VSS;1;X14Y16/B4;X14Y16/B4/E250;1;X15Y19/W270;X15Y19/W270/VSS;1;X15Y19/D4;X15Y19/D4/W270;1;X22Y15/E210;X22Y15/E210/VSS;1;X22Y15/A1;X22Y15/A1/E210;1;X10Y16/N210;X10Y16/N210/VSS;1;X10Y16/A2;X10Y16/A2/N210;1;X7Y17/W210;X7Y17/W210/VSS;1;X7Y17/A4;X7Y17/A4/W210;1;X16Y14/A1;X16Y14/A1/S251;1;X7Y14/A4;X7Y14/A4/W210;1;X16Y13/N210;X16Y13/N210/VSS;1;X16Y13/A3;X16Y13/A3/N210;1;X3Y19/S270;X3Y19/S270/VSS;1;X3Y19/D2;X3Y19/D2/S270;1;X17Y16/S250;X17Y16/S250/VSS;1;X17Y16/B2;X17Y16/B2/S250;1;X15Y16/X08;X15Y16/X08/W251;1;X15Y16/D0;X15Y16/D0/X08;1;X11Y19/S250;X11Y19/S250/VSS;1;X11Y19/B3;X11Y19/B3/S250;1;X20Y15/S250;X20Y15/S250/VSS;1;X20Y15/B2;X20Y15/B2/S250;1;X17Y13/E210;X17Y13/E210/VSS;1;X17Y13/A1;X17Y13/A1/E210;1;X22Y15/D5;X22Y15/D5/W270;1;X11Y16/S210;X11Y16/S210/VSS;1;X11Y17/B2;X11Y17/B2/S211;1;X14Y17/W210;X14Y17/W210/VSS;1;X14Y17/A5;X14Y17/A5/W210;1;X18Y15/W270;X18Y15/W270/VSS;1;X18Y15/D4;X18Y15/D4/W270;1;X14Y16/N210;X14Y16/N210/VSS;1;X14Y16/A3;X14Y16/A3/N210;1;X23Y15/A1;X23Y15/A1/E210;1;X8Y14/E210;X8Y14/E210/VSS;1;X8Y14/A0;X8Y14/A0/E210;1;X12Y13/S270;X12Y13/S270/VSS;1;X12Y13/D3;X12Y13/D3/S270;1;X19Y16/W250;X19Y16/W250/VSS;1;X19Y16/B0;X19Y16/B0/W250;1;X14Y16/D4;X14Y16/D4/W270;1;X32Y28/N270;X32Y28/N270/VSS;1;X32Y28/D6;X32Y28/D6/N270;1;X10Y19/S270;X10Y19/S270/VSS;1;X10Y19/D3;X10Y19/D3/S270;1;X16Y13/E250;X16Y13/E250/VSS;1;X16Y13/B4;X16Y13/B4/E250;1;X14Y17/S250;X14Y17/S250/VSS;1;X14Y17/B3;X14Y17/B3/S250;1;X12Y15/W250;X12Y15/W250/VSS;1;X12Y15/B1;X12Y15/B1/W250;1;X17Y14/D1;X17Y14/D1/E270;1;X16Y14/D3;X16Y14/D3/S270;1;X14Y19/E250;X14Y19/E250/VSS;1;X14Y19/B4;X14Y19/B4/E250;1;X17Y14/E270;X17Y14/E270/VSS;1;X17Y14/D0;X17Y14/D0/E270;1;X7Y14/W210;X7Y14/W210/VSS;1;X7Y14/A5;X7Y14/A5/W210;1;X19Y16/D2;X19Y16/D2/S270;1;X5Y17/W270;X5Y17/W270/VSS;1;X5Y17/D5;X5Y17/D5/W270;1;X20Y17/D3;X20Y17/D3/S270;1;X19Y15/W270;X19Y15/W270/VSS;1;X19Y15/D4;X19Y15/D4/W270;1;X21Y15/D2;X21Y15/D2/S270;1;X17Y17/D2;X17Y17/D2/S270;1;X7Y16/S270;X7Y16/S270/VSS;1;X7Y16/D2;X7Y16/D2/S270;1;X14Y13/W270;X14Y13/W270/VSS;1;X14Y13/D4;X14Y13/D4/W270;1;X19Y15/S250;X19Y15/S250/VSS;1;X19Y15/B3;X19Y15/B3/S250;1;X16Y14/W270;X16Y14/W270/VSS;1;X16Y14/D5;X16Y14/D5/W270;1;X5Y17/S270;X5Y17/S270/VSS;1;X5Y17/D2;X5Y17/D2/S270;1;X5Y16/E210;X5Y16/E210/VSS;1;X5Y16/A1;X5Y16/A1/E210;1;X20Y17/N210;X20Y17/N210/VSS;1;X20Y17/A3;X20Y17/A3/N210;1;X19Y15/S270;X19Y15/S270/VSS;1;X19Y15/D2;X19Y15/D2/S270;1;X9Y19/E210;X9Y19/E210/VSS;1;X10Y19/B4;X10Y19/B4/E211;1;X5Y14/W210;X5Y14/W210/VSS;1;X5Y14/A5;X5Y14/A5/W210;1;X14Y19/D2;X14Y19/D2/S270;1;X20Y15/E210;X20Y15/E210/VSS;1;X20Y15/A0;X20Y15/A0/E210;1;X14Y16/S270;X14Y16/S270/VSS;1;X14Y16/D3;X14Y16/D3/S270;1;X14Y14/W270;X14Y14/W270/VSS;1;X14Y14/D4;X14Y14/D4/W270;1;X20Y14/E270;X20Y14/E270/VSS;1;X20Y14/D0;X20Y14/D0/E270;1;X7Y16/N210;X7Y16/N210/VSS;1;X7Y16/A2;X7Y16/A2/N210;1;X5Y19/A4;X5Y19/A4/W210;1;X12Y17/W250;X12Y17/W250/VSS;1;X12Y17/B0;X12Y17/B0/W250;1;X14Y17/D0;X14Y17/D0/E270;1;X21Y15/D5;X21Y15/D5/W270;1;X20Y14/W250;X20Y14/W250/VSS;1;X20Y14/B0;X20Y14/B0/W250;1;X12Y13/W210;X12Y13/W210/VSS;1;X12Y13/A5;X12Y13/A5/W210;1;X19Y16/N210;X19Y16/N210/VSS;1;X19Y16/A3;X19Y16/A3/N210;1;X14Y19/S250;X14Y19/S250/VSS;1;X14Y19/B3;X14Y19/B3/S250;1;X8Y14/N210;X8Y14/N210/VSS;1;X8Y14/A2;X8Y14/A2/N210;1;X8Y14/A4;X8Y14/A4/W210;1;X11Y17/E270;X11Y17/E270/VSS;1;X11Y17/D1;X11Y17/D1/E270;1;X14Y16/S250;X14Y16/S250/VSS;1;X14Y16/B3;X14Y16/B3/S250;1;X6Y16/W210;X6Y16/W210/VSS;1;X6Y16/A4;X6Y16/A4/W210;1;X8Y16/E270;X8Y16/E270/VSS;1;X8Y16/D1;X8Y16/D1/E270;1;X14Y16/W250;X14Y16/W250/VSS;1;X14Y16/B1;X14Y16/B1/W250;1;X9Y16/E270;X9Y16/E270/VSS;1;X9Y16/D0;X9Y16/D0/E270;1;X6Y17/E270;X6Y17/E270/VSS;1;X6Y17/D1;X6Y17/D1/E270;1;X16Y14/W210;X16Y14/W210/VSS;1;X16Y14/A5;X16Y14/A5/W210;1;X13Y13/S250;X13Y13/S250/VSS;1;X13Y13/B2;X13Y13/B2/S250;1;X12Y14/N210;X12Y14/N210/VSS;1;X12Y14/A3;X12Y14/A3/N210;1;X16Y14/S270;X16Y14/S270/VSS;1;X16Y14/D2;X16Y14/D2/S270;1;X13Y13/S270;X13Y13/S270/VSS;1;X13Y13/D3;X13Y13/D3/S270;1;X12Y13/W270;X12Y13/W270/VSS;1;X12Y13/D5;X12Y13/D5/W270;1;X15Y16/S250;X15Y16/S250/VSS;1;X15Y16/B2;X15Y16/B2/S250;1;X15Y16/N210;X15Y16/N210/VSS;1;X15Y16/A3;X15Y16/A3/N210;1;X14Y13/N210;X14Y13/N210/VSS;1;X14Y13/A3;X14Y13/A3/N210;1;X16Y17/E250;X16Y17/E250/VSS;1;X16Y17/B4;X16Y17/B4/E250;1;X13Y17/W270;X13Y17/W270/VSS;1;X13Y17/D4;X13Y17/D4/W270;1;X20Y16/N230;X20Y16/N230/VSS;1;X20Y15/B0;X20Y15/B0/N231;1;X15Y17/E270;X15Y17/E270/VSS;1;X15Y17/D0;X15Y17/D0/E270;1;X5Y17/E270;X5Y17/E270/VSS;1;X5Y17/D1;X5Y17/D1/E270;1;X3Y19/W270;X3Y19/W270/VSS;1;X3Y19/D5;X3Y19/D5/W270;1;X15Y13/E210;X15Y13/E210/VSS;1;X15Y13/A0;X15Y13/A0/E210;1;X5Y14/N210;X5Y14/N210/VSS;1;X5Y14/A2;X5Y14/A2/N210;1;X16Y13/S250;X16Y13/S250/VSS;1;X16Y13/B3;X16Y13/B3/S250;1;X19Y17/S270;X19Y17/S270/VSS;1;X19Y17/D2;X19Y17/D2/S270;1;X14Y17/E270;X14Y17/E270/VSS;1;X14Y17/D1;X14Y17/D1/E270;1;X6Y19/E210;X6Y19/E210/VSS;1;X6Y19/A0;X6Y19/A0/E210;1;X11Y15/S250;X11Y15/S250/VSS;1;X11Y15/B3;X11Y15/B3/S250;1;X13Y16/N210;X13Y16/N210/VSS;1;X13Y16/A2;X13Y16/A2/N210;1;X6Y16/W270;X6Y16/W270/VSS;1;X6Y16/D4;X6Y16/D4/W270;1;X12Y14/S270;X12Y14/S270/VSS;1;X12Y14/D2;X12Y14/D2/S270;1;X22Y14/A3;X22Y14/A3/N210;1;X22Y14/N210;X22Y14/N210/VSS;1;X22Y14/A2;X22Y14/A2/N210;1;X14Y19/W270;X14Y19/W270/VSS;1;X14Y19/D5;X14Y19/D5/W270;1;X15Y17/E210;X15Y17/E210/VSS;1;X15Y17/A0;X15Y17/A0/E210;1;X23Y15/E210;X23Y15/E210/VSS;1;X23Y15/A0;X23Y15/A0/E210;1;X13Y17/E270;X13Y17/E270/VSS;1;X13Y17/D1;X13Y17/D1/E270;1;X11Y17/E250;X11Y17/E250/VSS;1;X11Y17/B4;X11Y17/B4/E250;1;X18Y16/W270;X18Y16/W270/VSS;1;X18Y16/D4;X18Y16/D4/W270;1;X15Y14/X04;X15Y14/X04/S271;1;X15Y14/D5;X15Y14/D5/X04;1;X10Y14/W270;X10Y14/W270/VSS;1;X9Y14/A0;X9Y14/A0/W271;1;X6Y16/E210;X6Y16/E210/VSS;1;X6Y16/A0;X6Y16/A0/E210;1;X21Y15/E250;X21Y15/E250/VSS;1;X21Y15/B4;X21Y15/B4/E250;1;X11Y18/S250;X11Y18/S250/VSS;1;X11Y19/A3;X11Y19/A3/S251;1;X21Y15/A1;X21Y15/A1/E210;1;X15Y19/E250;X15Y19/E250/VSS;1;X15Y19/B4;X15Y19/B4/E250;1;X22Y28/S230;X22Y28/S230/VSS;1;X22Y28/C6;X22Y28/C6/S230;1;X19Y17/W270;X19Y17/W270/VSS;1;X19Y17/D4;X19Y17/D4/W270;1;X18Y16/S250;X18Y16/S250/VSS;1;X18Y16/B2;X18Y16/B2/S250;1;X9Y17/S250;X9Y17/S250/VSS;1;X9Y17/B3;X9Y17/B3/S250;1;X18Y15/E270;X18Y15/E270/VSS;1;X18Y15/D1;X18Y15/D1/E270;1;X20Y14/E210;X20Y14/E210/VSS;1;X20Y14/A0;X20Y14/A0/E210;1;X11Y15/E270;X11Y15/E270/VSS;1;X11Y15/D1;X11Y15/D1/E270;1;X22Y15/W270;X22Y15/W270/VSS;1;X22Y15/D4;X22Y15/D4/W270;1;X15Y16/A5;X15Y16/A5/W210;1;X17Y14/S270;X17Y14/S270/VSS;1;X17Y14/D2;X17Y14/D2/S270;1;X15Y16/W210;X15Y16/W210/VSS;1;X15Y16/A4;X15Y16/A4/W210;1;X11Y15/E250;X11Y15/E250/VSS;1;X11Y15/B5;X11Y15/B5/E250;1;X17Y17/W210;X17Y17/W210/VSS;1;X17Y17/A5;X17Y17/A5/W210;1;X10Y19/W270;X10Y19/W270/VSS;1;X10Y19/D5;X10Y19/D5/W270;1;X7Y17/N210;X7Y17/N210/VSS;1;X7Y17/A3;X7Y17/A3/N210;1;X15Y13/S270;X15Y13/S270/VSS;1;X15Y13/D3;X15Y13/D3/S270;1;X13Y13/E210;X13Y13/E210/VSS;1;X13Y13/A0;X13Y13/A0/E210;1;X7Y16/W270;X7Y16/W270/VSS;1;X7Y16/D5;X7Y16/D5/W270;1;X13Y14/S270;X13Y14/S270/VSS;1;X13Y14/D3;X13Y14/D3/S270;1;X9Y14/A4;X9Y14/A4/W210;1;X5Y19/N210;X5Y19/N210/VSS;1;X14Y17/N210;X14Y17/N210/VSS;1;X14Y17/A3;X14Y17/A3/N210;1;X22Y15/N210;X22Y15/N210/VSS;1;X22Y15/A2;X22Y15/A2/N210;1;X21Y15/S270;X21Y15/S270/VSS;1;X21Y15/D3;X21Y15/D3/S270;1;X16Y13/E210;X16Y13/E210/VSS;1;X16Y13/A0;X16Y13/A0/E210;1;X19Y16/S270;X19Y16/S270/VSS;1;X19Y16/D3;X19Y16/D3/S270;1;X16Y17/E270;X16Y17/E270/VSS;1;X16Y17/D1;X16Y17/D1/E270;1;X21Y15/W250;X21Y15/W250/VSS;1;X21Y15/B1;X21Y15/B1/W250;1;X14Y19/S270;X14Y19/S270/VSS;1;X14Y19/D3;X14Y19/D3/S270;1;X23Y14/E210;X23Y14/E210/VSS;1;X23Y14/A1;X23Y14/A1/E210;1;X21Y15/S250;X21Y15/S250/VSS;1;X21Y15/B3;X21Y15/B3/S250;1;X7Y14/A1;X7Y14/A1/E210;1;X12Y15/E270;X12Y15/E270/VSS;1;X12Y15/D0;X12Y15/D0/E270;1;X15Y16/S270;X15Y16/S270/VSS;1;X15Y16/D3;X15Y16/D3/S270;1;X16Y17/S270;X16Y17/S270/VSS;1;X16Y17/D3;X16Y17/D3/S270;1;X11Y15/S270;X11Y15/S270/VSS;1;X11Y15/D3;X11Y15/D3/S270;1;X12Y16/W270;X12Y16/W270/VSS;1;X12Y16/D5;X12Y16/D5/W270;1;X16Y16/B0;X16Y16/B0/W250;1;X16Y13/W250;X16Y13/W250/VSS;1;X16Y13/B1;X16Y13/B1/W250;1;X9Y17/W270;X9Y17/W270/VSS;1;X9Y17/D5;X9Y17/D5/W270;1;X10Y16/E270;X10Y16/E270/VSS;1;X10Y16/D1;X10Y16/D1/E270;1;X23Y15/N210;X23Y15/N210/VSS;1;X23Y15/A2;X23Y15/A2/N210;1;X15Y13/W270;X15Y13/W270/VSS;1;X15Y13/D5;X15Y13/D5/W270;1;X8Y16/S270;X8Y16/S270/VSS;1;X8Y16/D2;X8Y16/D2/S270;1;X14Y14/E270;X14Y14/E270/VSS;1;X14Y14/D1;X14Y14/D1/E270;1;X10Y16/E210;X10Y16/E210/VSS;1;X10Y16/A1;X10Y16/A1/E210;1;X16Y16/E210;X16Y16/E210/VSS;1;X16Y16/A1;X16Y16/A1/E210;1;X20Y17/S270;X20Y17/S270/VSS;1;X20Y17/D2;X20Y17/D2/S270;1;X22Y15/E270;X22Y15/E270/VSS;1;X22Y15/D0;X22Y15/D0/E270;1;X17Y16/W250;X17Y16/W250/VSS;1;X17Y16/B0;X17Y16/B0/W250;1;X5Y19/W210;X5Y19/W210/VSS;1;X5Y19/A5;X5Y19/A5/W210;1;X22Y14/E210;X22Y14/E210/VSS;1;X22Y14/A0;X22Y14/A0/E210;1;X21Y15/E210;X21Y15/E210/VSS;1;X21Y15/A0;X21Y15/A0/E210;1;X15Y16/E210;X15Y16/E210/VSS;1;X15Y16/A0;X15Y16/A0/E210;1;X9Y16/W210;X9Y16/W210/VSS;1;X9Y16/A4;X9Y16/A4/W210;1;X13Y14/W270;X13Y14/W270/VSS;1;X13Y14/D4;X13Y14/D4/W270;1;X11Y17/W270;X11Y17/W270/VSS;1;X11Y17/D4;X11Y17/D4/W270;1;X14Y16/W270;X14Y16/W270/VSS;1;X14Y16/D5;X14Y16/D5/W270;1;X5Y16/E270;X5Y16/E270/VSS;1;X5Y16/D1;X5Y16/D1/E270;1;X17Y17/E250;X17Y17/E250/VSS;1;X17Y17/B5;X17Y17/B5/E250;1;X14Y17/W270;X14Y17/W270/VSS;1;X14Y17/D4;X14Y17/D4/W270;1;X16Y16/W250;X16Y16/W250/VSS;1;X16Y16/B1;X16Y16/B1/W250;1;X7Y14/E210;X7Y14/E210/VSS;1;X7Y14/A0;X7Y14/A0/E210;1;X17Y17/S270;X17Y17/S270/VSS;1;X17Y17/D3;X17Y17/D3/S270;1;X17Y16/N210;X17Y16/N210/VSS;1;X17Y16/A2;X17Y16/A2/N210;1;X23Y15/E270;X23Y15/E270/VSS;1;X23Y15/D1;X23Y15/D1/E270;1;X16Y13/E270;X16Y13/E270/VSS;1;X16Y13/D0;X16Y13/D0/E270;1;X22Y15/S270;X22Y15/S270/VSS;1;X22Y15/D2;X22Y15/D2/S270;1;X16Y14/E270;X16Y14/E270/VSS;1;X16Y14/D1;X16Y14/D1/E270;1;X18Y15/E210;X18Y15/E210/VSS;1;X18Y15/A1;X18Y15/A1/E210;1;X14Y13/E210;X14Y13/E210/VSS;1;X14Y13/A0;X14Y13/A0/E210;1;X21Y15/W270;X21Y15/W270/VSS;1;X21Y15/D4;X21Y15/D4/W270;1;X17Y16/E210;X17Y16/E210/VSS;1;X17Y16/A1;X17Y16/A1/E210;1;X10Y14/A0;X10Y14/A0/E210;1;X0Y0/VSS;;1;X10Y14/E210;X10Y14/E210/VSS;1;X10Y14/A1;X10Y14/A1/E210;1"
          }
        },
        "cpu0.b_reg[6]": {
          "hide_name": 0,
          "bits": [ 7465 ] ,
          "attributes": {
            "ROUTING": "X9Y21/Q3;;1;X9Y21/EW10;X9Y21/EW10/Q3;1;X8Y21/B1;X8Y21/B1/W111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:127.10-127.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7464 ] ,
          "attributes": {
            "ROUTING": "X8Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu_DFFE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7463 ] ,
          "attributes": {
            "ROUTING": "X8Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:139.16-139.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[6]": {
          "hide_name": 0,
          "bits": [ 7461 ] ,
          "attributes": {
            "ROUTING": "X8Y21/Q1;;1;X8Y21/EW20;X8Y21/EW20/Q1;1;X9Y21/C6;X9Y21/C6/E121;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:136.10-136.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7460 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F1;;1;X8Y21/XD1;X8Y21/XD1/F1;1"
          }
        },
        "cpu0.alu[7]": {
          "hide_name": 0,
          "bits": [ 7458 ] ,
          "attributes": {
            "ROUTING": "X8Y21/Q2;;1;X8Y21/N130;X8Y21/N130/Q2;1;X8Y21/C6;X8Y21/C6/N130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:136.10-136.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7457 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F2;;1;X8Y21/XD2;X8Y21/XD2/F2;1"
          }
        },
        "cpu0.alu_out": {
          "hide_name": 0,
          "bits": [ 7456 ] ,
          "attributes": {
            "ROUTING": "X7Y21/N220;X7Y21/N220/W221;1;X7Y20/X07;X7Y20/X07/N221;1;X7Y20/D6;X7Y20/D6/X07;1;X8Y21/D6;X8Y21/D6/W222;1;X7Y21/CE1;X7Y21/CE1/X05;1;X8Y21/CE0;X8Y21/CE0/X05;1;X9Y21/D6;X9Y21/D6/W221;1;X9Y21/D7;X9Y21/D7/W221;1;X7Y21/CE2;X7Y21/CE2/X05;1;X6Y21/SEL2;X6Y21/SEL2/X05;1;X7Y21/SEL6;X7Y21/SEL6/X05;1;X6Y21/X05;X6Y21/X05/W222;1;X6Y21/SEL0;X6Y21/SEL0/X05;1;X8Y21/W220;X8Y21/W220/W222;1;X7Y21/X05;X7Y21/X05/W221;1;X7Y21/CE0;X7Y21/CE0/X05;1;X8Y21/X05;X8Y21/X05/W222;1;X8Y21/CE1;X8Y21/CE1/X05;1;X10Y21/Q2;;1;X10Y21/W220;X10Y21/W220/Q2;1;X8Y21/D7;X8Y21/D7/W222;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:22.5-22.12",
            "hdlname": "cpu0 alu_out"
          }
        },
        "cpu0.a_reg[0]": {
          "hide_name": 0,
          "bits": [ 7454 ] ,
          "attributes": {
            "ROUTING": "X7Y21/X03;X7Y21/X03/W242;1;X7Y21/A1;X7Y21/A1/X03;1;X7Y21/C6;X7Y21/C6/W242;1;X9Y21/Q4;;1;X9Y21/W240;X9Y21/W240/Q4;1;X7Y21/X07;X7Y21/X07/W242;1;X7Y21/D7;X7Y21/D7/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:119.10-119.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ir_DFFE_Q_7_D[2]": {
          "hide_name": 0,
          "bits": [ 7453 ] ,
          "attributes": {
            "ROUTING": "X7Y22/E230;X7Y22/E230/W100;1;X8Y22/X06;X8Y22/X06/E231;1;X8Y22/C6;X8Y22/C6/X06;1;X9Y22/E200;X9Y22/E200/E202;1;X11Y22/D4;X11Y22/D4/E202;1;X11Y22/XD4;X11Y22/XD4/D4;1;X8Y22/D5;X8Y22/D5/E201;1;X8Y22/XD5;X8Y22/XD5/D5;1;X9Y22/N200;X9Y22/N200/E202;1;X9Y21/C4;X9Y21/C4/N201;1;X9Y21/XD4;X9Y21/XD4/C4;1;X8Y22/D3;X8Y22/D3/E201;1;X8Y22/XD3;X8Y22/XD3/D3;1;X7Y22/W100;X7Y22/W100/OF0;1;X6Y22/N240;X6Y22/N240/W101;1;X6Y20/C1;X6Y20/C1/N242;1;X7Y22/E200;X7Y22/E200/OF0;1;X7Y22/A2;X7Y22/A2/E200;1;X7Y22/XD2;X7Y22/XD2/A2;1;X7Y22/OF0;;1;X7Y22/N200;X7Y22/N200/OF0;1;X7Y20/E200;X7Y20/E200/N202;1;X9Y20/E200;X9Y20/E200/E202;1;X11Y20/D2;X11Y20/D2/E202;1;X11Y20/XD2;X11Y20/XD2/D2;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[1]": {
          "hide_name": 0,
          "bits": [ 7451 ] ,
          "attributes": {
            "ROUTING": "X6Y21/EW10;X6Y21/EW10/Q5;1;X7Y21/A2;X7Y21/A2/E111;1;X6Y21/E130;X6Y21/E130/Q5;1;X6Y21/C3;X6Y21/C3/E130;1;X6Y21/Q5;;1;X6Y21/S130;X6Y21/S130/Q5;1;X6Y21/B2;X6Y21/B2/S130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:119.10-119.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ir_DFFE_Q_6_D[2]": {
          "hide_name": 0,
          "bits": [ 7450 ] ,
          "attributes": {
            "ROUTING": "X7Y22/B5;X7Y22/B5/E211;1;X7Y22/XD5;X7Y22/XD5/B5;1;X6Y22/D4;X6Y22/D4/S111;1;X6Y22/XD4;X6Y22/XD4/D4;1;X6Y21/EW20;X6Y21/EW20/F5;1;X5Y21/D1;X5Y21/D1/W121;1;X5Y21/XD1;X5Y21/XD1/D1;1;X6Y20/E810;X6Y20/E810/N111;1;X10Y20/N220;X10Y20/N220/E814;1;X10Y19/E220;X10Y19/E220/N221;1;X11Y19/D5;X11Y19/D5/E221;1;X11Y19/XD5;X11Y19/XD5/D5;1;X6Y21/N100;X6Y21/N100/F5;1;X6Y20/W240;X6Y20/W240/N101;1;X5Y20/C1;X5Y20/C1/W241;1;X6Y21/XD5;X6Y21/XD5/F5;1;X6Y21/SN10;X6Y21/SN10/F5;1;X6Y22/E210;X6Y22/E210/S111;1;X8Y22/X02;X8Y22/X02/E212;1;X8Y22/C2;X8Y22/C2/X02;1;X6Y21/F5;;1;X6Y21/E830;X6Y21/E830/F5;1;X14Y21/S250;X14Y21/S250/E838;1;X14Y23/W250;X14Y23/W250/S252;1;X12Y23/A4;X12Y23/A4/W252;1;X12Y23/XD4;X12Y23/XD4/A4;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[2]": {
          "hide_name": 0,
          "bits": [ 7447 ] ,
          "attributes": {
            "ROUTING": "X7Y20/S130;X7Y20/S130/Q2;1;X7Y21/A3;X7Y21/A3/S131;1;X7Y20/Q2;;1;X7Y20/S100;X7Y20/S100/Q2;1;X7Y20/B1;X7Y20/B1/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.mar_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 7445 ] ,
          "attributes": {
            "ROUTING": "X7Y20/W220;X7Y20/W220/E100;1;X7Y20/C2;X7Y20/C2/W220;1;X7Y20/XD2;X7Y20/XD2/C2;1;X5Y20/X05;X5Y20/X05/W202;1;X5Y20/C5;X5Y20/C5/X05;1;X7Y20/S200;X7Y20/S200/OF0;1;X7Y22/C4;X7Y22/C4/S202;1;X7Y22/XD4;X7Y22/XD4/C4;1;X9Y20/S200;X9Y20/S200/E201;1;X9Y22/D3;X9Y22/D3/S202;1;X9Y22/XD3;X9Y22/XD3/D3;1;X7Y20/W200;X7Y20/W200/OF0;1;X6Y20/D5;X6Y20/D5/W201;1;X6Y20/XD5;X6Y20/XD5/D5;1;X8Y20/S200;X8Y20/S200/E101;1;X8Y22/C7;X8Y22/C7/S202;1;X11Y20/B4;X11Y20/B4/E211;1;X11Y20/XD4;X11Y20/XD4/B4;1;X7Y20/OF0;;1;X7Y20/E100;X7Y20/E100/OF0;1;X8Y20/E200;X8Y20/E200/E101;1;X10Y20/E210;X10Y20/E210/E202;1;X12Y20/S210;X12Y20/S210/E212;1;X12Y22/S240;X12Y22/S240/S212;1;X12Y23/C0;X12Y23/C0/S241;1;X12Y23/XD0;X12Y23/XD0/C0;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[3]": {
          "hide_name": 0,
          "bits": [ 7442 ] ,
          "attributes": {
            "ROUTING": "X6Y21/W250;X6Y21/W250/N111;1;X6Y21/B0;X6Y21/B0/W250;1;X6Y22/SN20;X6Y22/SN20/Q3;1;X6Y21/C1;X6Y21/C1/N121;1;X6Y22/Q3;;1;X6Y22/SN10;X6Y22/SN10/Q3;1;X6Y21/E250;X6Y21/E250/N111;1;X7Y21/A4;X7Y21/A4/E251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:119.10-119.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7441 ] ,
          "attributes": {
            "ROUTING": "X6Y22/D3;X6Y22/D3/S121;1;X6Y22/XD3;X6Y22/XD3/D3;1;X6Y22/C1;X6Y22/C1/S101;1;X6Y22/XD1;X6Y22/XD1/C1;1;X6Y19/E220;X6Y19/E220/N221;1;X8Y19/E230;X8Y19/E230/E222;1;X9Y19/B5;X9Y19/B5/E231;1;X9Y19/XD5;X9Y19/XD5/B5;1;X6Y21/SN20;X6Y21/SN20/F4;1;X6Y20/N220;X6Y20/N220/N121;1;X6Y19/C7;X6Y19/C7/N221;1;X8Y22/E200;X8Y22/E200/E202;1;X10Y22/D2;X10Y22/D2/E202;1;X10Y22/XD2;X10Y22/XD2/D2;1;X6Y21/F4;;1;X6Y21/S100;X6Y21/S100/F4;1;X6Y22/E200;X6Y22/E200/S101;1;X7Y22/D3;X7Y22/D3/E201;1;X7Y22/XD3;X7Y22/XD3/D3;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[4]": {
          "hide_name": 0,
          "bits": [ 7439 ] ,
          "attributes": {
            "ROUTING": "X8Y22/EW10;X8Y22/EW10/Q0;1;X7Y22/N250;X7Y22/N250/W111;1;X7Y21/X06;X7Y21/X06/N251;1;X7Y21/A5;X7Y21/A5/X06;1;X8Y22/Q0;;1;X8Y22/N200;X8Y22/N200/Q0;1;X8Y21/C7;X8Y21/C7/N201;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:119.10-119.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ir_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7438 ] ,
          "attributes": {
            "ROUTING": "X8Y22/C0;X8Y22/C0/S261;1;X8Y22/XD0;X8Y22/XD0/C0;1;X8Y20/SN20;X8Y20/SN20/F7;1;X8Y21/S260;X8Y21/S260/S121;1;X8Y23/D4;X8Y23/D4/S262;1;X8Y23/XD4;X8Y23/XD4/D4;1;X10Y20/A1;X10Y20/A1/E272;1;X10Y20/XD1;X10Y20/XD1/A1;1;X9Y20/S270;X9Y20/S270/E271;1;X9Y22/A1;X9Y22/A1/S272;1;X9Y22/XD1;X9Y22/XD1/A1;1;X8Y20/F7;;1;X8Y20/E270;X8Y20/E270/F7;1;X10Y20/A4;X10Y20/A4/E272;1;X10Y20/XD4;X10Y20/XD4/A4;1"
          }
        },
        "cpu0.a_reg[5]": {
          "hide_name": 0,
          "bits": [ 7436 ] ,
          "attributes": {
            "ROUTING": "X10Y21/EW20;X10Y21/EW20/Q5;1;X9Y21/W220;X9Y21/W220/W121;1;X8Y21/X01;X8Y21/X01/W221;1;X8Y21/A0;X8Y21/A0/X01;1;X10Y21/Q5;;1;X10Y21/EW10;X10Y21/EW10/Q5;1;X9Y21/B7;X9Y21/B7/W111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:119.10-119.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ir_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7435 ] ,
          "attributes": {
            "ROUTING": "X10Y21/N200;X10Y21/N200/E201;1;X10Y20/D0;X10Y20/D0/N201;1;X10Y20/XD0;X10Y20/XD0/D0;1;X9Y21/S200;X9Y21/S200/F0;1;X9Y23/W200;X9Y23/W200/S202;1;X7Y23/D0;X7Y23/D0/W202;1;X7Y23/XD0;X7Y23/XD0/D0;1;X9Y21/W200;X9Y21/W200/F0;1;X8Y21/D4;X8Y21/D4/W201;1;X8Y21/XD4;X8Y21/XD4/D4;1;X9Y21/N100;X9Y21/N100/F0;1;X9Y20/W240;X9Y20/W240/N101;1;X7Y20/C5;X7Y20/C5/W242;1;X7Y20/XD5;X7Y20/XD5/C5;1;X9Y21/F0;;1;X9Y21/E200;X9Y21/E200/F0;1;X10Y21/D5;X10Y21/D5/E201;1;X10Y21/XD5;X10Y21/XD5/D5;1"
          }
        },
        "cpu0.a_reg[6]": {
          "hide_name": 0,
          "bits": [ 7433 ] ,
          "attributes": {
            "ROUTING": "X9Y21/N250;X9Y21/N250/Q5;1;X9Y21/B6;X9Y21/B6/N250;1;X9Y21/Q5;;1;X9Y21/W250;X9Y21/W250/Q5;1;X8Y21/A1;X8Y21/A1/W251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:119.10-119.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ir_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7432 ] ,
          "attributes": {
            "ROUTING": "X11Y21/E220;X11Y21/E220/E222;1;X13Y21/E810;X13Y21/E810/E222;1;X21Y21/E820;X21Y21/E820/E818;1;X25Y21/S270;X25Y21/S270/E824;1;X25Y23/E270;X25Y23/E270/S272;1;X27Y23/A3;X27Y23/A3/E272;1;X27Y23/XD3;X27Y23/XD3/A3;1;X9Y21/D3;X9Y21/D3/F2;1;X9Y21/XD3;X9Y21/XD3/D3;1;X10Y21/D1;X10Y21/D1/E221;1;X10Y21/XD1;X10Y21/XD1/D1;1;X9Y21/E220;X9Y21/E220/F2;1;X11Y21/D0;X11Y21/D0/E222;1;X11Y21/XD0;X11Y21/XD0/D0;1;X9Y21/XD5;X9Y21/XD5/D5;1;X9Y21/F2;;1;X9Y21/D5;X9Y21/D5/F2;1"
          }
        },
        "cpu0.a_reg[7]": {
          "hide_name": 0,
          "bits": [ 7430 ] ,
          "attributes": {
            "ROUTING": "X8Y21/X02;X8Y21/X02/W231;1;X8Y21/A2;X8Y21/A2/X02;1;X10Y21/Q4;;1;X10Y21/W130;X10Y21/W130/Q4;1;X9Y21/W230;X9Y21/W230/W131;1;X8Y21/B6;X8Y21/B6/W231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:119.10-119.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ir_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7429 ] ,
          "attributes": {
            "ROUTING": "X10Y20/C5;X10Y20/C5/E241;1;X10Y20/XD5;X10Y20/XD5/C5;1;X8Y20/SN10;X8Y20/SN10/OF0;1;X8Y21/D5;X8Y21/D5/S111;1;X8Y21/XD5;X8Y21/XD5/D5;1;X10Y20/S240;X10Y20/S240/E241;1;X10Y21/D4;X10Y21/D4/S241;1;X10Y21/XD4;X10Y21/XD4/D4;1;X11Y20/E250;X11Y20/E250/E242;1;X13Y20/E830;X13Y20/E830/E252;1;X17Y20/S260;X17Y20/S260/E834;1;X17Y21/W260;X17Y21/W260/S261;1;X16Y21/C4;X16Y21/C4/W261;1;X16Y21/XD4;X16Y21/XD4/C4;1;X8Y20/OF0;;1;X8Y20/E100;X8Y20/E100/OF0;1;X9Y20/E240;X9Y20/E240/E101;1;X11Y20/C0;X11Y20/C0/E242;1;X11Y20/XD0;X11Y20/XD0/C0;1"
          }
        },
        "cpu0.a_out_DFFNR_Q_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7425 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.a_out_DFFNR_Q_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7424 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 9144 ] ,
          "attributes": {
            "ROUTING": "X19Y17/C2;X19Y17/C2/X04;1;X19Y14/C3;X19Y14/C3/X04;1;X13Y14/A3;X13Y14/A3/X07;1;X13Y17/C5;X13Y17/C5/S220;1;X3Y19/C5;X3Y19/C5/X08;1;X16Y17/C0;X16Y17/C0/X04;1;X15Y16/C3;X15Y16/C3/X04;1;X8Y16/C3;X8Y16/C3/X04;1;X21Y14/C0;X21Y14/C0/N220;1;X7Y14/C5;X7Y14/C5/X08;1;X14Y14/A4;X14Y14/A4/X07;1;X6Y14/D0;X6Y14/D0/X08;1;X14Y13/C0;X14Y13/C0/N220;1;X20Y15/C2;X20Y15/C2/X04;1;X8Y17/X04;X8Y17/X04/VCC;1;X8Y17/C0;X8Y17/C0/X04;1;X13Y16/C0;X13Y16/C0/N220;1;X16Y17/C3;X16Y17/C3/X04;1;X9Y17/C0;X9Y17/C0/N220;1;X6Y17/C1;X6Y17/C1/N220;1;X7Y21/C1;X7Y21/C1/X04;1;X6Y19/W220;X6Y19/W220/VCC;1;X6Y19/C2;X6Y19/C2/W220;1;X23Y14/C5;X23Y14/C5/X08;1;X16Y13/C4;X16Y13/C4/S220;1;X11Y19/C2;X11Y19/C2/X04;1;X13Y14/C3;X13Y14/C3/W220;1;X5Y17/B2;X5Y17/B2/X04;1;X14Y16/C5;X14Y16/C5/X08;1;X22Y14/C4;X22Y14/C4/X08;1;X19Y17/C5;X19Y17/C5/S220;1;X7Y14/C1;X7Y14/C1/N220;1;X20Y15/C0;X20Y15/C0/X04;1;X13Y17/C3;X13Y17/C3/X04;1;X7Y21/D5;X7Y21/D5/X04;1;X20Y17/C2;X20Y17/C2/X04;1;X13Y16/C4;X13Y16/C4/S220;1;X6Y14/C2;X6Y14/C2/X04;1;X7Y16/C2;X7Y16/C2/X04;1;X14Y19/C0;X14Y19/C0/N220;1;X10Y17/C0;X10Y17/C0/X04;1;X6Y14/D2;X6Y14/D2/X08;1;X3Y19/C3;X3Y19/C3/W220;1;X18Y16/C4;X18Y16/C4/X08;1;X6Y16/C2;X6Y16/C2/X04;1;X5Y14/C0;X5Y14/C0/X04;1;X7Y17/C1;X7Y17/C1/X04;1;X11Y19/C1;X11Y19/C1/X04;1;X5Y17/B1;X5Y17/B1/X04;1;X14Y17/C3;X14Y17/C3/W220;1;X5Y17/C1;X5Y17/C1/X04;1;X8Y21/C0;X8Y21/C0/N220;1;X9Y17/C2;X9Y17/C2/W220;1;X6Y14/C1;X6Y14/C1/X04;1;X11Y17/B5;X11Y17/B5/X03;1;X12Y13/A2;X12Y13/A2/X07;1;X21Y14/D5;X21Y14/D5/X07;1;X11Y15/C5;X11Y15/C5/S220;1;X23Y14/D0;X23Y14/D0/X08;1;X8Y21/D1;X8Y21/D1/X03;1;X8Y16/C5;X8Y16/C5/X08;1;X16Y17/C4;X16Y17/C4/S220;1;X13Y13/C4;X13Y13/C4/S220;1;X12Y13/C2;X12Y13/C2/X04;1;X6Y17/B1;X6Y17/B1/X04;1;X5Y19/C4;X5Y19/C4/S220;1;X13Y16/S220;X13Y16/S220/VCC;1;X13Y16/C5;X13Y16/C5/S220;1;X9Y17/N220;X9Y17/N220/VCC;1;X9Y17/C1;X9Y17/C1/N220;1;X5Y14/X03;X5Y14/X03/VCC;1;X5Y14/A1;X5Y14/A1/X03;1;X18Y15/C0;X18Y15/C0/N220;1;X16Y13/C3;X16Y13/C3/W220;1;X6Y19/D1;X6Y19/D1/E270;1;X9Y14/D0;X9Y14/D0/X08;1;X16Y14/C4;X16Y14/C4/S220;1;X21Y14/D2;X21Y14/D2/E260;1;X17Y14/C1;X17Y14/C1/X04;1;X14Y14/A5;X14Y14/A5/X07;1;X19Y15/C2;X19Y15/C2/X04;1;X7Y14/D1;X7Y14/D1/X08;1;X17Y13/C3;X17Y13/C3/X04;1;X22Y15/C3;X22Y15/C3/X04;1;X6Y14/C5;X6Y14/C5/X08;1;X21Y15/C5;X21Y15/C5/X08;1;X21Y15/C1;X21Y15/C1/X04;1;X22Y15/C0;X22Y15/C0/X04;1;X8Y14/D3;X8Y14/D3/X08;1;X19Y14/B5;X19Y14/B5/X08;1;X7Y14/C3;X7Y14/C3/W220;1;X7Y17/D1;X7Y17/D1/X08;1;X14Y17/C4;X14Y17/C4/S220;1;X14Y19/C2;X14Y19/C2/W220;1;X17Y14/X04;X17Y14/X04/VCC;1;X17Y14/C0;X17Y14/C0/X04;1;X8Y14/D4;X8Y14/D4/X04;1;X14Y14/C5;X14Y14/C5/X08;1;X18Y15/C3;X18Y15/C3/W220;1;X20Y15/C3;X20Y15/C3/X04;1;X15Y16/C1;X15Y16/C1/X04;1;X19Y16/C2;X19Y16/C2/X04;1;X7Y14/D3;X7Y14/D3/X08;1;X5Y19/N200;X5Y19/N200/VCC;1;X5Y19/A1;X5Y19/A1/N200;1;X19Y17/S220;X19Y17/S220/VCC;1;X19Y17/C4;X19Y17/C4/S220;1;X23Y15/C0;X23Y15/C0/N220;1;X12Y16/C0;X12Y16/C0/N220;1;X10Y14/D0;X10Y14/D0/X03;1;X19Y15/C4;X19Y15/C4/S220;1;X24Y14/D1;X24Y14/D1/S260;1;X20Y17/C0;X20Y17/C0/X04;1;X23Y14/C4;X23Y14/C4/X08;1;X5Y19/D3;X5Y19/D3/S270;1;X17Y17/C0;X17Y17/C0/X04;1;X17Y17/C1;X17Y17/C1/X04;1;X14Y13/C5;X14Y13/C5/X08;1;X12Y14/C5;X12Y14/C5/S220;1;X9Y16/C1;X9Y16/C1/X04;1;X13Y13/C3;X13Y13/C3/W220;1;X6Y19/C1;X6Y19/C1/N220;1;X10Y19/C3;X10Y19/C3/W220;1;X13Y17/C1;X13Y17/C1/X04;1;X12Y15/C0;X12Y15/C0/X04;1;X21Y14/D1;X21Y14/D1/X08;1;X7Y14/D2;X7Y14/D2/X08;1;X6Y17/X04;X6Y17/X04/VCC;1;X6Y17/B0;X6Y17/B0/X04;1;X10Y14/W220;X10Y14/W220/VCC;1;X10Y14/C2;X10Y14/C2/W220;1;X22Y14/C3;X22Y14/C3/W220;1;X15Y14/C2;X15Y14/C2/W220;1;X14Y14/C2;X14Y14/C2/W220;1;X23Y14/C0;X23Y14/C0/X04;1;X21Y14/N220;X21Y14/N220/VCC;1;X21Y14/C1;X21Y14/C1/N220;1;X14Y19/N220;X14Y19/N220/VCC;1;X14Y19/C1;X14Y19/C1/N220;1;X12Y15/X04;X12Y15/X04/VCC;1;X12Y15/B0;X12Y15/B0/X04;1;X16Y14/C0;X16Y14/C0/N220;1;X18Y16/X08;X18Y16/X08/VCC;1;X18Y16/C5;X18Y16/C5/X08;1;X23Y15/C3;X23Y15/C3/W220;1;X8Y14/C2;X8Y14/C2/X04;1;X12Y16/C2;X12Y16/C2/W220;1;X15Y16/C4;X15Y16/C4/S220;1;X14Y13/C3;X14Y13/C3/W220;1;X20Y17/S220;X20Y17/S220/VCC;1;X20Y17/C4;X20Y17/C4/S220;1;X7Y21/D4;X7Y21/D4/X04;1;X6Y16/N200;X6Y16/N200/VCC;1;X6Y16/A1;X6Y16/A1/N200;1;X9Y14/C5;X9Y14/C5/X08;1;X12Y13/X07;X12Y13/X07/VCC;1;X12Y13/A4;X12Y13/A4/X07;1;X21Y14/C2;X21Y14/C2/W220;1;X22Y14/C1;X22Y14/C1/N220;1;X11Y19/B0;X11Y19/B0/X04;1;X7Y14/D5;X7Y14/D5/W270;1;X18Y15/W220;X18Y15/W220/VCC;1;X18Y15/C2;X18Y15/C2/W220;1;X12Y14/S220;X12Y14/S220/VCC;1;X12Y14/C4;X12Y14/C4/S220;1;X6Y19/N220;X6Y19/N220/VCC;1;X6Y19/C0;X6Y19/C0/N220;1;X16Y16/C4;X16Y16/C4/S220;1;X12Y16/N220;X12Y16/N220/VCC;1;X12Y16/C1;X12Y16/C1/N220;1;X22Y15/C5;X22Y15/C5/S220;1;X7Y16/A3;X7Y16/A3/X07;1;X6Y14/C3;X6Y14/C3/X04;1;X9Y21/W260;X9Y21/W260/VCC;1;X8Y21/C2;X8Y21/C2/W261;1;X8Y21/C1;X8Y21/C1/N220;1;X15Y14/W220;X15Y14/W220/VCC;1;X15Y14/C3;X15Y14/C3/W220;1;X23Y15/N220;X23Y15/N220/VCC;1;X23Y15/C1;X23Y15/C1/N220;1;X23Y14/C1;X23Y14/C1/X04;1;X9Y14/C3;X9Y14/C3/X04;1;X14Y16/C0;X14Y16/C0/X04;1;X16Y13/C1;X16Y13/C1/N220;1;X5Y16/C2;X5Y16/C2/X04;1;X9Y14/C4;X9Y14/C4/X08;1;X19Y14/C1;X19Y14/C1/X04;1;X16Y16/S220;X16Y16/S220/VCC;1;X16Y16/C5;X16Y16/C5/S220;1;X16Y13/W220;X16Y13/W220/VCC;1;X16Y13/C2;X16Y13/C2/W220;1;X20Y15/C4;X20Y15/C4/S220;1;X8Y17/X03;X8Y17/X03/VCC;1;X8Y17/D0;X8Y17/D0/X03;1;X15Y19/C3;X15Y19/C3/W220;1;X11Y17/C1;X11Y17/C1/X04;1;X15Y19/C1;X15Y19/C1/N220;1;X12Y13/C4;X12Y13/C4/S220;1;X11Y15/X03;X11Y15/X03/VCC;1;X11Y15/B4;X11Y15/B4/X03;1;X11Y17/C3;X11Y17/C3/X04;1;X21Y14/C5;X21Y14/C5/X08;1;X9Y14/D5;X9Y14/D5/W270;1;X15Y16/C0;X15Y16/C0/X04;1;X7Y21/C5;X7Y21/C5/X08;1;X14Y19/W220;X14Y19/W220/VCC;1;X14Y19/C3;X14Y19/C3/W220;1;X14Y14/X07;X14Y14/X07/VCC;1;X14Y14/A2;X14Y14/A2/X07;1;X14Y19/C4;X14Y19/C4/S220;1;X20Y14/N220;X20Y14/N220/VCC;1;X20Y14/C0;X20Y14/C0/N220;1;X5Y17/C5;X5Y17/C5/X08;1;X9Y16/C2;X9Y16/C2/X04;1;X22Y15/C1;X22Y15/C1/X04;1;X17Y16/C1;X17Y16/C1/X04;1;X14Y13/W220;X14Y13/W220/VCC;1;X14Y13/C2;X14Y13/C2/W220;1;X8Y16/C1;X8Y16/C1/X04;1;X16Y14/C2;X16Y14/C2/S241;1;X16Y16/C3;X16Y16/C3/X04;1;X5Y17/C2;X5Y17/C2/X04;1;X14Y14/C0;X14Y14/C0/N220;1;X23Y14/D5;X23Y14/D5/X04;1;X3Y19/C1;X3Y19/C1/N220;1;X19Y16/C0;X19Y16/C0/X04;1;X5Y16/C0;X5Y16/C0/X04;1;X6Y14/D4;X6Y14/D4/X04;1;X14Y16/C3;X14Y16/C3/X04;1;X12Y15/N220;X12Y15/N220/VCC;1;X12Y15/C1;X12Y15/C1/N220;1;X11Y15/C1;X11Y15/C1/N220;1;X15Y13/C4;X15Y13/C4/X08;1;X18Y15/N220;X18Y15/N220/VCC;1;X18Y15/C1;X18Y15/C1/N220;1;X15Y13/X08;X15Y13/X08/VCC;1;X15Y13/C5;X15Y13/C5/X08;1;X10Y19/C0;X10Y19/C0/N220;1;X10Y17/C1;X10Y17/C1/X04;1;X14Y13/N220;X14Y13/N220/VCC;1;X14Y13/C1;X14Y13/C1/N220;1;X11Y15/S220;X11Y15/S220/VCC;1;X11Y15/C4;X11Y15/C4/S220;1;X20Y15/X04;X20Y15/X04/VCC;1;X20Y15/C1;X20Y15/C1/X04;1;X7Y21/C0;X7Y21/C0/X04;1;X5Y19/S220;X5Y19/S220/VCC;1;X5Y19/C5;X5Y19/C5/S220;1;X10Y14/D2;X10Y14/D2/X03;1;X16Y14/S220;X16Y14/S220/VCC;1;X16Y14/C5;X16Y14/C5/S220;1;X17Y16/C2;X17Y16/C2/X04;1;X12Y16/W220;X12Y16/W220/VCC;1;X12Y16/C3;X12Y16/C3/W220;1;X5Y16/C5;X5Y16/C5/S220;1;X6Y14/C0;X6Y14/C0/X04;1;X9Y14/D2;X9Y14/D2/X08;1;X19Y15/S220;X19Y15/S220/VCC;1;X19Y15/C5;X19Y15/C5/S220;1;X16Y17/C2;X16Y17/C2/X04;1;X15Y19/W220;X15Y19/W220/VCC;1;X15Y19/C2;X15Y19/C2/W220;1;X7Y17/X03;X7Y17/X03/VCC;1;X7Y17/A1;X7Y17/A1/X03;1;X19Y15/C0;X19Y15/C0/X04;1;X10Y19/N220;X10Y19/N220/VCC;1;X10Y19/C1;X10Y19/C1/N220;1;X17Y16/C3;X17Y16/C3/X04;1;X9Y17/W220;X9Y17/W220/VCC;1;X9Y17/C3;X9Y17/C3/W220;1;X13Y16/C3;X13Y16/C3/X04;1;X15Y16/X04;X15Y16/X04/VCC;1;X15Y16/C2;X15Y16/C2/X04;1;X7Y17/D3;X7Y17/D3/S270;1;X13Y14/W220;X13Y14/W220/VCC;1;X13Y14/C2;X13Y14/C2/W220;1;X18Y16/C1;X18Y16/C1/N220;1;X12Y17/X04;X12Y17/X04/VCC;1;X12Y17/C0;X12Y17/C0/X04;1;X7Y16/C1;X7Y16/C1/X04;1;X8Y14/D5;X8Y14/D5/X04;1;X19Y14/C0;X19Y14/C0/X04;1;X23Y14/C3;X23Y14/C3/X04;1;X3Y19/W220;X3Y19/W220/VCC;1;X3Y19/C2;X3Y19/C2/W220;1;X7Y17/C5;X7Y17/C5/X08;1;X9Y16/X04;X9Y16/X04/VCC;1;X9Y16/C3;X9Y16/C3/X04;1;X10Y16/C3;X10Y16/C3/W220;1;X14Y14/N220;X14Y14/N220/VCC;1;X14Y14/C1;X14Y14/C1/N220;1;X21Y14/W220;X21Y14/W220/VCC;1;X21Y14/C3;X21Y14/C3/W220;1;X7Y16/C3;X7Y16/C3/X04;1;X7Y17/C0;X7Y17/C0/X04;1;X12Y16/C4;X12Y16/C4/S220;1;X12Y13/C3;X12Y13/C3/X04;1;X11Y19/C3;X11Y19/C3/X04;1;X8Y16/A1;X8Y16/A1/N200;1;X4Y19/N220;X4Y19/N220/VCC;1;X4Y19/C0;X4Y19/C0/N220;1;X12Y16/X07;X12Y16/X07/VCC;1;X12Y16/A2;X12Y16/A2/X07;1;X6Y16/C1;X6Y16/C1/X04;1;X8Y14/C4;X8Y14/C4/X08;1;X13Y13/W220;X13Y13/W220/VCC;1;X13Y13/C2;X13Y13/C2/W220;1;X9Y16/C4;X9Y16/C4/X08;1;X9Y16/X08;X9Y16/X08/VCC;1;X9Y16/C5;X9Y16/C5/X08;1;X14Y17/S220;X14Y17/S220/VCC;1;X14Y17/C5;X14Y17/C5/S220;1;X6Y19/E260;X6Y19/E260/VCC;1;X6Y19/D2;X6Y19/D2/E260;1;X13Y16/X04;X13Y16/X04/VCC;1;X13Y16/C2;X13Y16/C2/X04;1;X23Y14/D2;X23Y14/D2/X08;1;X5Y17/B5;X5Y17/B5/X03;1;X15Y16/S220;X15Y16/S220/VCC;1;X15Y16/C5;X15Y16/C5/S220;1;X12Y14/C0;X12Y14/C0/X04;1;X6Y17/N220;X6Y17/N220/VCC;1;X6Y17/C0;X6Y17/C0/N220;1;X8Y21/D2;X8Y21/D2/X03;1;X12Y16/S220;X12Y16/S220/VCC;1;X12Y16/C5;X12Y16/C5/S220;1;X11Y15/C3;X11Y15/C3/W220;1;X5Y14/D2;X5Y14/D2/E260;1;X6Y16/C0;X6Y16/C0/X04;1;X5Y14/S220;X5Y14/S220/VCC;1;X5Y14/C4;X5Y14/C4/S220;1;X5Y14/S260;X5Y14/S260/VCC;1;X5Y14/D1;X5Y14/D1/S260;1;X19Y15/C3;X19Y15/C3/X04;1;X15Y14/C1;X15Y14/C1/N220;1;X9Y14/D1;X9Y14/D1/X08;1;X12Y14/C2;X12Y14/C2/X04;1;X16Y14/N220;X16Y14/N220/VCC;1;X16Y14/C1;X16Y14/C1/N220;1;X22Y14/D0;X22Y14/D0/X08;1;X5Y17/C0;X5Y17/C0/X04;1;X18Y16/C2;X18Y16/C2/W220;1;X9Y17/N240;X9Y17/N240/VCC;1;X9Y17/B5;X9Y17/B5/N240;1;X15Y14/C5;X15Y14/C5/S220;1;X15Y14/X07;X15Y14/X07/VCC;1;X15Y14/A2;X15Y14/A2/X07;1;X12Y14/C1;X12Y14/C1/X04;1;X8Y14/C1;X8Y14/C1/X04;1;X14Y14/A1;X14Y14/A1/X03;1;X5Y19/D4;X5Y19/D4/X04;1;X24Y14/C1;X24Y14/C1/N220;1;X7Y21/C3;X7Y21/C3/X04;1;X17Y17/C5;X17Y17/C5/X08;1;X9Y16/N220;X9Y16/N220/VCC;1;X9Y16/C0;X9Y16/C0/N220;1;X6Y16/A5;X6Y16/A5/X07;1;X15Y19/S220;X15Y19/S220/VCC;1;X15Y19/C4;X15Y19/C4/S220;1;X9Y17/C5;X9Y17/C5/S220;1;X7Y16/A0;X7Y16/A0/X03;1;X21Y14/N200;X21Y14/N200/VCC;1;X21Y14/A1;X21Y14/A1/N200;1;X21Y14/X08;X21Y14/X08/VCC;1;X21Y14/C4;X21Y14/C4/X08;1;X3Y19/E200;X3Y19/E200/VCC;1;X3Y19/A2;X3Y19/A2/E200;1;X7Y14/W270;X7Y14/W270/VCC;1;X7Y14/D4;X7Y14/D4/W270;1;X15Y17/N220;X15Y17/N220/VCC;1;X15Y17/C0;X15Y17/C0/N220;1;X14Y19/S220;X14Y19/S220/VCC;1;X14Y19/C5;X14Y19/C5/S220;1;X23Y14/X08;X23Y14/X08/VCC;1;X23Y14/D1;X23Y14/D1/X08;1;X7Y16/C4;X7Y16/C4/S220;1;X11Y17/C5;X11Y17/C5/S220;1;X13Y16/N220;X13Y16/N220/VCC;1;X13Y16/C1;X13Y16/C1/N220;1;X11Y17/C0;X11Y17/C0/X04;1;X3Y19/X08;X3Y19/X08/VCC;1;X3Y19/C4;X3Y19/C4/X08;1;X8Y14/D1;X8Y14/D1/X08;1;X17Y13/C1;X17Y13/C1/X04;1;X13Y14/C1;X13Y14/C1/N220;1;X24Y14/N220;X24Y14/N220/VCC;1;X24Y14/C0;X24Y14/C0/N220;1;X19Y14/C2;X19Y14/C2/X04;1;X13Y17/C2;X13Y17/C2/X04;1;X14Y14/X03;X14Y14/X03/VCC;1;X14Y14/A0;X14Y14/A0/X03;1;X23Y14/S270;X23Y14/S270/VCC;1;X23Y14/D3;X23Y14/D3/S270;1;X6Y16/C4;X6Y16/C4/X08;1;X5Y19/C0;X5Y19/C0/X04;1;X5Y17/X04;X5Y17/X04/VCC;1;X5Y17/C3;X5Y17/C3/X04;1;X7Y14/W220;X7Y14/W220/VCC;1;X7Y14/C2;X7Y14/C2/W220;1;X10Y16/C0;X10Y16/C0/N220;1;X19Y17/C0;X19Y17/C0/X04;1;X5Y17/X08;X5Y17/X08/VCC;1;X5Y17/C4;X5Y17/C4/X08;1;X10Y19/W220;X10Y19/W220/VCC;1;X10Y19/C2;X10Y19/C2/W220;1;X17Y13/C2;X17Y13/C2/X04;1;X5Y14/C5;X5Y14/C5/S220;1;X10Y16/N220;X10Y16/N220/VCC;1;X10Y16/C1;X10Y16/C1/N220;1;X18Y15/C5;X18Y15/C5/S220;1;X22Y14/D4;X22Y14/D4/X07;1;X16Y16/C0;X16Y16/C0/X04;1;X17Y14/C3;X17Y14/C3/W220;1;X23Y15/W220;X23Y15/W220/VCC;1;X23Y15/C2;X23Y15/C2/W220;1;X15Y13/C0;X15Y13/C0/X04;1;X5Y14/D5;X5Y14/D5/X04;1;X11Y17/X04;X11Y17/X04/VCC;1;X11Y17/C2;X11Y17/C2/X04;1;X22Y14/D1;X22Y14/D1/X08;1;X6Y16/X08;X6Y16/X08/VCC;1;X6Y16/C5;X6Y16/C5/X08;1;X13Y14/C4;X13Y14/C4/X08;1;X5Y19/D5;X5Y19/D5/X04;1;X13Y14/N220;X13Y14/N220/VCC;1;X13Y14/C0;X13Y14/C0/N220;1;X14Y16/X08;X14Y16/X08/VCC;1;X14Y16/C4;X14Y16/C4/X08;1;X23Y14/D4;X23Y14/D4/X04;1;X21Y15/C2;X21Y15/C2/X04;1;X22Y14/N220;X22Y14/N220/VCC;1;X22Y14/C0;X22Y14/C0/N220;1;X8Y14/D0;X8Y14/D0/X08;1;X5Y14/D4;X5Y14/D4/X04;1;X10Y19/C5;X10Y19/C5/S220;1;X7Y14/D0;X7Y14/D0/X08;1;X7Y14/X08;X7Y14/X08/VCC;1;X7Y14/C4;X7Y14/C4/X08;1;X14Y13/X08;X14Y13/X08/VCC;1;X14Y13/C4;X14Y13/C4/X08;1;X18Y15/S220;X18Y15/S220/VCC;1;X18Y15/C4;X18Y15/C4/S220;1;X5Y16/S220;X5Y16/S220/VCC;1;X5Y16/C4;X5Y16/C4/S220;1;X0Y0/S220;X0Y0/S220/VCC;1;X0Y0/C4;X0Y0/C4/S220;1;X22Y14/W220;X22Y14/W220/VCC;1;X22Y14/C2;X22Y14/C2/W220;1;X3Y19/N220;X3Y19/N220/VCC;1;X3Y19/C0;X3Y19/C0/N220;1;X7Y21/X08;X7Y21/X08/VCC;1;X7Y21/C4;X7Y21/C4/X08;1;X18Y16/N220;X18Y16/N220/VCC;1;X18Y16/C0;X18Y16/C0/N220;1;X7Y17/X08;X7Y17/X08/VCC;1;X7Y17/C4;X7Y17/C4/X08;1;X15Y13/C2;X15Y13/C2/X04;1;X13Y14/N200;X13Y14/N200/VCC;1;X13Y14/A0;X13Y14/A0/N200;1;X5Y14/C3;X5Y14/C3/X04;1;X10Y17/X04;X10Y17/X04/VCC;1;X10Y17/C2;X10Y17/C2/X04;1;X21Y14/E260;X21Y14/E260/VCC;1;X21Y14/D3;X21Y14/D3/E260;1;X5Y16/C3;X5Y16/C3/X04;1;X7Y16/S220;X7Y16/S220/VCC;1;X7Y16/C5;X7Y16/C5/S220;1;X19Y17/C3;X19Y17/C3/X04;1;X7Y16/X03;X7Y16/X03/VCC;1;X7Y16/A1;X7Y16/A1/X03;1;X19Y14/C4;X19Y14/C4/X08;1;X19Y16/X04;X19Y16/X04/VCC;1;X19Y16/C3;X19Y16/C3/X04;1;X15Y19/N220;X15Y19/N220/VCC;1;X15Y19/C0;X15Y19/C0/N220;1;X18Y16/W220;X18Y16/W220/VCC;1;X18Y16/C3;X18Y16/C3/W220;1;X12Y14/X04;X12Y14/X04/VCC;1;X12Y14/C3;X12Y14/C3/X04;1;X6Y14/D1;X6Y14/D1/X08;1;X11Y15/N220;X11Y15/N220/VCC;1;X11Y15/C0;X11Y15/C0/N220;1;X5Y19/S270;X5Y19/S270/VCC;1;X5Y19/D2;X5Y19/D2/S270;1;X5Y19/C3;X5Y19/C3/X04;1;X22Y15/X04;X22Y15/X04/VCC;1;X22Y15/C2;X22Y15/C2/X04;1;X8Y16/C2;X8Y16/C2/X04;1;X10Y16/W220;X10Y16/W220/VCC;1;X10Y16/C2;X10Y16/C2/W220;1;X13Y13/C1;X13Y13/C1/N220;1;X5Y19/S260;X5Y19/S260/VCC;1;X5Y19/D1;X5Y19/D1/S260;1;X7Y17/S270;X7Y17/S270/VCC;1;X7Y17/D2;X7Y17/D2/S270;1;X11Y17/X03;X11Y17/X03/VCC;1;X11Y17/B3;X11Y17/B3/X03;1;X11Y17/S220;X11Y17/S220/VCC;1;X11Y17/C4;X11Y17/C4/S220;1;X13Y13/S220;X13Y13/S220/VCC;1;X13Y13/C5;X13Y13/C5/S220;1;X12Y13/C1;X12Y13/C1/X04;1;X21Y15/X08;X21Y15/X08/VCC;1;X21Y15/C4;X21Y15/C4/X08;1;X22Y14/X08;X22Y14/X08/VCC;1;X22Y14/C5;X22Y14/C5/X08;1;X6Y14/X04;X6Y14/X04/VCC;1;X6Y14/D5;X6Y14/D5/X04;1;X17Y13/X04;X17Y13/X04/VCC;1;X17Y13/C0;X17Y13/C0/X04;1;X5Y17/B3;X5Y17/B3/X03;1;X17Y14/W220;X17Y14/W220/VCC;1;X17Y14/C2;X17Y14/C2/W220;1;X9Y14/C0;X9Y14/C0/N220;1;X14Y17/W220;X14Y17/W220/VCC;1;X14Y17/C2;X14Y17/C2/W220;1;X12Y13/X04;X12Y13/X04/VCC;1;X12Y13/C0;X12Y13/C0/X04;1;X21Y15/C0;X21Y15/C0/X04;1;X20Y15/S220;X20Y15/S220/VCC;1;X20Y15/C5;X20Y15/C5/S220;1;X6Y19/E270;X6Y19/E270/VCC;1;X6Y19/D0;X6Y19/D0/E270;1;X7Y14/N220;X7Y14/N220/VCC;1;X7Y14/C0;X7Y14/C0/N220;1;X8Y14/C3;X8Y14/C3/X04;1;X9Y14/X04;X9Y14/X04/VCC;1;X9Y14/C2;X9Y14/C2/X04;1;X11Y15/W220;X11Y15/W220/VCC;1;X11Y15/C2;X11Y15/C2/W220;1;X14Y14/X08;X14Y14/X08/VCC;1;X14Y14/C4;X14Y14/C4/X08;1;X8Y21/X03;X8Y21/X03/VCC;1;X8Y21/D0;X8Y21/D0/X03;1;X11Y19/B2;X11Y19/B2/X04;1;X5Y14/C1;X5Y14/C1/X04;1;X21Y14/X07;X21Y14/X07/VCC;1;X21Y14/D4;X21Y14/D4/X07;1;X15Y14/S220;X15Y14/S220/VCC;1;X15Y14/C4;X15Y14/C4/S220;1;X7Y21/X04;X7Y21/X04/VCC;1;X7Y21/C2;X7Y21/C2/X04;1;X7Y21/D3;X7Y21/D3/S270;1;X17Y17/C3;X17Y17/C3/X04;1;X16Y17/S220;X16Y17/S220/VCC;1;X16Y17/C5;X16Y17/C5/S220;1;X14Y17/C0;X14Y17/C0/N220;1;X21Y15/X04;X21Y15/X04/VCC;1;X21Y15/C3;X21Y15/C3/X04;1;X16Y13/S240;X16Y13/S240/VCC;1;X16Y14/C3;X16Y14/C3/S241;1;X15Y13/C1;X15Y13/C1/X04;1;X7Y17/C3;X7Y17/C3/X04;1;X10Y14/X03;X10Y14/X03/VCC;1;X10Y14/D1;X10Y14/D1/X03;1;X12Y16/S200;X12Y16/S200/VCC;1;X12Y16/A4;X12Y16/A4/S200;1;X6Y16/X04;X6Y16/X04/VCC;1;X6Y16/C3;X6Y16/C3/X04;1;X7Y16/X04;X7Y16/X04/VCC;1;X7Y16/C0;X7Y16/C0/X04;1;X9Y14/X08;X9Y14/X08/VCC;1;X9Y14/D3;X9Y14/D3/X08;1;X22Y14/D2;X22Y14/D2/X03;1;X20Y17/C3;X20Y17/C3/X04;1;X12Y13/S220;X12Y13/S220/VCC;1;X12Y13/C5;X12Y13/C5/S220;1;X15Y14/N200;X15Y14/N200/VCC;1;X15Y14/A1;X15Y14/A1/N200;1;X22Y14/X07;X22Y14/X07/VCC;1;X22Y14/D5;X22Y14/D5/X07;1;X13Y17/X04;X13Y17/X04/VCC;1;X13Y17/C0;X13Y17/C0/X04;1;X19Y16/N220;X19Y16/N220/VCC;1;X19Y16/C1;X19Y16/C1/N220;1;X17Y17/X04;X17Y17/X04/VCC;1;X17Y17/C2;X17Y17/C2/X04;1;X14Y14/W220;X14Y14/W220/VCC;1;X14Y14/C3;X14Y14/C3/W220;1;X14Y16/C1;X14Y16/C1/X04;1;X19Y14/X04;X19Y14/X04/VCC;1;X19Y14/B3;X19Y14/B3/X04;1;X19Y15/X04;X19Y15/X04/VCC;1;X19Y15/C1;X19Y15/C1/X04;1;X10Y19/S220;X10Y19/S220/VCC;1;X10Y19/C4;X10Y19/C4/S220;1;X7Y21/D1;X7Y21/D1/X08;1;X8Y21/N220;X8Y21/N220/VCC;1;X6Y14/C4;X6Y14/C4/X08;1;X7Y17/D5;X7Y17/D5/X04;1;X16Y17/X04;X16Y17/X04/VCC;1;X16Y17/C1;X16Y17/C1/X04;1;X13Y17/S220;X13Y17/S220/VCC;1;X13Y17/C4;X13Y17/C4/S220;1;X5Y14/E260;X5Y14/E260/VCC;1;X5Y14/D3;X5Y14/D3/E260;1;X13Y14/A2;X13Y14/A2/X07;1;X22Y14/X03;X22Y14/X03/VCC;1;X22Y14/D3;X22Y14/D3/X03;1;X16Y16/C1;X16Y16/C1/X04;1;X9Y14/N220;X9Y14/N220/VCC;1;X9Y14/C1;X9Y14/C1/N220;1;X8Y14/D2;X8Y14/D2/X08;1;X6Y14/X08;X6Y14/X08/VCC;1;X6Y14/D3;X6Y14/D3/X08;1;X22Y15/S220;X22Y15/S220/VCC;1;X22Y15/C4;X22Y15/C4/S220;1;X13Y13/N220;X13Y13/N220/VCC;1;X13Y13/C0;X13Y13/C0/N220;1;X10Y17/S240;X10Y17/S240/VCC;1;X10Y17/B1;X10Y17/B1/S240;1;X5Y16/X04;X5Y16/X04/VCC;1;X5Y16/C1;X5Y16/C1/X04;1;X8Y16/N200;X8Y16/N200/VCC;1;X8Y16/A0;X8Y16/A0/N200;1;X7Y21/S270;X7Y21/S270/VCC;1;X7Y21/D2;X7Y21/D2/S270;1;X10Y14/C1;X10Y14/C1/N220;1;X10Y14/N220;X10Y14/N220/VCC;1;X10Y14/C0;X10Y14/C0/N220;1;X5Y17/X03;X5Y17/X03/VCC;1;X5Y17/B4;X5Y17/B4/X03;1;X14Y17/N220;X14Y17/N220/VCC;1;X14Y17/C1;X14Y17/C1/N220;1;X20Y17/X04;X20Y17/X04/VCC;1;X20Y17/C1;X20Y17/C1/X04;1;X9Y17/S220;X9Y17/S220/VCC;1;X9Y17/C4;X9Y17/C4/S220;1;X17Y16/X04;X17Y16/X04/VCC;1;X17Y16/C0;X17Y16/C0/X04;1;X7Y16/X07;X7Y16/X07/VCC;1;X7Y16/A4;X7Y16/A4/X07;1;X17Y17/X08;X17Y17/X08/VCC;1;X17Y17/C4;X17Y17/C4/X08;1;X16Y13/S220;X16Y13/S220/VCC;1;X16Y13/C5;X16Y13/C5/S220;1;X13Y14/X08;X13Y14/X08/VCC;1;X13Y14/C5;X13Y14/C5/X08;1;X23Y14/X04;X23Y14/X04/VCC;1;X23Y14/C2;X23Y14/C2/X04;1;X9Y14/W270;X9Y14/W270/VCC;1;X9Y14/D4;X9Y14/D4/W270;1;X16Y16/X04;X16Y16/X04/VCC;1;X16Y16/C2;X16Y16/C2/X04;1;X8Y16/X04;X8Y16/X04/VCC;1;X8Y16/C0;X8Y16/C0/X04;1;X5Y14/X04;X5Y14/X04/VCC;1;X5Y14/C2;X5Y14/C2/X04;1;X19Y17/X04;X19Y17/X04/VCC;1;X19Y17/C1;X19Y17/C1/X04;1;X14Y16/X04;X14Y16/X04/VCC;1;X14Y16/C2;X14Y16/C2/X04;1;X15Y14/N220;X15Y14/N220/VCC;1;X15Y14/C0;X15Y14/C0/N220;1;X15Y13/X04;X15Y13/X04/VCC;1;X15Y13/C3;X15Y13/C3/X04;1;X6Y17/W220;X6Y17/W220/VCC;1;X6Y17/C2;X6Y17/C2/W220;1;X6Y16/A2;X6Y16/A2/X07;1;X24Y14/S260;X24Y14/S260/VCC;1;X24Y14/D0;X24Y14/D0/S260;1;X8Y16/X08;X8Y16/X08/VCC;1;X8Y16/C4;X8Y16/C4/X08;1;X5Y19/C1;X5Y19/C1/X04;1;X11Y19/X04;X11Y19/X04/VCC;1;X11Y19/C0;X11Y19/C0/X04;1;X13Y14/X07;X13Y14/X07/VCC;1;X13Y14/A4;X13Y14/A4/X07;1;X5Y16/S200;X5Y16/S200/VCC;1;X5Y16/A5;X5Y16/A5/S200;1;X6Y16/X07;X6Y16/X07/VCC;1;X6Y16/A3;X6Y16/A3/X07;1;X7Y17/C2;X7Y17/C2/X04;1;X7Y17/X04;X7Y17/X04/VCC;1;X7Y17/D4;X7Y17/D4/X04;1;X8Y14/X08;X8Y14/X08/VCC;1;X8Y14/C5;X8Y14/C5/X08;1;X8Y14/X04;X8Y14/X04/VCC;1;X8Y14/C0;X8Y14/C0/X04;1;X19Y14/X08;X19Y14/X08/VCC;1;X19Y14/C5;X19Y14/C5/X08;1;X16Y13/N220;X16Y13/N220/VCC;1;X16Y13/C0;X16Y13/C0/N220;1;X0Y0/VCC;;1;X5Y19/X04;X5Y19/X04/VCC;1;X5Y19/C2;X5Y19/C2/X04;1"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 7416 ] ,
          "attributes": {
            "ROUTING": "X9Y20/W200;X9Y20/W200/N100;1;X9Y20/A6;X9Y20/A6/W200;1;X9Y20/OF2;;1;X9Y20/N100;X9Y20/N100/OF2;1;X9Y20/C4;X9Y20/C4/N100;1;X9Y20/XD4;X9Y20/XD4/C4;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 7415 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 7414 ] ,
          "attributes": {
            "ROUTING": "X9Y20/F2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7409 ] ,
          "attributes": {
            "ROUTING": "X7Y19/S100;X7Y19/S100/F6;1;X7Y19/D5;X7Y19/D5/S100;1;X7Y19/F6;;1;X7Y19/E100;X7Y19/E100/F6;1;X8Y19/D3;X8Y19/D3/E101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.step[0]": {
          "hide_name": 0,
          "bits": [ 7405 ] ,
          "attributes": {
            "ROUTING": "X8Y19/S210;X8Y19/S210/Q1;1;X8Y19/A6;X8Y19/A6/S210;1;X7Y19/C6;X7Y19/C6/W101;1;X8Y19/W100;X8Y19/W100/Q1;1;X7Y19/C1;X7Y19/C1/W101;1;X8Y19/Q1;;1;X8Y19/N210;X8Y19/N210/Q1;1;X8Y17/W210;X8Y17/W210/N212;1;X7Y17/B1;X7Y17/B1/W211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:45.10-45.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.step[4]": {
          "hide_name": 0,
          "bits": [ 7404 ] ,
          "attributes": {
            "ROUTING": "X7Y18/S250;X7Y18/S250/S111;1;X7Y19/B6;X7Y19/B6/S251;1;X7Y18/W250;X7Y18/W250/S111;1;X5Y18/W250;X5Y18/W250/W252;1;X3Y18/S250;X3Y18/S250/W252;1;X3Y19/B4;X3Y19/B4/S251;1;X7Y17/W100;X7Y17/W100/Q5;1;X7Y18/S210;X7Y18/S210/S111;1;X7Y17/SN10;X7Y17/SN10/Q5;1;X7Y19/B1;X7Y19/B1/S211;1;X7Y17/B5;X7Y17/B5/W100;1;X7Y17/Q5;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:45.10-45.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.step[5]": {
          "hide_name": 0,
          "bits": [ 7403 ] ,
          "attributes": {
            "ROUTING": "X7Y19/X06;X7Y19/X06/W231;1;X7Y19/A6;X7Y19/A6/X06;1;X8Y17/S230;X8Y17/S230/Q3;1;X8Y19/W230;X8Y19/W230/S232;1;X7Y19/X02;X7Y19/X02/W231;1;X7Y19/A1;X7Y19/A1/X02;1;X8Y17/S100;X8Y17/S100/Q3;1;X8Y17/B0;X8Y17/B0/S100;1;X8Y17/Q3;;1;X8Y17/W800;X8Y17/W800/Q3;1;X4Y17/S230;X4Y17/S230/W804;1;X4Y19/W230;X4Y19/W230/S232;1;X3Y19/B5;X3Y19/B5/W231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:45.10-45.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7401 ] ,
          "attributes": {
            "ROUTING": "X9Y19/D2;X9Y19/D2/E221;1;X9Y19/D7;X9Y19/D7/E221;1;X7Y19/F1;;1;X9Y19/D3;X9Y19/D3/E221;1;X7Y19/EW20;X7Y19/EW20/F1;1;X8Y19/E220;X8Y19/E220/E121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 7399 ] ,
          "attributes": {
            "ROUTING": "X7Y19/E220;X7Y19/E220/S222;1;X8Y19/X01;X8Y19/X01/E221;1;X8Y19/C3;X8Y19/C3/X01;1;X7Y17/S220;X7Y17/S220/Q2;1;X7Y19/C5;X7Y19/C5/S222;1;X9Y19/C2;X9Y19/C2/E241;1;X7Y17/W810;X7Y17/W810/Q2;1;X3Y17/S210;X3Y17/S210/W814;1;X3Y19/B1;X3Y19/B1/S212;1;X9Y19/C3;X9Y19/C3/E241;1;X7Y17/X01;X7Y17/X01/Q2;1;X7Y17/B2;X7Y17/B2/X01;1;X7Y17/Q2;;1;X7Y17/E100;X7Y17/E100/Q2;1;X8Y17/S240;X8Y17/S240/E101;1;X8Y19/E240;X8Y19/E240/S242;1;X9Y19/C7;X9Y19/C7/E241;1",
            "hdlname": "cpu0 step",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:45.10-45.14",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 7396 ] ,
          "attributes": {
            "ROUTING": "X9Y19/E240;X9Y19/E240/E242;1;X9Y19/B7;X9Y19/B7/E240;1;X9Y19/B3;X9Y19/B3/X03;1;X7Y17/B3;X7Y17/B3/Q3;1;X9Y19/X03;X9Y19/X03/E242;1;X9Y19/B2;X9Y19/B2/X03;1;X7Y19/W240;X7Y19/W240/S241;1;X5Y19/W250;X5Y19/W250/W242;1;X3Y19/X04;X3Y19/X04/W252;1;X3Y19/B2;X3Y19/B2/X04;1;X7Y19/E240;X7Y19/E240/S241;1;X8Y19/X03;X8Y19/X03/E241;1;X8Y19/B3;X8Y19/B3/X03;1;X7Y17/Q3;;1;X7Y17/S100;X7Y17/S100/Q3;1;X7Y18/S240;X7Y18/S240/S101;1;X7Y19/X03;X7Y19/X03/S241;1;X7Y19/B5;X7Y19/B5/X03;1",
            "hdlname": "cpu0 step",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:45.10-45.14",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 7393 ] ,
          "attributes": {
            "ROUTING": "X7Y19/W230;X7Y19/W230/S231;1;X5Y19/W230;X5Y19/W230/W232;1;X3Y19/B3;X3Y19/B3/W232;1;X7Y17/N240;X7Y17/N240/Q4;1;X7Y17/B4;X7Y17/B4/N240;1;X9Y19/A2;X9Y19/A2/X02;1;X7Y18/E270;X7Y18/E270/S131;1;X8Y18/S270;X8Y18/S270/E271;1;X8Y19/A3;X8Y19/A3/S271;1;X7Y18/S230;X7Y18/S230/S131;1;X7Y19/A5;X7Y19/A5/S231;1;X9Y19/A7;X9Y19/A7/S231;1;X7Y17/Q4;;1;X7Y17/S130;X7Y17/S130/Q4;1;X7Y18/E230;X7Y18/E230/S131;1;X9Y18/S230;X9Y18/S230/E232;1;X9Y19/X02;X9Y19/X02/S231;1;X9Y19/A3;X9Y19/A3/X02;1",
            "hdlname": "cpu0 step",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:45.10-45.14",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_DFFNR_Q_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7390 ] ,
          "attributes": {
            "ROUTING": "X9Y20/S210;X9Y20/S210/W111;1;X9Y20/A7;X9Y20/A7/S210;1;X10Y20/EW10;X10Y20/EW10/F6;1;X9Y20/B5;X9Y20/B5/W111;1;X10Y20/F6;;1;X10Y20/W260;X10Y20/W260/F6;1;X8Y20/N260;X8Y20/N260/W262;1;X8Y19/X05;X8Y19/X05/N261;1;X8Y19/C4;X8Y19/C4/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 7389 ] ,
          "attributes": {
            "ROUTING": "X9Y20/B6;X9Y20/B6/N250;1;X9Y20/F5;;1;X9Y20/N250;X9Y20/N250/F5;1;X9Y19/A1;X9Y19/A1/N251;1;X9Y19/XD1;X9Y19/XD1/A1;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7387 ] ,
          "attributes": {
            "ROUTING": "X9Y20/OF0;;1;X9Y20/N200;X9Y20/N200/OF0;1;X9Y19/X07;X9Y19/X07/N201;1;X9Y19/LSR1;X9Y19/LSR1/X07;1"
          }
        },
        "cpu0.a_out": {
          "hide_name": 0,
          "bits": [ 7385 ] ,
          "attributes": {
            "ROUTING": "X7Y20/A6;X7Y20/A6/S231;1;X9Y20/E230;X9Y20/E230/S231;1;X11Y20/X06;X11Y20/X06/E232;1;X11Y20/CE2;X11Y20/CE2/X06;1;X9Y20/W230;X9Y20/W230/S231;1;X7Y20/S230;X7Y20/S230/W232;1;X7Y21/A6;X7Y21/A6/S231;1;X9Y20/W830;X9Y20/W830/S131;1;X5Y20/S250;X5Y20/S250/W834;1;X5Y22/E250;X5Y22/E250/S252;1;X6Y22/N250;X6Y22/N250/E251;1;X6Y21/A1;X6Y21/A1/N251;1;X8Y21/A6;X8Y21/A6/S232;1;X9Y21/A6;X9Y21/A6/S232;1;X9Y19/S130;X9Y19/S130/Q3;1;X9Y20/E270;X9Y20/E270/S131;1;X10Y20/CE0;X10Y20/CE0/E271;1;X11Y19/X06;X11Y19/X06/E232;1;X11Y19/CE2;X11Y19/CE2/X06;1;X6Y21/A3;X6Y21/A3/X02;1;X9Y21/E230;X9Y21/E230/S232;1;X11Y21/X06;X11Y21/X06/E232;1;X11Y21/CE0;X11Y21/CE0/X06;1;X9Y19/S230;X9Y19/S230/Q3;1;X9Y21/A7;X9Y21/A7/S232;1;X6Y21/A0;X6Y21/A0/X02;1;X11Y20/CE0;X11Y20/CE0/X08;1;X9Y19/X06;X9Y19/X06/Q3;1;X9Y19/CE2;X9Y19/CE2/X06;1;X7Y21/A7;X7Y21/A7/S232;1;X7Y20/X02;X7Y20/X02/S231;1;X7Y20/A1;X7Y20/A1/X02;1;X9Y19/E230;X9Y19/E230/Q3;1;X11Y19/S230;X11Y19/S230/E232;1;X11Y20/X08;X11Y20/X08/S231;1;X11Y20/CE1;X11Y20/CE1/X08;1;X8Y19/S230;X8Y19/S230/W231;1;X8Y21/A7;X8Y21/A7/S232;1;X9Y19/Q3;;1;X9Y19/W230;X9Y19/W230/Q3;1;X7Y19/S230;X7Y19/S230/W232;1;X7Y21/W230;X7Y21/W230/S232;1;X6Y21/X02;X6Y21/X02/W231;1;X6Y21/A2;X6Y21/A2/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 output_in"
          }
        },
        "cpu0.a_out_DFFNR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 7383 ] ,
          "attributes": {
            "ROUTING": "X9Y20/A5;X9Y20/A5/X06;1;X9Y19/W130;X9Y19/W130/F3;1;X9Y19/S270;X9Y19/S270/W130;1;X9Y20/X06;X9Y20/X06/S271;1;X9Y20/SEL2;X9Y20/SEL2/X06;1;X9Y19/F3;;1;X9Y19/XD3;X9Y19/XD3/F3;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_1_F[1]": {
          "hide_name": 0,
          "bits": [ 7381 ] ,
          "attributes": {
            "ROUTING": "X9Y19/S100;X9Y19/S100/F2;1;X9Y19/W210;X9Y19/W210/S100;1;X8Y19/LSR1;X8Y19/LSR1/W211;1;X9Y19/W100;X9Y19/W100/F2;1;X8Y19/C5;X8Y19/C5/W101;1;X8Y19/XD5;X8Y19/XD5/C5;1;X9Y19/B6;X9Y19/B6/X05;1;X9Y19/F2;;1;X9Y19/X05;X9Y19/X05/F2;1;X9Y19/LSR0;X9Y19/LSR0/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_1_F[0]": {
          "hide_name": 0,
          "bits": [ 7380 ] ,
          "attributes": {
            "ROUTING": "X8Y19/B4;X8Y19/B4/F3;1;X8Y19/EW10;X8Y19/EW10/F3;1;X9Y19/A6;X9Y19/A6/E111;1;X8Y19/F3;;1;X8Y19/E130;X8Y19/E130/F3;1;X9Y19/B0;X9Y19/B0/E131;1;X9Y19/XD0;X9Y19/XD0/B0;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[3]": {
          "hide_name": 0,
          "bits": [ 7377 ] ,
          "attributes": {
            "ROUTING": "X10Y20/X03;X10Y20/X03/Q4;1;X10Y20/D3;X10Y20/D3/X03;1;X9Y20/D3;X9Y20/D3/X03;1;X10Y20/X07;X10Y20/X07/Q4;1;X10Y20/D7;X10Y20/D7/X07;1;X10Y20/Q4;;1;X10Y20/W240;X10Y20/W240/Q4;1;X9Y20/X03;X9Y20/X03/W241;1;X9Y20/D0;X9Y20/D0/X03;1",
            "hdlname": "cpu0 ir",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:102.10-102.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[2]": {
          "hide_name": 0,
          "bits": [ 7374 ] ,
          "attributes": {
            "ROUTING": "X9Y20/C0;X9Y20/C0/E261;1;X9Y20/C3;X9Y20/C3/E261;1;X10Y20/C3;X10Y20/C3/E262;1;X7Y20/Q5;;1;X7Y20/EW20;X7Y20/EW20/Q5;1;X8Y20/E260;X8Y20/E260/E121;1;X10Y20/C7;X10Y20/C7/E262;1",
            "hdlname": "cpu0 ir",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:102.10-102.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[1]": {
          "hide_name": 0,
          "bits": [ 7371 ] ,
          "attributes": {
            "ROUTING": "X10Y21/N100;X10Y21/N100/Q1;1;X10Y20/B7;X10Y20/B7/N101;1;X9Y20/B3;X9Y20/B3/W211;1;X10Y20/W210;X10Y20/W210/N211;1;X9Y20/B0;X9Y20/B0/W211;1;X10Y21/Q1;;1;X10Y21/N210;X10Y21/N210/Q1;1;X10Y20/B3;X10Y20/B3/N211;1",
            "hdlname": "cpu0 ir",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:102.10-102.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[0]": {
          "hide_name": 0,
          "bits": [ 7368 ] ,
          "attributes": {
            "ROUTING": "X9Y20/A0;X9Y20/A0/W131;1;X10Y20/W130;X10Y20/W130/Q5;1;X9Y20/A3;X9Y20/A3/W131;1;X10Y20/N130;X10Y20/N130/Q5;1;X10Y20/A3;X10Y20/A3/N130;1;X10Y20/Q5;;1;X10Y20/E130;X10Y20/E130/Q5;1;X10Y20/A7;X10Y20/A7/E130;1",
            "hdlname": "cpu0 ir",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:102.10-102.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 7365 ] ,
          "attributes": {
            "ROUTING": "X10Y20/S220;X10Y20/S220/E221;1;X10Y21/D3;X10Y21/D3/S221;1;X10Y21/XD3;X10Y21/XD3/D3;1;X7Y19/EW10;X7Y19/EW10/F5;1;X8Y19/A4;X8Y19/A4/E111;1;X7Y19/F5;;1;X7Y19/S130;X7Y19/S130/F5;1;X7Y20/E270;X7Y20/E270/S131;1;X9Y20/E220;X9Y20/E220/E272;1;X10Y20/D2;X10Y20/D2/E221;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 7364 ] ,
          "attributes": {
            "ROUTING": "X10Y21/C2;X10Y21/C2/S242;1;X10Y21/XD2;X10Y21/XD2/C2;1;X9Y19/F7;;1;X9Y19/E100;X9Y19/E100/F7;1;X10Y19/S240;X10Y19/S240/E101;1;X10Y20/C2;X10Y20/C2/S241;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F_I3_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 7363 ] ,
          "attributes": {
            "ROUTING": "X10Y20/X08;X10Y20/X08/F7;1;X10Y20/B6;X10Y20/B6/X08;1;X10Y20/F7;;1;X10Y20/S130;X10Y20/S130/F7;1;X10Y20/B2;X10Y20/B2/S130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7362 ] ,
          "attributes": {
            "ROUTING": "X10Y20/X02;X10Y20/X02/F3;1;X10Y20/A2;X10Y20/A2/X02;1;X10Y20/S230;X10Y20/S230/F3;1;X10Y21/A6;X10Y21/A6/S231;1;X10Y20/F3;;1;X10Y20/X06;X10Y20/X06/F3;1;X10Y20/A6;X10Y20/A6/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7357 ] ,
          "attributes": {
            "ROUTING": "X9Y21/X05;X9Y21/X05/S262;1;X9Y21/LSR0;X9Y21/LSR0/X05;1;X10Y20/X05;X10Y20/X05/S261;1;X10Y20/LSR1;X10Y20/LSR1/X05;1;X9Y20/B7;X9Y20/B7/X05;1;X9Y19/E260;X9Y19/E260/F6;1;X10Y19/S260;X10Y19/S260/E261;1;X10Y21/X05;X10Y21/X05/S262;1;X10Y21/B6;X10Y21/B6/X05;1;X9Y19/F6;;1;X9Y19/S260;X9Y19/S260/F6;1;X9Y20/X05;X9Y20/X05/S261;1;X9Y20/SEL0;X9Y20/SEL0/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in": {
          "hide_name": 0,
          "bits": [ 7355 ] ,
          "attributes": {
            "ROUTING": "X10Y20/W220;X10Y20/W220/Q2;1;X8Y20/W230;X8Y20/W230/W222;1;X7Y20/X06;X7Y20/X06/W231;1;X7Y20/CE1;X7Y20/CE1/X06;1;X8Y22/X05;X8Y22/X05/S241;1;X8Y22/CE0;X8Y22/CE0/X05;1;X8Y22/W240;X8Y22/W240/S241;1;X6Y22/X07;X6Y22/X07/W242;1;X6Y22/CE1;X6Y22/CE1/X07;1;X10Y21/W240;X10Y21/W240/S101;1;X9Y21/X07;X9Y21/X07/W241;1;X9Y21/CE2;X9Y21/CE2/X07;1;X8Y21/S240;X8Y21/S240/W242;1;X10Y21/W200;X10Y21/W200/S101;1;X8Y21/W210;X8Y21/W210/W202;1;X6Y21/CE2;X6Y21/CE2/W212;1;X10Y20/Q2;;1;X10Y20/S100;X10Y20/S100/Q2;1;X10Y20/S210;X10Y20/S210/S100;1;X10Y21/CE2;X10Y21/CE2/S211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:18.5-18.9",
            "hdlname": "cpu0 a_in"
          }
        },
        "cpu0.a_in_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 7354 ] ,
          "attributes": {
            "ROUTING": "X10Y20/F2;;1;X10Y20/XD2;X10Y20/XD2/F2;1"
          }
        },
        "cpu0.cpu_clk": {
          "hide_name": 0,
          "bits": [ 7353 ] ,
          "attributes": {
            "ROUTING": "X6Y17/S240;X6Y17/S240/W242;1;X6Y19/S240;X6Y19/S240/S242;1;X6Y20/CLK1;X6Y20/CLK1/S241;1;X6Y19/CLK0;X6Y19/CLK0/X02;1;X8Y22/X04;X8Y22/X04/W252;1;X8Y22/CLK2;X8Y22/CLK2/X04;1;X10Y20/CLK2;X10Y20/CLK2/X04;1;X8Y21/CLK0;X8Y21/CLK0/X04;1;X7Y17/CLK2;X7Y17/CLK2/W241;1;X7Y20/CLK2;X7Y20/CLK2/X04;1;X8Y19/CLK0;X8Y19/CLK0/X04;1;X8Y21/CLK2;X8Y21/CLK2/S242;1;X11Y19/S200;X11Y19/S200/S252;1;X11Y21/X01;X11Y21/X01/S202;1;X11Y21/CLK0;X11Y21/CLK0/X01;1;X6Y19/W240;X6Y19/W240/W212;1;X5Y19/S240;X5Y19/S240/W241;1;X5Y20/CLK2;X5Y20/CLK2/S241;1;X8Y17/W240;X8Y17/W240/W212;1;X7Y17/CLK1;X7Y17/CLK1/W241;1;X10Y21/CLK0;X10Y21/CLK0/X02;1;X8Y20/CLK2;X8Y20/CLK2/S241;1;X7Y20/X04;X7Y20/X04/S251;1;X7Y20/CLK1;X7Y20/CLK1/X04;1;X8Y21/X04;X8Y21/X04/S252;1;X8Y21/CLK1;X8Y21/CLK1/X04;1;X6Y19/W210;X6Y19/W210/W212;1;X5Y19/X02;X5Y19/X02/W211;1;X5Y19/CLK2;X5Y19/CLK2/X02;1;X7Y19/S210;X7Y19/S210/W211;1;X7Y21/X02;X7Y21/X02/S212;1;X7Y21/CLK1;X7Y21/CLK1/X02;1;X8Y22/CLK0;X8Y22/CLK0/X01;1;X11Y20/CLK2;X11Y20/CLK2/X04;1;X7Y21/CLK0;X7Y21/CLK0/W241;1;X9Y19/CLK2;X9Y19/CLK2/X04;1;X6Y19/CLK2;X6Y19/CLK2/X02;1;X9Y21/S240;X9Y21/S240/S242;1;X9Y22/CLK1;X9Y22/CLK1/S241;1;X10Y20/CLK1;X10Y20/CLK1/X04;1;X9Y21/CLK0;X9Y21/CLK0/X02;1;X9Y17/S210;X9Y17/S210/W211;1;X9Y19/S240;X9Y19/S240/S212;1;X9Y21/CLK1;X9Y21/CLK1/S242;1;X6Y22/CLK0;X6Y22/CLK0/W241;1;X8Y19/W210;X8Y19/W210/S212;1;X6Y19/X02;X6Y19/X02/W212;1;X6Y19/CLK1;X6Y19/CLK1/X02;1;X10Y21/CLK2;X10Y21/CLK2/X02;1;X9Y19/CLK1;X9Y19/CLK1/X04;1;X6Y21/N240;X6Y21/N240/W242;1;X6Y20/CLK0;X6Y20/CLK0/N241;1;X7Y21/S240;X7Y21/S240/W241;1;X7Y22/W240;X7Y22/W240/S241;1;X6Y22/CLK2;X6Y22/CLK2/W241;1;X9Y20/X04;X9Y20/X04/S251;1;X9Y20/CLK2;X9Y20/CLK2/X04;1;X9Y21/X02;X9Y21/X02/S252;1;X9Y21/CLK2;X9Y21/CLK2/X02;1;X6Y20/W210;X6Y20/W210/W202;1;X5Y20/X02;X5Y20/X02/W211;1;X5Y20/CLK0;X5Y20/CLK0/X02;1;X9Y19/X04;X9Y19/X04/W251;1;X9Y19/CLK0;X9Y19/CLK0/X04;1;X8Y19/X02;X8Y19/X02/S212;1;X8Y19/CLK1;X8Y19/CLK1/X02;1;X11Y20/CLK0;X11Y20/CLK0/X04;1;X10Y21/X02;X10Y21/X02/S252;1;X10Y21/CLK1;X10Y21/CLK1/X02;1;X9Y19/S250;X9Y19/S250/W251;1;X9Y21/S250;X9Y21/S250/S252;1;X9Y22/X04;X9Y22/X04/S251;1;X9Y22/CLK0;X9Y22/CLK0/X04;1;X6Y21/W240;X6Y21/W240/W242;1;X5Y21/CLK0;X5Y21/CLK0/W241;1;X8Y21/W250;X8Y21/W250/S252;1;X6Y21/X04;X6Y21/X04/W252;1;X6Y21/CLK2;X6Y21/CLK2/X04;1;X10Y21/S250;X10Y21/S250/S252;1;X10Y22/W250;X10Y22/W250/S251;1;X8Y22/W250;X8Y22/W250/W252;1;X6Y22/X04;X6Y22/X04/W252;1;X6Y22/CLK1;X6Y22/CLK1/X04;1;X8Y21/W240;X8Y21/W240/S242;1;X7Y21/CLK2;X7Y21/CLK2/W241;1;X7Y22/CLK2;X7Y22/CLK2/X02;1;X8Y17/S210;X8Y17/S210/W212;1;X8Y19/S240;X8Y19/S240/S212;1;X8Y20/CLK1;X8Y20/CLK1/S241;1;X10Y17/E250;X10Y17/E250/S111;1;X11Y17/S250;X11Y17/S250/E251;1;X11Y19/X02;X11Y19/X02/S252;1;X11Y19/CLK2;X11Y19/CLK2/X02;1;X10Y20/E250;X10Y20/E250/S251;1;X11Y20/X04;X11Y20/X04/E251;1;X11Y20/CLK1;X11Y20/CLK1/X04;1;X10Y17/W210;X10Y17/W210/S111;1;X8Y17/X02;X8Y17/X02/W212;1;X8Y17/CLK1;X8Y17/CLK1/X02;1;X7Y19/S200;X7Y19/S200/W201;1;X7Y21/S210;X7Y21/S210/S202;1;X7Y22/X02;X7Y22/X02/S211;1;X7Y22/CLK1;X7Y22/CLK1/X02;1;X8Y21/S200;X8Y21/S200/S252;1;X8Y22/X01;X8Y22/X01/S201;1;X8Y22/CLK1;X8Y22/CLK1/X01;1;X8Y19/S250;X8Y19/S250/W252;1;X8Y19/W250;X8Y19/W250/W252;1;X7Y19/S250;X7Y19/S250/W251;1;X8Y19/W200;X8Y19/W200/W252;1;X7Y19/X01;X7Y19/X01/W201;1;X7Y19/CLK2;X7Y19/CLK2/X01;1;X10Y19/W250;X10Y19/W250/S252;1;X8Y19/X04;X8Y19/X04/W252;1;X8Y19/CLK2;X8Y19/CLK2/X04;1;X10Y20/W250;X10Y20/W250/S251;1;X8Y20/W200;X8Y20/W200/W252;1;X6Y20/X01;X6Y20/X01/W202;1;X6Y20/CLK2;X6Y20/CLK2/X01;1;X10Y16/Q5;;1;X10Y16/SN10;X10Y16/SN10/Q5;1;X10Y17/S250;X10Y17/S250/S111;1;X10Y19/S250;X10Y19/S250/S252;1;X10Y20/X04;X10Y20/X04/S251;1;X10Y20/CLK0;X10Y20/CLK0/X04;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.5-31.12",
            "hdlname": "cpu0 cpu_clk"
          }
        },
        "bus_viewer_out[0]": {
          "hide_name": 0,
          "bits": [ 7351 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[0]": {
          "hide_name": 0,
          "bits": [ 7350 ] ,
          "attributes": {
            "ROUTING": "X11Y22/Q4;;1;X11Y22/EW20;X11Y22/EW20/Q4;1;X12Y22/S260;X12Y22/S260/E121;1;X12Y24/E260;X12Y24/E260/S262;1;X14Y24/E830;X14Y24/E830/E262;1;X22Y24/S250;X22Y24/S250/E838;1;X22Y26/S200;X22Y26/S200/S252;1;X22Y28/X03;X22Y28/X03/S202;1;X22Y28/A0;X22Y28/A0/X03;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        },
        "bus_viewer_out[1]": {
          "hide_name": 0,
          "bits": [ 7347 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[1]": {
          "hide_name": 0,
          "bits": [ 7346 ] ,
          "attributes": {
            "ROUTING": "X12Y23/Q4;;1;X12Y23/S240;X12Y23/S240/Q4;1;X12Y25/S240;X12Y25/S240/S242;1;X12Y27/S250;X12Y27/S250/S242;1;X12Y28/X08;X12Y28/X08/N252;1;X12Y28/D1;X12Y28/D1/X08;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        },
        "bus_viewer_out[2]": {
          "hide_name": 0,
          "bits": [ 7343 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[2]": {
          "hide_name": 0,
          "bits": [ 7342 ] ,
          "attributes": {
            "ROUTING": "X12Y23/Q0;;1;X12Y23/S800;X12Y23/S800/Q0;1;X12Y26/S230;X12Y26/S230/N808;1;X12Y28/X02;X12Y28/X02/S232;1;X12Y28/A0;X12Y28/A0/X02;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        },
        "bus_viewer_out[3]": {
          "hide_name": 0,
          "bits": [ 7339 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[3]": {
          "hide_name": 0,
          "bits": [ 7338 ] ,
          "attributes": {
            "ROUTING": "X10Y22/Q2;;1;X10Y22/SN20;X10Y22/SN20/Q2;1;X10Y23/S260;X10Y23/S260/S121;1;X10Y25/S270;X10Y25/S270/S262;1;X10Y27/S270;X10Y27/S270/S272;1;X10Y28/A0;X10Y28/A0/S271;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        },
        "bus_viewer_out[4]": {
          "hide_name": 0,
          "bits": [ 7335 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[4]": {
          "hide_name": 0,
          "bits": [ 7334 ] ,
          "attributes": {
            "ROUTING": "X8Y23/Q4;;1;X8Y23/S100;X8Y23/S100/Q4;1;X8Y24/S240;X8Y24/S240/S101;1;X8Y26/S240;X8Y26/S240/S242;1;X8Y28/W240;X8Y28/W240/S242;1;X7Y28/X03;X7Y28/X03/W241;1;X7Y28/D1;X7Y28/D1/X03;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        },
        "bus_viewer_out[5]": {
          "hide_name": 0,
          "bits": [ 7331 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[5]": {
          "hide_name": 0,
          "bits": [ 7330 ] ,
          "attributes": {
            "ROUTING": "X7Y23/Q0;;1;X7Y23/S800;X7Y23/S800/Q0;1;X7Y26/S130;X7Y26/S130/N808;1;X7Y27/S270;X7Y27/S270/S131;1;X7Y28/A0;X7Y28/A0/S271;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        },
        "bus_viewer_out[6]": {
          "hide_name": 0,
          "bits": [ 7327 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[6]": {
          "hide_name": 0,
          "bits": [ 7326 ] ,
          "attributes": {
            "ROUTING": "X27Y23/Q3;;1;X27Y23/S800;X27Y23/S800/Q3;1;X27Y27/E230;X27Y27/E230/S804;1;X29Y27/E800;X29Y27/E800/E232;1;X33Y27/S200;X33Y27/S200/E804;1;X33Y28/W200;X33Y28/W200/S201;1;X32Y28/X01;X32Y28/X01/W201;1;X32Y28/A0;X32Y28/A0/X01;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        },
        "bus_viewer_out[7]": {
          "hide_name": 0,
          "bits": [ 7322 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.86-1.100"
          }
        },
        "bus_viewer[7]": {
          "hide_name": 0,
          "bits": [ 7321 ] ,
          "attributes": {
            "ROUTING": "X16Y21/Q4;;1;X16Y21/S240;X16Y21/S240/Q4;1;X16Y23/S820;X16Y23/S820/S242;1;X16Y27/E820;X16Y27/E820/S824;1;X24Y27/E270;X24Y27/E270/E828;1;X26Y27/E270;X26Y27/E270/E272;1;X28Y27/S270;X28Y27/S270/E272;1;X28Y28/E270;X28Y28/E270/S271;1;X28Y28/D1;X28Y28/D1/E270;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.72-1.82"
          }
        }
      }
    }
  }
}
