Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Aug 13 12:13:56 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.670        0.000                      0                  742        0.057        0.000                      0                  742        4.500        0.000                       0                   428  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.670        0.000                      0                  742        0.057        0.000                      0                  742        4.500        0.000                       0                   428  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 cook_timer_instance/min_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/fnd/digit_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 0.952ns (18.231%)  route 4.270ns (81.769%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.627     5.148    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X63Y99         FDCE                                         r  cook_timer_instance/min_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  cook_timer_instance/min_reg[6]/Q
                         net (fo=13, routed)          1.591     7.195    cook_timer_instance/fnd/Q[6]
    SLICE_X63Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.319 r  cook_timer_instance/fnd/digit_value[3]_i_8/O
                         net (fo=3, routed)           0.830     8.150    cook_timer_instance/fnd/digit_value[3]_i_8_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.274 r  cook_timer_instance/fnd/digit_value[0]_i_2__0/O
                         net (fo=3, routed)           0.519     8.793    cook_timer_instance/fnd/digit_value[0]_i_2__0_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I1_O)        0.124     8.917 r  cook_timer_instance/fnd/digit_value[1]_i_3__0/O
                         net (fo=1, routed)           0.949     9.867    cook_timer_instance/fnd/digit_value[1]_i_3__0_n_0
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.124     9.991 r  cook_timer_instance/fnd/digit_value[1]_i_1__0/O
                         net (fo=1, routed)           0.379    10.370    cook_timer_instance/fnd/digit_value_0[1]
    SLICE_X63Y94         FDCE                                         r  cook_timer_instance/fnd/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.509    14.850    cook_timer_instance/fnd/clk_IBUF_BUFG
    SLICE_X63Y94         FDCE                                         r  cook_timer_instance/fnd/digit_value_reg[1]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y94         FDCE (Setup_fdce_C_D)       -0.047    15.040    cook_timer_instance/fnd/digit_value_reg[1]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 watch_instance/cnt_sysclk_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/cnt_sysclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 2.406ns (45.755%)  route 2.852ns (54.245%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.623     5.144    watch_instance/clk_IBUF_BUFG
    SLICE_X59Y89         FDCE                                         r  watch_instance/cnt_sysclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  watch_instance/cnt_sysclk_reg[7]/Q
                         net (fo=2, routed)           0.685     6.285    watch_instance/cnt_sysclk_reg[7]
    SLICE_X58Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.409 f  watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.806     7.216    watch_instance/sec[5]_i_7_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.340 f  watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.576     7.915    watch_instance/sec[5]_i_5_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.039 f  watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.785     8.824    watch_instance/sec[5]_i_3_n_0
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.948 r  watch_instance/cnt_sysclk[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    watch_instance/cnt_sysclk[0]_i_5_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.498 r  watch_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    watch_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.840    watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  watch_instance/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.068    watch_instance/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.402 r  watch_instance/cnt_sysclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.402    watch_instance/cnt_sysclk_reg[24]_i_1_n_6
    SLICE_X59Y94         FDCE                                         r  watch_instance/cnt_sysclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.508    14.849    watch_instance/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  watch_instance/cnt_sysclk_reg[25]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y94         FDCE (Setup_fdce_C_D)        0.062    15.148    watch_instance/cnt_sysclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 2.406ns (45.993%)  route 2.825ns (54.007%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.624     5.145    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X61Y92         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  cook_timer_instance/cnt_sysclk_reg[7]/Q
                         net (fo=2, routed)           0.813     6.414    cook_timer_instance/cnt_sysclk_reg[7]
    SLICE_X60Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.538 r  cook_timer_instance/sec[6]_i_10/O
                         net (fo=1, routed)           0.557     7.095    cook_timer_instance/sec[6]_i_10_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.219 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.580     7.799    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.923 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          0.875     8.798    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.922 r  cook_timer_instance/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.922    cook_timer_instance/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.472 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.472    cook_timer_instance/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.586 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.586    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.700 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.700    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.814 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.814    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.928 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.928    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.042 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.042    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.376 r  cook_timer_instance/cnt_sysclk_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.376    cook_timer_instance/cnt_sysclk_reg[24]_i_1__0_n_6
    SLICE_X61Y97         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.509    14.850    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X61Y97         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[25]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y97         FDCE (Setup_fdce_C_D)        0.062    15.149    cook_timer_instance/cnt_sysclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 cook_timer_instance/min_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/min_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.978ns (20.073%)  route 3.894ns (79.927%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.627     5.148    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X62Y97         FDCE                                         r  cook_timer_instance/min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.456     5.604 f  cook_timer_instance/min_reg[1]/Q
                         net (fo=16, routed)          1.300     6.904    cook_timer_instance/min_reg[1]
    SLICE_X64Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.028 f  cook_timer_instance/min[6]_i_6/O
                         net (fo=1, routed)           0.424     7.452    cook_timer_instance/min[6]_i_6_n_0
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.576 r  cook_timer_instance/min[6]_i_5/O
                         net (fo=3, routed)           0.576     8.152    cook_timer_instance/min[6]_i_5_n_0
    SLICE_X65Y98         LUT3 (Prop_lut3_I0_O)        0.124     8.276 r  cook_timer_instance/min[6]_i_3/O
                         net (fo=5, routed)           0.975     9.251    cook_timer_instance/min[6]_i_3_n_0
    SLICE_X62Y98         LUT5 (Prop_lut5_I1_O)        0.150     9.401 r  cook_timer_instance/min[0]_i_1/O
                         net (fo=1, routed)           0.619    10.020    cook_timer_instance/p_0_in[0]
    SLICE_X62Y98         FDCE                                         r  cook_timer_instance/min_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510    14.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X62Y98         FDCE                                         r  cook_timer_instance/min_reg[0]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y98         FDCE (Setup_fdce_C_D)       -0.289    14.799    cook_timer_instance/min_reg[0]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 watch_instance/cnt_sysclk_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/cnt_sysclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 2.311ns (44.757%)  route 2.852ns (55.243%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.623     5.144    watch_instance/clk_IBUF_BUFG
    SLICE_X59Y89         FDCE                                         r  watch_instance/cnt_sysclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  watch_instance/cnt_sysclk_reg[7]/Q
                         net (fo=2, routed)           0.685     6.285    watch_instance/cnt_sysclk_reg[7]
    SLICE_X58Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.409 f  watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.806     7.216    watch_instance/sec[5]_i_7_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.340 f  watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.576     7.915    watch_instance/sec[5]_i_5_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.039 f  watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.785     8.824    watch_instance/sec[5]_i_3_n_0
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.948 r  watch_instance/cnt_sysclk[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    watch_instance/cnt_sysclk[0]_i_5_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.498 r  watch_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    watch_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.840    watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  watch_instance/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.068    watch_instance/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.307 r  watch_instance/cnt_sysclk_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.307    watch_instance/cnt_sysclk_reg[24]_i_1_n_5
    SLICE_X59Y94         FDCE                                         r  watch_instance/cnt_sysclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.508    14.849    watch_instance/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  watch_instance/cnt_sysclk_reg[26]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y94         FDCE (Setup_fdce_C_D)        0.062    15.148    watch_instance/cnt_sysclk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 watch_instance/cnt_sysclk_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/cnt_sysclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 2.295ns (44.586%)  route 2.852ns (55.414%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.623     5.144    watch_instance/clk_IBUF_BUFG
    SLICE_X59Y89         FDCE                                         r  watch_instance/cnt_sysclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  watch_instance/cnt_sysclk_reg[7]/Q
                         net (fo=2, routed)           0.685     6.285    watch_instance/cnt_sysclk_reg[7]
    SLICE_X58Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.409 f  watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.806     7.216    watch_instance/sec[5]_i_7_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.340 f  watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.576     7.915    watch_instance/sec[5]_i_5_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.039 f  watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.785     8.824    watch_instance/sec[5]_i_3_n_0
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.948 r  watch_instance/cnt_sysclk[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    watch_instance/cnt_sysclk[0]_i_5_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.498 r  watch_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    watch_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.840    watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  watch_instance/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.068    watch_instance/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.291 r  watch_instance/cnt_sysclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.291    watch_instance/cnt_sysclk_reg[24]_i_1_n_7
    SLICE_X59Y94         FDCE                                         r  watch_instance/cnt_sysclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.508    14.849    watch_instance/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  watch_instance/cnt_sysclk_reg[24]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y94         FDCE (Setup_fdce_C_D)        0.062    15.148    watch_instance/cnt_sysclk_reg[24]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 watch_instance/cnt_sysclk_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/cnt_sysclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 2.292ns (44.553%)  route 2.852ns (55.447%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.623     5.144    watch_instance/clk_IBUF_BUFG
    SLICE_X59Y89         FDCE                                         r  watch_instance/cnt_sysclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  watch_instance/cnt_sysclk_reg[7]/Q
                         net (fo=2, routed)           0.685     6.285    watch_instance/cnt_sysclk_reg[7]
    SLICE_X58Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.409 f  watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.806     7.216    watch_instance/sec[5]_i_7_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.340 f  watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.576     7.915    watch_instance/sec[5]_i_5_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.039 f  watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.785     8.824    watch_instance/sec[5]_i_3_n_0
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.948 r  watch_instance/cnt_sysclk[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    watch_instance/cnt_sysclk[0]_i_5_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.498 r  watch_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    watch_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.840    watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.288 r  watch_instance/cnt_sysclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.288    watch_instance/cnt_sysclk_reg[20]_i_1_n_6
    SLICE_X59Y93         FDCE                                         r  watch_instance/cnt_sysclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.508    14.849    watch_instance/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  watch_instance/cnt_sysclk_reg[21]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y93         FDCE (Setup_fdce_C_D)        0.062    15.148    watch_instance/cnt_sysclk_reg[21]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 2.311ns (44.994%)  route 2.825ns (55.006%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.624     5.145    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X61Y92         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  cook_timer_instance/cnt_sysclk_reg[7]/Q
                         net (fo=2, routed)           0.813     6.414    cook_timer_instance/cnt_sysclk_reg[7]
    SLICE_X60Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.538 r  cook_timer_instance/sec[6]_i_10/O
                         net (fo=1, routed)           0.557     7.095    cook_timer_instance/sec[6]_i_10_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.219 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.580     7.799    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.923 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          0.875     8.798    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.922 r  cook_timer_instance/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.922    cook_timer_instance/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.472 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.472    cook_timer_instance/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.586 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.586    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.700 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.700    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.814 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.814    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.928 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.928    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.042 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.042    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.281 r  cook_timer_instance/cnt_sysclk_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.281    cook_timer_instance/cnt_sysclk_reg[24]_i_1__0_n_5
    SLICE_X61Y97         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.509    14.850    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X61Y97         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[26]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y97         FDCE (Setup_fdce_C_D)        0.062    15.149    cook_timer_instance/cnt_sysclk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 watch_instance/cnt_sysclk_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/cnt_sysclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 2.271ns (44.326%)  route 2.852ns (55.674%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.623     5.144    watch_instance/clk_IBUF_BUFG
    SLICE_X59Y89         FDCE                                         r  watch_instance/cnt_sysclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  watch_instance/cnt_sysclk_reg[7]/Q
                         net (fo=2, routed)           0.685     6.285    watch_instance/cnt_sysclk_reg[7]
    SLICE_X58Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.409 f  watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.806     7.216    watch_instance/sec[5]_i_7_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.340 f  watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.576     7.915    watch_instance/sec[5]_i_5_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.039 f  watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.785     8.824    watch_instance/sec[5]_i_3_n_0
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.948 r  watch_instance/cnt_sysclk[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    watch_instance/cnt_sysclk[0]_i_5_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.498 r  watch_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    watch_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.840    watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.267 r  watch_instance/cnt_sysclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.267    watch_instance/cnt_sysclk_reg[20]_i_1_n_4
    SLICE_X59Y93         FDCE                                         r  watch_instance/cnt_sysclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.508    14.849    watch_instance/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  watch_instance/cnt_sysclk_reg[23]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y93         FDCE (Setup_fdce_C_D)        0.062    15.148    watch_instance/cnt_sysclk_reg[23]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 2.295ns (44.822%)  route 2.825ns (55.178%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.624     5.145    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X61Y92         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  cook_timer_instance/cnt_sysclk_reg[7]/Q
                         net (fo=2, routed)           0.813     6.414    cook_timer_instance/cnt_sysclk_reg[7]
    SLICE_X60Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.538 r  cook_timer_instance/sec[6]_i_10/O
                         net (fo=1, routed)           0.557     7.095    cook_timer_instance/sec[6]_i_10_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.219 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.580     7.799    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.923 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          0.875     8.798    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.922 r  cook_timer_instance/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     8.922    cook_timer_instance/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.472 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.472    cook_timer_instance/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.586 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.586    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.700 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.700    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.814 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.814    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.928 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.928    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.042 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.042    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.265 r  cook_timer_instance/cnt_sysclk_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.265    cook_timer_instance/cnt_sysclk_reg[24]_i_1__0_n_7
    SLICE_X61Y97         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.509    14.850    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X61Y97         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[24]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y97         FDCE (Setup_fdce_C_D)        0.062    15.149    cook_timer_instance/cnt_sysclk_reg[24]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  4.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/inc_sec_btn/btn_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.567     1.450    cook_timer_instance/inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.740    cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.896    cook_timer_instance/inc_sec_btn/btn_0/count_reg[4]_i_1__3_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.936 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.936    cook_timer_instance/inc_sec_btn/btn_0/count_reg[8]_i_1__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.989 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.989    cook_timer_instance/inc_sec_btn/btn_0/count_reg[12]_i_1__3_n_7
    SLICE_X56Y100        FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[12]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    cook_timer_instance/inc_sec_btn/btn_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/inc_sec_btn/btn_0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.567     1.450    cook_timer_instance/inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.740    cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.896    cook_timer_instance/inc_sec_btn/btn_0/count_reg[4]_i_1__3_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.936 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.936    cook_timer_instance/inc_sec_btn/btn_0/count_reg[8]_i_1__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.002 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.002    cook_timer_instance/inc_sec_btn/btn_0/count_reg[12]_i_1__3_n_5
    SLICE_X56Y100        FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[14]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    cook_timer_instance/inc_sec_btn/btn_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/inc_sec_btn/btn_0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.567     1.450    cook_timer_instance/inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.740    cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.896    cook_timer_instance/inc_sec_btn/btn_0/count_reg[4]_i_1__3_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.936 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.936    cook_timer_instance/inc_sec_btn/btn_0/count_reg[8]_i_1__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.025 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[12]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.025    cook_timer_instance/inc_sec_btn/btn_0/count_reg[12]_i_1__3_n_6
    SLICE_X56Y100        FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[13]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    cook_timer_instance/inc_sec_btn/btn_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/inc_sec_btn/btn_0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.567     1.450    cook_timer_instance/inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.740    cook_timer_instance/inc_sec_btn/btn_0/count_reg[6]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.896    cook_timer_instance/inc_sec_btn/btn_0/count_reg[4]_i_1__3_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.936 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.936    cook_timer_instance/inc_sec_btn/btn_0/count_reg[8]_i_1__3_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.027 r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.027    cook_timer_instance/inc_sec_btn/btn_0/count_reg[12]_i_1__3_n_4
    SLICE_X56Y100        FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/count_reg[15]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    cook_timer_instance/inc_sec_btn/btn_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cook_timer_instance/inc_sec_btn/btn_0/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/inc_sec_btn/btn_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.567     1.450    cook_timer_instance/inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X57Y98         FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  cook_timer_instance/inc_sec_btn/btn_0/btn_out_reg/Q
                         net (fo=3, routed)           0.122     1.713    cook_timer_instance/inc_sec_btn/btn_ed/ff_cur_reg_1
    SLICE_X57Y97         FDCE                                         r  cook_timer_instance/inc_sec_btn/btn_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.835     1.963    cook_timer_instance/inc_sec_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X57Y97         FDCE                                         r  cook_timer_instance/inc_sec_btn/btn_ed/ff_cur_reg/C
                         clock pessimism             -0.497     1.466    
    SLICE_X57Y97         FDCE (Hold_fdce_C_D)         0.070     1.536    cook_timer_instance/inc_sec_btn/btn_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cook_timer_instance/mode_btn/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/alarm_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.593     1.476    cook_timer_instance/mode_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X60Y98         FDCE                                         r  cook_timer_instance/mode_btn/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  cook_timer_instance/mode_btn/btn_ed/ff_cur_reg/Q
                         net (fo=5, routed)           0.073     1.713    cook_timer_instance/mode_btn/btn_ed/p_0_in[1]
    SLICE_X61Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.758 r  cook_timer_instance/mode_btn/btn_ed/alarm_i_1/O
                         net (fo=1, routed)           0.000     1.758    cook_timer_instance/mode_btn_n_4
    SLICE_X61Y98         FDCE                                         r  cook_timer_instance/alarm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.863     1.990    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X61Y98         FDCE                                         r  cook_timer_instance/alarm_reg/C
                         clock pessimism             -0.501     1.489    
    SLICE_X61Y98         FDCE (Hold_fdce_C_D)         0.091     1.580    cook_timer_instance/alarm_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 watch_instance/min_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/min_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.272%)  route 0.084ns (28.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    watch_instance/clk_IBUF_BUFG
    SLICE_X64Y89         FDCE                                         r  watch_instance/min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  watch_instance/min_reg[0]/Q
                         net (fo=7, routed)           0.084     1.722    watch_instance/data2[0]
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.767 r  watch_instance/min[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.767    watch_instance/min[1]
    SLICE_X65Y89         FDCE                                         r  watch_instance/min_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.861     1.989    watch_instance/clk_IBUF_BUFG
    SLICE_X65Y89         FDCE                                         r  watch_instance/min_reg[1]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X65Y89         FDCE (Hold_fdce_C_D)         0.092     1.579    watch_instance/min_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 watch_instance/min_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/min_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.030%)  route 0.085ns (28.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    watch_instance/clk_IBUF_BUFG
    SLICE_X64Y89         FDCE                                         r  watch_instance/min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  watch_instance/min_reg[0]/Q
                         net (fo=7, routed)           0.085     1.723    watch_instance/data2[0]
    SLICE_X65Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  watch_instance/min[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.768    watch_instance/min[2]
    SLICE_X65Y89         FDCE                                         r  watch_instance/min_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.861     1.989    watch_instance/clk_IBUF_BUFG
    SLICE_X65Y89         FDCE                                         r  watch_instance/min_reg[2]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X65Y89         FDCE (Hold_fdce_C_D)         0.091     1.578    watch_instance/min_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 watch_instance/min_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/min_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    watch_instance/clk_IBUF_BUFG
    SLICE_X65Y89         FDCE                                         r  watch_instance/min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  watch_instance/min_reg[2]/Q
                         net (fo=10, routed)          0.144     1.759    watch_instance/min_reg_n_0_[2]
    SLICE_X64Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  watch_instance/min[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.804    watch_instance/min[3]
    SLICE_X64Y89         FDCE                                         r  watch_instance/min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.861     1.989    watch_instance/clk_IBUF_BUFG
    SLICE_X64Y89         FDCE                                         r  watch_instance/min_reg[3]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X64Y89         FDCE (Hold_fdce_C_D)         0.120     1.607    watch_instance/min_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 stop_watch_instance/sec_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_watch_instance/sec_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.562     1.445    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X56Y84         FDCE                                         r  stop_watch_instance/sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  stop_watch_instance/sec_reg[3]/Q
                         net (fo=7, routed)           0.073     1.666    stop_watch_instance/inc_min_btn/btn_ed/sec_reg[6]_0[3]
    SLICE_X56Y84         LUT6 (Prop_lut6_I1_O)        0.098     1.764 r  stop_watch_instance/inc_min_btn/btn_ed/sec[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.764    stop_watch_instance/inc_min_btn_n_10
    SLICE_X56Y84         FDCE                                         r  stop_watch_instance/sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.828     1.956    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X56Y84         FDCE                                         r  stop_watch_instance/sec_reg[5]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y84         FDCE (Hold_fdce_C_D)         0.121     1.566    stop_watch_instance/sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y86   com_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y86   com_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y86   com_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   com_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y88   led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y86   led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y88   mode_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y88   mode_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y87   seg_7_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   com_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   com_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   com_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   com_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   com_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   com_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   com_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   com_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   com_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   com_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   com_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   com_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   com_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   com_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   com_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   com_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   led_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.678ns  (logic 4.023ns (41.568%)  route 5.655ns (58.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X60Y88         FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.518     5.661 r  led_reg[0]/Q
                         net (fo=1, routed)           5.655    11.316    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.820 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.820    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.376ns  (logic 3.986ns (47.585%)  route 4.390ns (52.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  led_reg[1]/Q
                         net (fo=1, routed)           4.390     9.987    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.517 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.517    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.985ns  (logic 3.960ns (49.599%)  route 4.024ns (50.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  seg_7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.456     5.599 r  seg_7_reg[5]/Q
                         net (fo=1, routed)           4.024     9.623    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.128 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.128    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.970ns  (logic 3.992ns (50.083%)  route 3.978ns (49.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X65Y87         FDCE                                         r  seg_7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.456     5.599 r  seg_7_reg[3]/Q
                         net (fo=1, routed)           3.978     9.577    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.113 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.113    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.874ns  (logic 4.053ns (51.472%)  route 3.821ns (48.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  seg_7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  seg_7_reg[2]/Q
                         net (fo=1, routed)           3.821     9.481    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.016 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.016    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.793ns  (logic 3.967ns (50.899%)  route 3.827ns (49.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X65Y87         FDCE                                         r  seg_7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.456     5.599 r  seg_7_reg[0]/Q
                         net (fo=1, routed)           3.827     9.425    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.936 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.936    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.736ns  (logic 3.955ns (51.125%)  route 3.781ns (48.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y86         FDCE                                         r  com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  com_reg[1]/Q
                         net (fo=1, routed)           3.781     9.379    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.878 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.878    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.720ns  (logic 3.966ns (51.377%)  route 3.754ns (48.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  com_reg[3]/Q
                         net (fo=1, routed)           3.754     9.352    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.862 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.862    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.681ns  (logic 3.954ns (51.473%)  route 3.727ns (48.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X65Y88         FDCE                                         r  seg_7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  seg_7_reg[7]/Q
                         net (fo=1, routed)           3.727     9.327    seg_7_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498    12.825 r  seg_7_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.825    seg_7[7]
    V7                                                                r  seg_7[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.651ns  (logic 3.959ns (51.746%)  route 3.692ns (48.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y86         FDCE                                         r  com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  com_reg[0]/Q
                         net (fo=1, routed)           3.692     9.290    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.792 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.792    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cook_timer_instance/alarm_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.347ns (75.805%)  route 0.430ns (24.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.593     1.476    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X61Y98         FDCE                                         r  cook_timer_instance/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cook_timer_instance/alarm_reg/Q
                         net (fo=3, routed)           0.430     2.047    alarm_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.253 r  alarm_OBUF_inst/O
                         net (fo=0)                   0.000     3.253    alarm
    J1                                                                r  alarm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.423ns (77.286%)  route 0.418ns (22.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y88         FDCE                                         r  mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.148     1.622 r  mode_reg[1]/Q
                         net (fo=24, routed)          0.418     2.041    mode_led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.275     3.316 r  mode_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.316    mode_led[15]
    L1                                                                r  mode_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.380ns (61.080%)  route 0.880ns (38.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y88         FDCE                                         r  mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  mode_reg[0]/Q
                         net (fo=18, routed)          0.880     2.518    mode_led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.734 r  mode_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.734    mode_led[14]
    P1                                                                r  mode_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.362ns (57.503%)  route 1.006ns (42.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y87         FDCE                                         r  seg_7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  seg_7_reg[4]/Q
                         net (fo=1, routed)           1.006     2.621    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.842 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.842    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.371ns (56.551%)  route 1.053ns (43.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  seg_7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  seg_7_reg[1]/Q
                         net (fo=1, routed)           1.053     2.667    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.897 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.897    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.373ns (55.471%)  route 1.102ns (44.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X62Y88         FDCE                                         r  seg_7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  seg_7_reg[6]/Q
                         net (fo=1, routed)           1.102     2.718    seg_7_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.950 r  seg_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.950    seg_7[6]
    U7                                                                r  seg_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.340ns (54.001%)  route 1.141ns (45.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X65Y88         FDCE                                         r  seg_7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  seg_7_reg[7]/Q
                         net (fo=1, routed)           1.141     2.756    seg_7_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.955 r  seg_7_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.955    seg_7[7]
    V7                                                                r  seg_7[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.365ns (54.225%)  route 1.152ns (45.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y86         FDCE                                         r  com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  com_reg[2]/Q
                         net (fo=1, routed)           1.152     2.766    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.989 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.989    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.345ns (53.211%)  route 1.183ns (46.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y86         FDCE                                         r  com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  com_reg[0]/Q
                         net (fo=1, routed)           1.183     2.796    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.000 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.000    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.566ns  (logic 1.352ns (52.703%)  route 1.214ns (47.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  com_reg[3]/Q
                         net (fo=1, routed)           1.214     2.827    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.038 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.038    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           202 Endpoints
Min Delay           202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.307ns  (logic 1.593ns (15.458%)  route 8.714ns (84.542%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         8.041     9.482    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.152     9.634 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.673    10.307    cook_timer_instance/set_sec
    SLICE_X65Y96         FDRE                                         r  cook_timer_instance/set_sec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.509     4.850    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X65Y96         FDRE                                         r  cook_timer_instance/set_sec_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.288ns  (logic 1.593ns (15.486%)  route 8.695ns (84.514%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         8.041     9.482    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.152     9.634 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.654    10.288    cook_timer_instance/set_sec
    SLICE_X63Y96         FDRE                                         r  cook_timer_instance/set_min_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.509     4.850    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  cook_timer_instance/set_min_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.288ns  (logic 1.593ns (15.486%)  route 8.695ns (84.514%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         8.041     9.482    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.152     9.634 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.654    10.288    cook_timer_instance/set_sec
    SLICE_X63Y96         FDRE                                         r  cook_timer_instance/set_sec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.509     4.850    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  cook_timer_instance/set_sec_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.288ns  (logic 1.593ns (15.486%)  route 8.695ns (84.514%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         8.041     9.482    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.152     9.634 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.654    10.288    cook_timer_instance/set_sec
    SLICE_X63Y96         FDRE                                         r  cook_timer_instance/set_sec_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.509     4.850    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  cook_timer_instance/set_sec_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.169ns  (logic 1.593ns (15.668%)  route 8.576ns (84.332%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         8.041     9.482    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.152     9.634 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.535    10.169    cook_timer_instance/set_sec
    SLICE_X64Y99         FDRE                                         r  cook_timer_instance/set_min_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  cook_timer_instance/set_min_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.169ns  (logic 1.593ns (15.668%)  route 8.576ns (84.332%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         8.041     9.482    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.152     9.634 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.535    10.169    cook_timer_instance/set_sec
    SLICE_X64Y99         FDRE                                         r  cook_timer_instance/set_min_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  cook_timer_instance/set_min_reg[7]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.168ns  (logic 1.593ns (15.669%)  route 8.575ns (84.331%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         8.041     9.482    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.152     9.634 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.534    10.168    cook_timer_instance/set_sec
    SLICE_X64Y97         FDRE                                         r  cook_timer_instance/set_sec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  cook_timer_instance/set_sec_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.168ns  (logic 1.593ns (15.669%)  route 8.575ns (84.331%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         8.041     9.482    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.152     9.634 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.534    10.168    cook_timer_instance/set_sec
    SLICE_X64Y97         FDRE                                         r  cook_timer_instance/set_sec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  cook_timer_instance/set_sec_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.168ns  (logic 1.593ns (15.669%)  route 8.575ns (84.331%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         8.041     9.482    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.152     9.634 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.534    10.168    cook_timer_instance/set_sec
    SLICE_X64Y97         FDRE                                         r  cook_timer_instance/set_sec_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  cook_timer_instance/set_sec_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.168ns  (logic 1.593ns (15.669%)  route 8.575ns (84.331%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         8.041     9.482    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.152     9.634 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.534    10.168    cook_timer_instance/set_sec
    SLICE_X64Y97         FDRE                                         r  cook_timer_instance/set_sec_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  cook_timer_instance/set_sec_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            cook_timer_instance/mode_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.196ns  (logic 0.222ns (10.105%)  route 1.974ns (89.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.974     2.196    cook_timer_instance/mode_btn/btn_0/btn_IBUF[0]
    SLICE_X48Y94         FDRE                                         r  cook_timer_instance/mode_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.833     1.961    cook_timer_instance/mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  cook_timer_instance/mode_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/cnt_sysclk_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.210ns (9.371%)  route 2.026ns (90.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         2.026     2.236    stop_watch_instance/reset_p_IBUF
    SLICE_X55Y87         FDCE                                         f  stop_watch_instance/cnt_sysclk_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.830     1.958    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X55Y87         FDCE                                         r  stop_watch_instance/cnt_sysclk_reg[11]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/cnt_sysclk_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.210ns (9.371%)  route 2.026ns (90.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         2.026     2.236    stop_watch_instance/reset_p_IBUF
    SLICE_X55Y87         FDCE                                         f  stop_watch_instance/cnt_sysclk_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.830     1.958    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X55Y87         FDCE                                         r  stop_watch_instance/cnt_sysclk_reg[12]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/cnt_sysclk_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.210ns (9.371%)  route 2.026ns (90.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         2.026     2.236    stop_watch_instance/reset_p_IBUF
    SLICE_X55Y87         FDCE                                         f  stop_watch_instance/cnt_sysclk_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.830     1.958    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X55Y87         FDCE                                         r  stop_watch_instance/cnt_sysclk_reg[6]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/cnt_sysclk_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.210ns (9.371%)  route 2.026ns (90.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         2.026     2.236    stop_watch_instance/reset_p_IBUF
    SLICE_X55Y87         FDCE                                         f  stop_watch_instance/cnt_sysclk_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.830     1.958    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X55Y87         FDCE                                         r  stop_watch_instance/cnt_sysclk_reg[7]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/cnt_sysclk_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.210ns (9.371%)  route 2.026ns (90.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         2.026     2.236    stop_watch_instance/reset_p_IBUF
    SLICE_X55Y87         FDCE                                         f  stop_watch_instance/cnt_sysclk_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.830     1.958    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X55Y87         FDCE                                         r  stop_watch_instance/cnt_sysclk_reg[8]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/cnt_sysclk_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.210ns (9.371%)  route 2.026ns (90.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         2.026     2.236    stop_watch_instance/reset_p_IBUF
    SLICE_X55Y87         FDCE                                         f  stop_watch_instance/cnt_sysclk_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.830     1.958    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X55Y87         FDCE                                         r  stop_watch_instance/cnt_sysclk_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            cook_timer_instance/inc_sec_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.219ns (9.662%)  route 2.051ns (90.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.051     2.271    cook_timer_instance/inc_sec_btn/btn_0/btn_IBUF[0]
    SLICE_X56Y95         FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.834     1.962    cook_timer_instance/inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X56Y95         FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/cnt_sysclk_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.307ns  (logic 0.210ns (9.084%)  route 2.097ns (90.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         2.097     2.307    stop_watch_instance/reset_p_IBUF
    SLICE_X55Y88         FDCE                                         f  stop_watch_instance/cnt_sysclk_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.832     1.960    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X55Y88         FDCE                                         r  stop_watch_instance/cnt_sysclk_reg[10]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/cnt_sysclk_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.307ns  (logic 0.210ns (9.084%)  route 2.097ns (90.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=184, routed)         2.097     2.307    stop_watch_instance/reset_p_IBUF
    SLICE_X55Y88         FDCE                                         f  stop_watch_instance/cnt_sysclk_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.832     1.960    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X55Y88         FDCE                                         r  stop_watch_instance/cnt_sysclk_reg[13]/C





