// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module MEMRS(
  input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 clock,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        reset,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        io_flush,
  output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                io_backend_packet_0_ready,
  input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 io_backend_packet_0_valid,
  input  struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; } io_backend_packet_0_bits,
  output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                io_backend_packet_1_ready,
  input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 io_backend_packet_1_valid,
  input  struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; } io_backend_packet_1_bits,
  output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                io_backend_packet_2_ready,
  input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 io_backend_packet_2_valid,
  input  struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; } io_backend_packet_2_bits,
  output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                io_backend_packet_3_ready,
  input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 io_backend_packet_3_valid,
  input  struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; } io_backend_packet_3_bits,
  input  [31:0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         io_fetch_PC,
  input  struct packed {logic valid; logic [3:0] bits; }[3:0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           io_reserved_pointers,
  input  struct packed {logic valid; struct packed {logic [6:0] RD; logic [31:0] RD_data; logic RD_valid; logic [31:0] fetch_PC; logic branch_taken; logic [31:0] target_address; logic branch_valid; logic [31:0] address; logic [1:0] memory_type; logic [1:0] access_width; logic is_unsigned; logic [31:0] wr_data; logic [3:0] MOB_index; logic [5:0] ROB_index; logic [3:0] FTQ_index; logic [1:0] fetch_packet_index; logic exception; } bits; }[3:0]                                                                                                                            io_FU_outputs,
  input  struct packed {logic valid; struct packed {logic [31:0] fetch_PC; logic T_NT; logic [5:0] ROB_index; logic [2:0] br_type; logic [1:0] fetch_packet_index; logic is_misprediction; logic exception; logic [31:0] expected_PC; logic [15:0] GHR; logic [6:0] TOS; logic [6:0] NEXT; logic [7:0] free_list_front_pointer; logic [3:0][4:0] RDold; logic [3:0][6:0] RD; logic [3:0] RD_valid; } bits; }                                                                                                                                                                            io_commit,
  input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 io_RF_inputs_0_ready,
  output struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; } io_RF_inputs_0_bits,
  input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 io_RF_inputs_1_ready,
  output struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; } io_RF_inputs_1_bits,
  input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 io_RF_inputs_2_ready,
  output struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; } io_RF_inputs_2_bits,
  output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                io_RF_inputs_3_valid,
  output struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; } io_RF_inputs_3_bits
);

  wire [2:0]  _availalbe_RS_entries_4to2;
  wire
    struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
    _io_RF_inputs_0_bits_WIRE =
    '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
      RDold: 5'h0,
      RD: 7'h0,
      RD_valid: 1'h0,
      RS1: 7'h0,
      RS1_valid: 1'h0,
      RS2: 7'h0,
      RS2_valid: 1'h0,
      IMM: 21'h0,
      FUNCT3: 3'h0,
      packet_index: 2'h0,
      ROB_index: 6'h0,
      MOB_index: 4'h0,
      FTQ_index: 4'h0,
      instructionType: 5'h0,
      portID: 2'h0,
      RS_type: 2'h0,
      needs_ALU: 1'h0,
      needs_branch_unit: 1'h0,
      needs_CSRs: 1'h0,
      SUBTRACT: 1'h0,
      MULTIPLY: 1'h0,
      IS_IMM: 1'h0,
      memory_type: 2'h0,
      access_width: 2'h0};
  struct packed {struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; } decoded_instruction; logic [31:0] fetch_PC; logic valid; }[15:0]
    reservation_station;
  reg  [4:0]  front_pointer;
  reg  [4:0]  back_pointer;
  wire [3:0]  front_index = front_pointer[3:0];
  wire [3:0]  back_index = back_pointer[3:0];
  wire [3:0]  written_vec =
    {{io_backend_packet_3_valid},
     {io_backend_packet_2_valid},
     {io_backend_packet_1_valid},
     {io_backend_packet_0_valid}}
    & {{io_reserved_pointers[2'h3].valid},
       {io_reserved_pointers[2'h2].valid},
       {io_reserved_pointers[2'h1].valid},
       {io_reserved_pointers[2'h0].valid}}
    & {{|_availalbe_RS_entries_4to2},
       {|_availalbe_RS_entries_4to2},
       {|_availalbe_RS_entries_4to2},
       {|_availalbe_RS_entries_4to2}};
  wire [15:0] _GEN = {16{io_FU_outputs[2'h0].valid}};
  wire [15:0] _GEN_0 = {16{io_FU_outputs[2'h0].bits.RD_valid}};
  wire [15:0] _GEN_1 = {16{io_FU_outputs[2'h1].valid}};
  wire [15:0] _GEN_2 = {16{io_FU_outputs[2'h1].bits.RD_valid}};
  wire [15:0] _GEN_3 = {16{io_FU_outputs[2'h2].valid}};
  wire [15:0] _GEN_4 = {16{io_FU_outputs[2'h2].bits.RD_valid}};
  wire [15:0] _GEN_5 = {16{io_FU_outputs[2'h3].valid}};
  wire [15:0] _GEN_6 = {16{io_FU_outputs[2'h3].bits.RD_valid}};
  wire [15:0] RS1_match =
    {{io_FU_outputs[2'h0].bits.RD == reservation_station[4'hF].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'hE].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'hD].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'hC].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'hB].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'hA].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h9].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h8].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h7].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h6].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h5].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h4].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h3].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h2].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h1].decoded_instruction.RS1},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h0].decoded_instruction.RS1}}
    & _GEN & _GEN_0
    | {{io_FU_outputs[2'h1].bits.RD == reservation_station[4'hF].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'hE].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'hD].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'hC].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'hB].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'hA].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h9].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h8].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h7].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h6].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h5].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h4].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h3].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h2].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h1].decoded_instruction.RS1},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h0].decoded_instruction.RS1}}
    & _GEN_1 & _GEN_2
    | {{io_FU_outputs[2'h2].bits.RD == reservation_station[4'hF].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'hE].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'hD].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'hC].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'hB].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'hA].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h9].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h8].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h7].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h6].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h5].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h4].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h3].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h2].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h1].decoded_instruction.RS1},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h0].decoded_instruction.RS1}}
    & _GEN_3 & _GEN_4
    | {{io_FU_outputs[2'h3].bits.RD == reservation_station[4'hF].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'hE].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'hD].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'hC].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'hB].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'hA].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h9].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h8].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h7].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h6].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h5].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h4].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h3].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h2].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h1].decoded_instruction.RS1},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h0].decoded_instruction.RS1}}
    & _GEN_5 & _GEN_6;
  wire [15:0] RS2_match =
    {{io_FU_outputs[2'h0].bits.RD == reservation_station[4'hF].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'hE].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'hD].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'hC].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'hB].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'hA].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h9].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h8].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h7].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h6].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h5].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h4].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h3].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h2].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h1].decoded_instruction.RS2},
     {io_FU_outputs[2'h0].bits.RD == reservation_station[4'h0].decoded_instruction.RS2}}
    & _GEN & _GEN_0
    | {{io_FU_outputs[2'h1].bits.RD == reservation_station[4'hF].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'hE].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'hD].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'hC].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'hB].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'hA].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h9].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h8].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h7].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h6].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h5].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h4].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h3].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h2].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h1].decoded_instruction.RS2},
       {io_FU_outputs[2'h1].bits.RD == reservation_station[4'h0].decoded_instruction.RS2}}
    & _GEN_1 & _GEN_2
    | {{io_FU_outputs[2'h2].bits.RD == reservation_station[4'hF].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'hE].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'hD].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'hC].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'hB].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'hA].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h9].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h8].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h7].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h6].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h5].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h4].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h3].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h2].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h1].decoded_instruction.RS2},
       {io_FU_outputs[2'h2].bits.RD == reservation_station[4'h0].decoded_instruction.RS2}}
    & _GEN_3 & _GEN_4
    | {{io_FU_outputs[2'h3].bits.RD == reservation_station[4'hF].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'hE].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'hD].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'hC].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'hB].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'hA].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h9].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h8].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h7].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h6].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h5].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h4].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h3].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h2].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h1].decoded_instruction.RS2},
       {io_FU_outputs[2'h3].bits.RD == reservation_station[4'h0].decoded_instruction.RS2}}
    & _GEN_5 & _GEN_6;
  wire        good_to_go =
    reservation_station[front_index].valid
    & (reservation_station[front_index].decoded_instruction.ready_bits.RS1_ready
       | ~reservation_station[front_index].decoded_instruction.RS1_valid)
    & (reservation_station[front_index].decoded_instruction.ready_bits.RS2_ready
       | ~reservation_station[front_index].decoded_instruction.RS2_valid);
  wire [15:0] _availalbe_RS_entries_T_1 =
    ~{reservation_station[4'h0].valid,
      reservation_station[4'h1].valid,
      reservation_station[4'h2].valid,
      reservation_station[4'h3].valid,
      reservation_station[4'h4].valid,
      reservation_station[4'h5].valid,
      reservation_station[4'h6].valid,
      reservation_station[4'h7].valid,
      reservation_station[4'h8].valid,
      reservation_station[4'h9].valid,
      reservation_station[4'hA].valid,
      reservation_station[4'hB].valid,
      reservation_station[4'hC].valid,
      reservation_station[4'hD].valid,
      reservation_station[4'hE].valid,
      reservation_station[4'hF].valid};
  wire [4:0]  availalbe_RS_entries =
    {1'h0,
     {1'h0,
      {1'h0, {1'h0, _availalbe_RS_entries_T_1[0]} + {1'h0, _availalbe_RS_entries_T_1[1]}}
        + {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[2]} + {1'h0, _availalbe_RS_entries_T_1[3]}}}
       + {1'h0,
          {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[4]} + {1'h0, _availalbe_RS_entries_T_1[5]}}
            + {1'h0,
               {1'h0, _availalbe_RS_entries_T_1[6]}
                 + {1'h0, _availalbe_RS_entries_T_1[7]}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0, _availalbe_RS_entries_T_1[8]} + {1'h0, _availalbe_RS_entries_T_1[9]}}
          + {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[10]}
               + {1'h0, _availalbe_RS_entries_T_1[11]}}}
         + {1'h0,
            {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[12]}
               + {1'h0, _availalbe_RS_entries_T_1[13]}}
              + {1'h0,
                 {1'h0, _availalbe_RS_entries_T_1[14]}
                   + {1'h0, _availalbe_RS_entries_T_1[15]}}}};
  assign _availalbe_RS_entries_4to2 = availalbe_RS_entries[4:2];
  always @(posedge clock) begin
    if (reset) begin
      reservation_station <=
        '{'{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0},
          '{decoded_instruction:
              '{ready_bits: '{RS1_ready: 1'h0, RS2_ready: 1'h0},
                RDold: 5'h0,
                RD: 7'h0,
                RD_valid: 1'h0,
                RS1: 7'h0,
                RS1_valid: 1'h0,
                RS2: 7'h0,
                RS2_valid: 1'h0,
                IMM: 21'h0,
                FUNCT3: 3'h0,
                packet_index: 2'h0,
                ROB_index: 6'h0,
                MOB_index: 4'h0,
                FTQ_index: 4'h0,
                instructionType: 5'h0,
                portID: 2'h0,
                RS_type: 2'h0,
                needs_ALU: 1'h0,
                needs_branch_unit: 1'h0,
                needs_CSRs: 1'h0,
                SUBTRACT: 1'h0,
                MULTIPLY: 1'h0,
                IS_IMM: 1'h0,
                memory_type: 2'h0,
                access_width: 2'h0},
            fetch_PC: 32'h0,
            valid: 1'h0}};
      front_pointer <= 5'h0;
      back_pointer <= 5'h0;
    end
    else begin
      automatic logic [1:0] _GEN_7;
      automatic logic [3:0] _GEN_8 = back_index + {3'h0, written_vec[2'h0] - 1'h1};
      automatic logic       _GEN_9 = _GEN_8 == 4'h0;
      automatic logic       _GEN_10 = written_vec[2'h0] & _GEN_9;
      automatic logic       _GEN_11 = _GEN_8 == 4'h1;
      automatic logic       _GEN_12 = written_vec[2'h0] & _GEN_11;
      automatic logic       _GEN_13 = _GEN_8 == 4'h2;
      automatic logic       _GEN_14 = written_vec[2'h0] & _GEN_13;
      automatic logic       _GEN_15 = _GEN_8 == 4'h3;
      automatic logic       _GEN_16 = written_vec[2'h0] & _GEN_15;
      automatic logic       _GEN_17 = _GEN_8 == 4'h4;
      automatic logic       _GEN_18 = written_vec[2'h0] & _GEN_17;
      automatic logic       _GEN_19 = _GEN_8 == 4'h5;
      automatic logic       _GEN_20 = written_vec[2'h0] & _GEN_19;
      automatic logic       _GEN_21 = _GEN_8 == 4'h6;
      automatic logic       _GEN_22 = written_vec[2'h0] & _GEN_21;
      automatic logic       _GEN_23 = _GEN_8 == 4'h7;
      automatic logic       _GEN_24 = written_vec[2'h0] & _GEN_23;
      automatic logic       _GEN_25 = _GEN_8 == 4'h8;
      automatic logic       _GEN_26 = written_vec[2'h0] & _GEN_25;
      automatic logic       _GEN_27 = _GEN_8 == 4'h9;
      automatic logic       _GEN_28 = written_vec[2'h0] & _GEN_27;
      automatic logic       _GEN_29 = _GEN_8 == 4'hA;
      automatic logic       _GEN_30 = written_vec[2'h0] & _GEN_29;
      automatic logic       _GEN_31 = _GEN_8 == 4'hB;
      automatic logic       _GEN_32 = written_vec[2'h0] & _GEN_31;
      automatic logic       _GEN_33 = _GEN_8 == 4'hC;
      automatic logic       _GEN_34 = written_vec[2'h0] & _GEN_33;
      automatic logic       _GEN_35 = _GEN_8 == 4'hD;
      automatic logic       _GEN_36 = written_vec[2'h0] & _GEN_35;
      automatic logic       _GEN_37 = _GEN_8 == 4'hE;
      automatic logic       _GEN_38 = written_vec[2'h0] & _GEN_37;
      automatic logic       _GEN_39 = written_vec[2'h0] & (&_GEN_8);
      automatic logic [1:0] _GEN_40;
      automatic logic [3:0] _GEN_41;
      automatic logic       _GEN_42;
      automatic logic       _GEN_43;
      automatic logic       _GEN_44;
      automatic logic       _GEN_45;
      automatic logic       _GEN_46;
      automatic logic       _GEN_47;
      automatic logic       _GEN_48;
      automatic logic       _GEN_49;
      automatic logic       _GEN_50;
      automatic logic       _GEN_51;
      automatic logic       _GEN_52;
      automatic logic       _GEN_53;
      automatic logic       _GEN_54;
      automatic logic       _GEN_55;
      automatic logic       _GEN_56;
      automatic logic       _GEN_57;
      automatic logic       _GEN_58;
      automatic logic       _GEN_59;
      automatic logic       _GEN_60;
      automatic logic       _GEN_61;
      automatic logic       _GEN_62;
      automatic logic       _GEN_63;
      automatic logic       _GEN_64;
      automatic logic       _GEN_65;
      automatic logic       _GEN_66;
      automatic logic       _GEN_67;
      automatic logic       _GEN_68;
      automatic logic       _GEN_69;
      automatic logic       _GEN_70;
      automatic logic       _GEN_71;
      automatic logic       _GEN_72;
      automatic logic       _GEN_73;
      automatic logic       _GEN_74;
      automatic logic       _GEN_75;
      automatic logic       _GEN_76;
      automatic logic       _GEN_77;
      automatic logic       _GEN_78;
      automatic logic       _GEN_79;
      automatic logic       _GEN_80;
      automatic logic       _GEN_81;
      automatic logic       _GEN_82;
      automatic logic       _GEN_83;
      automatic logic       _GEN_84;
      automatic logic       _GEN_85;
      automatic logic       _GEN_86;
      automatic logic       _GEN_87;
      automatic logic       _GEN_88;
      automatic logic       _GEN_89;
      automatic logic       _GEN_90;
      automatic logic       _GEN_91;
      automatic logic       _GEN_92;
      automatic logic       _GEN_93;
      automatic logic       _GEN_94;
      automatic logic       _GEN_95;
      automatic logic       _GEN_96;
      automatic logic       _GEN_97;
      automatic logic       _GEN_98;
      automatic logic       _GEN_99;
      automatic logic       _GEN_100;
      automatic logic       _GEN_101;
      automatic logic       _GEN_102;
      automatic logic       _GEN_103;
      automatic logic       _GEN_104;
      automatic logic       _GEN_105;
      automatic logic       _GEN_106;
      automatic logic       _GEN_107;
      automatic logic       _GEN_108;
      automatic logic       _GEN_109;
      automatic logic       _GEN_110;
      automatic logic       _GEN_111;
      automatic logic       _GEN_112;
      automatic logic       _GEN_113;
      automatic logic       _GEN_114;
      automatic logic       _GEN_115;
      automatic logic       _GEN_116;
      automatic logic       _GEN_117;
      automatic logic       _GEN_118;
      automatic logic       _GEN_119;
      automatic logic       _GEN_120;
      automatic logic [1:0] _GEN_121;
      automatic logic [3:0] _GEN_122;
      automatic logic       _GEN_123;
      automatic logic       _GEN_124;
      automatic logic       _GEN_125;
      automatic logic       _GEN_126;
      automatic logic       _GEN_127;
      automatic logic       _GEN_128;
      automatic logic       _GEN_129;
      automatic logic       _GEN_130;
      automatic logic       _GEN_131;
      automatic logic       _GEN_132;
      automatic logic       _GEN_133;
      automatic logic       _GEN_134;
      automatic logic       _GEN_135;
      automatic logic       _GEN_136;
      automatic logic       _GEN_137;
      automatic logic       _GEN_138;
      automatic logic       _GEN_139;
      automatic logic       _GEN_140;
      automatic logic       _GEN_141;
      automatic logic       _GEN_142;
      automatic logic       _GEN_143;
      automatic logic       _GEN_144;
      automatic logic       _GEN_145;
      automatic logic       _GEN_146;
      automatic logic       _GEN_147;
      automatic logic       _GEN_148;
      automatic logic       _GEN_149;
      automatic logic       _GEN_150;
      automatic logic       _GEN_151;
      automatic logic       _GEN_152;
      automatic logic       _GEN_153;
      automatic logic [1:0] _GEN_154;
      automatic logic [3:0] _GEN_155;
      automatic logic       _GEN_156;
      automatic logic       _GEN_157;
      automatic logic       _GEN_158;
      automatic logic       _GEN_159;
      automatic logic       _GEN_160;
      automatic logic       _GEN_161;
      automatic logic       _GEN_162;
      automatic logic       _GEN_163;
      automatic logic       _GEN_164;
      automatic logic       _GEN_165;
      automatic logic       _GEN_166;
      automatic logic       _GEN_167;
      automatic logic       _GEN_168;
      automatic logic       _GEN_169;
      automatic logic       _GEN_170;
      automatic logic       _GEN_171;
      automatic logic       _GEN_172;
      automatic logic       _GEN_173;
      automatic logic       _GEN_174;
      automatic logic       _GEN_175;
      automatic logic       _GEN_176;
      automatic logic       _GEN_177;
      automatic logic       _GEN_178;
      automatic logic       _GEN_179;
      automatic logic       _GEN_180;
      automatic logic       _GEN_181;
      automatic logic       _GEN_182;
      automatic logic       _GEN_183;
      automatic logic       _GEN_184;
      automatic logic       _GEN_185;
      automatic logic       _GEN_186;
      automatic logic       _GEN_187;
      automatic logic       _GEN_188;
      automatic logic       _GEN_189;
      automatic logic       _GEN_190;
      automatic logic       _GEN_191;
      automatic logic       _GEN_192;
      automatic logic       _GEN_193;
      automatic logic       _GEN_194;
      automatic logic       _GEN_195;
      automatic logic       _GEN_196;
      automatic logic       _GEN_197;
      automatic logic       _GEN_198;
      automatic logic       _GEN_199;
      automatic logic       _GEN_200;
      automatic logic       _GEN_201;
      automatic logic       _GEN_202;
      automatic logic       _GEN_203 =
        io_commit.valid & (io_commit.bits.is_misprediction | io_commit.bits.exception);
      automatic logic       _GEN_204 = _GEN_203 | good_to_go & front_index == 4'h0;
      automatic logic       _GEN_205 = _GEN_203 | good_to_go & front_index == 4'h1;
      automatic logic       _GEN_206 = _GEN_203 | good_to_go & front_index == 4'h2;
      automatic logic       _GEN_207 = _GEN_203 | good_to_go & front_index == 4'h3;
      automatic logic       _GEN_208 = _GEN_203 | good_to_go & front_index == 4'h4;
      automatic logic       _GEN_209 = _GEN_203 | good_to_go & front_index == 4'h5;
      automatic logic       _GEN_210 = _GEN_203 | good_to_go & front_index == 4'h6;
      automatic logic       _GEN_211 = _GEN_203 | good_to_go & front_index == 4'h7;
      automatic logic       _GEN_212 = _GEN_203 | good_to_go & front_index == 4'h8;
      automatic logic       _GEN_213 = _GEN_203 | good_to_go & front_index == 4'h9;
      automatic logic       _GEN_214 = _GEN_203 | good_to_go & front_index == 4'hA;
      automatic logic       _GEN_215 = _GEN_203 | good_to_go & front_index == 4'hB;
      automatic logic       _GEN_216 = _GEN_203 | good_to_go & front_index == 4'hC;
      automatic logic       _GEN_217 = _GEN_203 | good_to_go & front_index == 4'hD;
      automatic logic       _GEN_218 = _GEN_203 | good_to_go & front_index == 4'hE;
      automatic logic       _GEN_219 = _GEN_203 | good_to_go & (&front_index);
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_220;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_221;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_222;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_223;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_224;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_225;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_226;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_227;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_228;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_229;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_230;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_231;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_232;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_233;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_234;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_235;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_236;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_237;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_238;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_239;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_240;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_241;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_242;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_243;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_244;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_245;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_246;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_247;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_248;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_249;
      automatic       struct packed {logic RS1_ready; logic RS2_ready; } _GEN_250;
      automatic
        struct packed {struct packed {logic RS1_ready; logic RS2_ready; } ready_bits; logic [4:0] RDold; logic [6:0] RD; logic RD_valid; logic [6:0] RS1; logic RS1_valid; logic [6:0] RS2; logic RS2_valid; logic [20:0] IMM; logic [2:0] FUNCT3; logic [1:0] packet_index; logic [5:0] ROB_index; logic [3:0] MOB_index; logic [3:0] FTQ_index; logic [4:0] instructionType; logic [1:0] portID; logic [1:0] RS_type; logic needs_ALU; logic needs_branch_unit; logic needs_CSRs; logic SUBTRACT; logic MULTIPLY; logic IS_IMM; logic [1:0] memory_type; logic [1:0] access_width; }
        _GEN_251;
      _GEN_7 = {1'h0, written_vec[2'h0]};
      _GEN_40 = {1'h0, written_vec[2'h1]};
      _GEN_41 = back_index + {2'h0, _GEN_7 + _GEN_40 - 2'h1};
      _GEN_42 = _GEN_41 == 4'h0;
      _GEN_43 = written_vec[2'h1] & _GEN_42;
      _GEN_44 = _GEN_41 == 4'h1;
      _GEN_45 = written_vec[2'h1] & _GEN_44;
      _GEN_46 = _GEN_41 == 4'h2;
      _GEN_47 = written_vec[2'h1] & _GEN_46;
      _GEN_48 = _GEN_41 == 4'h3;
      _GEN_49 = written_vec[2'h1] & _GEN_48;
      _GEN_50 = _GEN_41 == 4'h4;
      _GEN_51 = written_vec[2'h1] & _GEN_50;
      _GEN_52 = _GEN_41 == 4'h5;
      _GEN_53 = written_vec[2'h1] & _GEN_52;
      _GEN_54 = _GEN_41 == 4'h6;
      _GEN_55 = written_vec[2'h1] & _GEN_54;
      _GEN_56 = _GEN_41 == 4'h7;
      _GEN_57 = written_vec[2'h1] & _GEN_56;
      _GEN_58 = _GEN_41 == 4'h8;
      _GEN_59 = written_vec[2'h1] & _GEN_58;
      _GEN_60 = _GEN_41 == 4'h9;
      _GEN_61 = written_vec[2'h1] & _GEN_60;
      _GEN_62 = _GEN_41 == 4'hA;
      _GEN_63 = written_vec[2'h1] & _GEN_62;
      _GEN_64 = _GEN_41 == 4'hB;
      _GEN_65 = written_vec[2'h1] & _GEN_64;
      _GEN_66 = _GEN_41 == 4'hC;
      _GEN_67 = written_vec[2'h1] & _GEN_66;
      _GEN_68 = _GEN_41 == 4'hD;
      _GEN_69 = written_vec[2'h1] & _GEN_68;
      _GEN_70 = _GEN_41 == 4'hE;
      _GEN_71 = written_vec[2'h1] & _GEN_70;
      _GEN_72 = written_vec[2'h1] & (&_GEN_41);
      _GEN_73 =
        written_vec[2'h1]
          ? _GEN_42 | _GEN_10 | reservation_station[4'h0].valid
          : _GEN_10 | reservation_station[4'h0].valid;
      _GEN_74 =
        written_vec[2'h1]
          ? _GEN_44 | _GEN_12 | reservation_station[4'h1].valid
          : _GEN_12 | reservation_station[4'h1].valid;
      _GEN_75 =
        written_vec[2'h1]
          ? _GEN_46 | _GEN_14 | reservation_station[4'h2].valid
          : _GEN_14 | reservation_station[4'h2].valid;
      _GEN_76 =
        written_vec[2'h1]
          ? _GEN_48 | _GEN_16 | reservation_station[4'h3].valid
          : _GEN_16 | reservation_station[4'h3].valid;
      _GEN_77 =
        written_vec[2'h1]
          ? _GEN_50 | _GEN_18 | reservation_station[4'h4].valid
          : _GEN_18 | reservation_station[4'h4].valid;
      _GEN_78 =
        written_vec[2'h1]
          ? _GEN_52 | _GEN_20 | reservation_station[4'h5].valid
          : _GEN_20 | reservation_station[4'h5].valid;
      _GEN_79 =
        written_vec[2'h1]
          ? _GEN_54 | _GEN_22 | reservation_station[4'h6].valid
          : _GEN_22 | reservation_station[4'h6].valid;
      _GEN_80 =
        written_vec[2'h1]
          ? _GEN_56 | _GEN_24 | reservation_station[4'h7].valid
          : _GEN_24 | reservation_station[4'h7].valid;
      _GEN_81 =
        written_vec[2'h1]
          ? _GEN_58 | _GEN_26 | reservation_station[4'h8].valid
          : _GEN_26 | reservation_station[4'h8].valid;
      _GEN_82 =
        written_vec[2'h1]
          ? _GEN_60 | _GEN_28 | reservation_station[4'h9].valid
          : _GEN_28 | reservation_station[4'h9].valid;
      _GEN_83 =
        written_vec[2'h1]
          ? _GEN_62 | _GEN_30 | reservation_station[4'hA].valid
          : _GEN_30 | reservation_station[4'hA].valid;
      _GEN_84 =
        written_vec[2'h1]
          ? _GEN_64 | _GEN_32 | reservation_station[4'hB].valid
          : _GEN_32 | reservation_station[4'hB].valid;
      _GEN_85 =
        written_vec[2'h1]
          ? _GEN_66 | _GEN_34 | reservation_station[4'hC].valid
          : _GEN_34 | reservation_station[4'hC].valid;
      _GEN_86 =
        written_vec[2'h1]
          ? _GEN_68 | _GEN_36 | reservation_station[4'hD].valid
          : _GEN_36 | reservation_station[4'hD].valid;
      _GEN_87 =
        written_vec[2'h1]
          ? _GEN_70 | _GEN_38 | reservation_station[4'hE].valid
          : _GEN_38 | reservation_station[4'hE].valid;
      _GEN_88 =
        written_vec[2'h1]
          ? (&_GEN_41) | _GEN_39 | reservation_station[4'hF].valid
          : _GEN_39 | reservation_station[4'hF].valid;
      _GEN_89 = written_vec[2'h1] & _GEN_42;
      _GEN_90 = written_vec[2'h1] & _GEN_44;
      _GEN_91 = written_vec[2'h1] & _GEN_46;
      _GEN_92 = written_vec[2'h1] & _GEN_48;
      _GEN_93 = written_vec[2'h1] & _GEN_50;
      _GEN_94 = written_vec[2'h1] & _GEN_52;
      _GEN_95 = written_vec[2'h1] & _GEN_54;
      _GEN_96 = written_vec[2'h1] & _GEN_56;
      _GEN_97 = written_vec[2'h1] & _GEN_58;
      _GEN_98 = written_vec[2'h1] & _GEN_60;
      _GEN_99 = written_vec[2'h1] & _GEN_62;
      _GEN_100 = written_vec[2'h1] & _GEN_64;
      _GEN_101 = written_vec[2'h1] & _GEN_66;
      _GEN_102 = written_vec[2'h1] & _GEN_68;
      _GEN_103 = written_vec[2'h1] & _GEN_70;
      _GEN_104 = written_vec[2'h1] & (&_GEN_41);
      _GEN_105 = _GEN_89 | _GEN_10;
      _GEN_106 = _GEN_90 | _GEN_12;
      _GEN_107 = _GEN_91 | _GEN_14;
      _GEN_108 = _GEN_92 | _GEN_16;
      _GEN_109 = _GEN_93 | _GEN_18;
      _GEN_110 = _GEN_94 | _GEN_20;
      _GEN_111 = _GEN_95 | _GEN_22;
      _GEN_112 = _GEN_96 | _GEN_24;
      _GEN_113 = _GEN_97 | _GEN_26;
      _GEN_114 = _GEN_98 | _GEN_28;
      _GEN_115 = _GEN_99 | _GEN_30;
      _GEN_116 = _GEN_100 | _GEN_32;
      _GEN_117 = _GEN_101 | _GEN_34;
      _GEN_118 = _GEN_102 | _GEN_36;
      _GEN_119 = _GEN_103 | _GEN_38;
      _GEN_120 = _GEN_104 | _GEN_39;
      _GEN_121 = {1'h0, written_vec[2'h2]};
      _GEN_122 = back_index + {2'h0, _GEN_7 + _GEN_40 + _GEN_121 - 2'h1};
      _GEN_123 = _GEN_122 == 4'h0;
      _GEN_124 = written_vec[2'h2] & _GEN_123;
      _GEN_125 = _GEN_122 == 4'h1;
      _GEN_126 = written_vec[2'h2] & _GEN_125;
      _GEN_127 = _GEN_122 == 4'h2;
      _GEN_128 = written_vec[2'h2] & _GEN_127;
      _GEN_129 = _GEN_122 == 4'h3;
      _GEN_130 = written_vec[2'h2] & _GEN_129;
      _GEN_131 = _GEN_122 == 4'h4;
      _GEN_132 = written_vec[2'h2] & _GEN_131;
      _GEN_133 = _GEN_122 == 4'h5;
      _GEN_134 = written_vec[2'h2] & _GEN_133;
      _GEN_135 = _GEN_122 == 4'h6;
      _GEN_136 = written_vec[2'h2] & _GEN_135;
      _GEN_137 = _GEN_122 == 4'h7;
      _GEN_138 = written_vec[2'h2] & _GEN_137;
      _GEN_139 = _GEN_122 == 4'h8;
      _GEN_140 = written_vec[2'h2] & _GEN_139;
      _GEN_141 = _GEN_122 == 4'h9;
      _GEN_142 = written_vec[2'h2] & _GEN_141;
      _GEN_143 = _GEN_122 == 4'hA;
      _GEN_144 = written_vec[2'h2] & _GEN_143;
      _GEN_145 = _GEN_122 == 4'hB;
      _GEN_146 = written_vec[2'h2] & _GEN_145;
      _GEN_147 = _GEN_122 == 4'hC;
      _GEN_148 = written_vec[2'h2] & _GEN_147;
      _GEN_149 = _GEN_122 == 4'hD;
      _GEN_150 = written_vec[2'h2] & _GEN_149;
      _GEN_151 = _GEN_122 == 4'hE;
      _GEN_152 = written_vec[2'h2] & _GEN_151;
      _GEN_153 = written_vec[2'h2] & (&_GEN_122);
      _GEN_154 = {1'h0, written_vec[2'h3]};
      _GEN_155 =
        back_index
        + {1'h0, {1'h0, _GEN_7 + _GEN_40} + {1'h0, _GEN_121 + _GEN_154} - 3'h1};
      _GEN_156 = _GEN_155 == 4'h0;
      _GEN_157 = written_vec[2'h3] & _GEN_156;
      _GEN_158 = _GEN_155 == 4'h1;
      _GEN_159 = written_vec[2'h3] & _GEN_158;
      _GEN_160 = _GEN_155 == 4'h2;
      _GEN_161 = written_vec[2'h3] & _GEN_160;
      _GEN_162 = _GEN_155 == 4'h3;
      _GEN_163 = written_vec[2'h3] & _GEN_162;
      _GEN_164 = _GEN_155 == 4'h4;
      _GEN_165 = written_vec[2'h3] & _GEN_164;
      _GEN_166 = _GEN_155 == 4'h5;
      _GEN_167 = written_vec[2'h3] & _GEN_166;
      _GEN_168 = _GEN_155 == 4'h6;
      _GEN_169 = written_vec[2'h3] & _GEN_168;
      _GEN_170 = _GEN_155 == 4'h7;
      _GEN_171 = written_vec[2'h3] & _GEN_170;
      _GEN_172 = _GEN_155 == 4'h8;
      _GEN_173 = written_vec[2'h3] & _GEN_172;
      _GEN_174 = _GEN_155 == 4'h9;
      _GEN_175 = written_vec[2'h3] & _GEN_174;
      _GEN_176 = _GEN_155 == 4'hA;
      _GEN_177 = written_vec[2'h3] & _GEN_176;
      _GEN_178 = _GEN_155 == 4'hB;
      _GEN_179 = written_vec[2'h3] & _GEN_178;
      _GEN_180 = _GEN_155 == 4'hC;
      _GEN_181 = written_vec[2'h3] & _GEN_180;
      _GEN_182 = _GEN_155 == 4'hD;
      _GEN_183 = written_vec[2'h3] & _GEN_182;
      _GEN_184 = _GEN_155 == 4'hE;
      _GEN_185 = written_vec[2'h3] & _GEN_184;
      _GEN_186 = written_vec[2'h3] & (&_GEN_155);
      _GEN_187 = _GEN_156 | _GEN_124;
      _GEN_188 = _GEN_158 | _GEN_126;
      _GEN_189 = _GEN_160 | _GEN_128;
      _GEN_190 = _GEN_162 | _GEN_130;
      _GEN_191 = _GEN_164 | _GEN_132;
      _GEN_192 = _GEN_166 | _GEN_134;
      _GEN_193 = _GEN_168 | _GEN_136;
      _GEN_194 = _GEN_170 | _GEN_138;
      _GEN_195 = _GEN_172 | _GEN_140;
      _GEN_196 = _GEN_174 | _GEN_142;
      _GEN_197 = _GEN_176 | _GEN_144;
      _GEN_198 = _GEN_178 | _GEN_146;
      _GEN_199 = _GEN_180 | _GEN_148;
      _GEN_200 = _GEN_182 | _GEN_150;
      _GEN_201 = _GEN_184 | _GEN_152;
      _GEN_202 = (&_GEN_155) | _GEN_153;
      _GEN_220 =
        '{RS1_ready:
            (~_GEN_204
             & (~reservation_station[4'h0].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'h0].valid
                  ? RS1_match[4'h0]
                  : _GEN_157
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_124
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_43
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_10
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'h0].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_204
             & (~reservation_station[4'h0].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'h0].valid
                  ? RS2_match[4'h0]
                  : _GEN_157
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_124
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_43
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_10
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'h0].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_221 =
        '{ready_bits: _GEN_220,
          RDold:
            (_GEN_204
               ? 5'h0
               : _GEN_157
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_124
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_43
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_10
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'h0].decoded_instruction.RDold),
          RD:
            (_GEN_204
               ? 7'h0
               : _GEN_157
                   ? io_backend_packet_3_bits.RD
                   : _GEN_124
                       ? io_backend_packet_2_bits.RD
                       : _GEN_43
                           ? io_backend_packet_1_bits.RD
                           : _GEN_10
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'h0].decoded_instruction.RD),
          RD_valid:
            (~_GEN_204
             & (_GEN_157
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_124
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_43
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_10
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'h0].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_204
               ? 7'h0
               : _GEN_157
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_124
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_43
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_10
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'h0].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_204
             & (_GEN_157
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_124
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_43
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_10
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'h0].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_204
               ? 7'h0
               : _GEN_157
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_124
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_43
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_10
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'h0].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_204
             & (_GEN_157
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_124
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_43
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_10
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'h0].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_204
               ? 21'h0
               : _GEN_157
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_124
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_43
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_10
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'h0].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_204
               ? 3'h0
               : _GEN_157
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_124
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_43
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_10
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'h0].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_204
               ? 2'h0
               : _GEN_157
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_124
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_43
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_10
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'h0].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_204
               ? 6'h0
               : _GEN_157
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_124
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_43
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_10
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'h0].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_204
               ? 4'h0
               : written_vec[2'h3] & _GEN_156
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_123
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_89
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_9
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'h0].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_204
               ? 4'h0
               : _GEN_157
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_124
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_43
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_10
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'h0].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_204
               ? 5'h0
               : _GEN_157
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_124
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_43
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_10
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'h0].decoded_instruction.instructionType),
          portID:
            (_GEN_204
               ? 2'h0
               : _GEN_157
                   ? io_backend_packet_3_bits.portID
                   : _GEN_124
                       ? io_backend_packet_2_bits.portID
                       : _GEN_43
                           ? io_backend_packet_1_bits.portID
                           : _GEN_10
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'h0].decoded_instruction.portID),
          RS_type:
            (_GEN_204
               ? 2'h0
               : _GEN_157
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_124
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_43
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_10
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'h0].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_204
             & (_GEN_157
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_124
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_43
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_10
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'h0].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_204
             & (_GEN_157
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_124
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_43
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_10
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'h0].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_204
             & (_GEN_157
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_124
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_43
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_10
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'h0].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_204
             & (_GEN_157
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_124
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_43
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_10
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'h0].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_204
             & (_GEN_157
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_124
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_43
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_10
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'h0].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_204
             & (_GEN_157
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_124
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_43
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_10
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'h0].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_204
               ? 2'h0
               : _GEN_157
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_124
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_43
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_10
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'h0].decoded_instruction.memory_type),
          access_width:
            (_GEN_204
               ? 2'h0
               : _GEN_157
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_124
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_43
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_10
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'h0].decoded_instruction.access_width)};
      reservation_station[4'h0] <=
        '{decoded_instruction: _GEN_221,
          fetch_PC:
            (_GEN_204
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_187 | _GEN_105 : _GEN_124 | _GEN_105)
                   ? io_fetch_PC
                   : reservation_station[4'h0].fetch_PC),
          valid:
            (~_GEN_204 & (written_vec[2'h3] ? _GEN_187 | _GEN_73 : _GEN_124 | _GEN_73))};
      _GEN_222 =
        '{RS1_ready:
            (~_GEN_205
             & (~reservation_station[4'h1].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'h1].valid
                  ? RS1_match[4'h1]
                  : _GEN_159
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_126
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_45
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_12
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'h1].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_205
             & (~reservation_station[4'h1].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'h1].valid
                  ? RS2_match[4'h1]
                  : _GEN_159
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_126
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_45
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_12
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'h1].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_223 =
        '{ready_bits: _GEN_222,
          RDold:
            (_GEN_205
               ? 5'h0
               : _GEN_159
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_126
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_45
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_12
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'h1].decoded_instruction.RDold),
          RD:
            (_GEN_205
               ? 7'h0
               : _GEN_159
                   ? io_backend_packet_3_bits.RD
                   : _GEN_126
                       ? io_backend_packet_2_bits.RD
                       : _GEN_45
                           ? io_backend_packet_1_bits.RD
                           : _GEN_12
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'h1].decoded_instruction.RD),
          RD_valid:
            (~_GEN_205
             & (_GEN_159
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_126
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_45
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_12
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'h1].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_205
               ? 7'h0
               : _GEN_159
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_126
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_45
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_12
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'h1].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_205
             & (_GEN_159
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_126
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_45
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_12
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'h1].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_205
               ? 7'h0
               : _GEN_159
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_126
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_45
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_12
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'h1].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_205
             & (_GEN_159
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_126
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_45
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_12
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'h1].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_205
               ? 21'h0
               : _GEN_159
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_126
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_45
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_12
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'h1].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_205
               ? 3'h0
               : _GEN_159
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_126
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_45
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_12
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'h1].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_205
               ? 2'h0
               : _GEN_159
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_126
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_45
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_12
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'h1].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_205
               ? 6'h0
               : _GEN_159
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_126
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_45
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_12
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'h1].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_205
               ? 4'h0
               : written_vec[2'h3] & _GEN_158
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_125
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_90
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_11
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'h1].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_205
               ? 4'h0
               : _GEN_159
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_126
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_45
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_12
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'h1].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_205
               ? 5'h0
               : _GEN_159
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_126
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_45
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_12
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'h1].decoded_instruction.instructionType),
          portID:
            (_GEN_205
               ? 2'h0
               : _GEN_159
                   ? io_backend_packet_3_bits.portID
                   : _GEN_126
                       ? io_backend_packet_2_bits.portID
                       : _GEN_45
                           ? io_backend_packet_1_bits.portID
                           : _GEN_12
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'h1].decoded_instruction.portID),
          RS_type:
            (_GEN_205
               ? 2'h0
               : _GEN_159
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_126
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_45
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_12
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'h1].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_205
             & (_GEN_159
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_126
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_45
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_12
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'h1].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_205
             & (_GEN_159
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_126
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_45
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_12
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'h1].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_205
             & (_GEN_159
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_126
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_45
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_12
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'h1].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_205
             & (_GEN_159
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_126
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_45
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_12
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'h1].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_205
             & (_GEN_159
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_126
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_45
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_12
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'h1].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_205
             & (_GEN_159
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_126
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_45
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_12
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'h1].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_205
               ? 2'h0
               : _GEN_159
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_126
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_45
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_12
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'h1].decoded_instruction.memory_type),
          access_width:
            (_GEN_205
               ? 2'h0
               : _GEN_159
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_126
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_45
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_12
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'h1].decoded_instruction.access_width)};
      reservation_station[4'h1] <=
        '{decoded_instruction: _GEN_223,
          fetch_PC:
            (_GEN_205
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_188 | _GEN_106 : _GEN_126 | _GEN_106)
                   ? io_fetch_PC
                   : reservation_station[4'h1].fetch_PC),
          valid:
            (~_GEN_205 & (written_vec[2'h3] ? _GEN_188 | _GEN_74 : _GEN_126 | _GEN_74))};
      _GEN_224 =
        '{RS1_ready:
            (~_GEN_206
             & (~reservation_station[4'h2].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'h2].valid
                  ? RS1_match[4'h2]
                  : _GEN_161
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_128
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_47
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_14
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'h2].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_206
             & (~reservation_station[4'h2].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'h2].valid
                  ? RS2_match[4'h2]
                  : _GEN_161
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_128
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_47
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_14
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'h2].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_225 =
        '{ready_bits: _GEN_224,
          RDold:
            (_GEN_206
               ? 5'h0
               : _GEN_161
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_128
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_47
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_14
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'h2].decoded_instruction.RDold),
          RD:
            (_GEN_206
               ? 7'h0
               : _GEN_161
                   ? io_backend_packet_3_bits.RD
                   : _GEN_128
                       ? io_backend_packet_2_bits.RD
                       : _GEN_47
                           ? io_backend_packet_1_bits.RD
                           : _GEN_14
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'h2].decoded_instruction.RD),
          RD_valid:
            (~_GEN_206
             & (_GEN_161
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_128
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_47
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_14
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'h2].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_206
               ? 7'h0
               : _GEN_161
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_128
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_47
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_14
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'h2].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_206
             & (_GEN_161
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_128
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_47
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_14
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'h2].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_206
               ? 7'h0
               : _GEN_161
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_128
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_47
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_14
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'h2].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_206
             & (_GEN_161
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_128
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_47
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_14
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'h2].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_206
               ? 21'h0
               : _GEN_161
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_128
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_47
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_14
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'h2].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_206
               ? 3'h0
               : _GEN_161
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_128
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_47
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_14
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'h2].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_206
               ? 2'h0
               : _GEN_161
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_128
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_47
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_14
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'h2].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_206
               ? 6'h0
               : _GEN_161
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_128
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_47
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_14
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'h2].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_206
               ? 4'h0
               : written_vec[2'h3] & _GEN_160
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_127
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_91
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_13
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'h2].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_206
               ? 4'h0
               : _GEN_161
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_128
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_47
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_14
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'h2].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_206
               ? 5'h0
               : _GEN_161
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_128
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_47
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_14
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'h2].decoded_instruction.instructionType),
          portID:
            (_GEN_206
               ? 2'h0
               : _GEN_161
                   ? io_backend_packet_3_bits.portID
                   : _GEN_128
                       ? io_backend_packet_2_bits.portID
                       : _GEN_47
                           ? io_backend_packet_1_bits.portID
                           : _GEN_14
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'h2].decoded_instruction.portID),
          RS_type:
            (_GEN_206
               ? 2'h0
               : _GEN_161
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_128
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_47
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_14
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'h2].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_206
             & (_GEN_161
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_128
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_47
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_14
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'h2].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_206
             & (_GEN_161
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_128
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_47
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_14
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'h2].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_206
             & (_GEN_161
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_128
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_47
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_14
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'h2].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_206
             & (_GEN_161
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_128
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_47
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_14
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'h2].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_206
             & (_GEN_161
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_128
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_47
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_14
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'h2].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_206
             & (_GEN_161
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_128
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_47
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_14
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'h2].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_206
               ? 2'h0
               : _GEN_161
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_128
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_47
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_14
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'h2].decoded_instruction.memory_type),
          access_width:
            (_GEN_206
               ? 2'h0
               : _GEN_161
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_128
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_47
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_14
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'h2].decoded_instruction.access_width)};
      reservation_station[4'h2] <=
        '{decoded_instruction: _GEN_225,
          fetch_PC:
            (_GEN_206
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_189 | _GEN_107 : _GEN_128 | _GEN_107)
                   ? io_fetch_PC
                   : reservation_station[4'h2].fetch_PC),
          valid:
            (~_GEN_206 & (written_vec[2'h3] ? _GEN_189 | _GEN_75 : _GEN_128 | _GEN_75))};
      _GEN_226 =
        '{RS1_ready:
            (~_GEN_207
             & (~reservation_station[4'h3].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'h3].valid
                  ? RS1_match[4'h3]
                  : _GEN_163
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_130
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_49
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_16
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'h3].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_207
             & (~reservation_station[4'h3].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'h3].valid
                  ? RS2_match[4'h3]
                  : _GEN_163
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_130
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_49
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_16
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'h3].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_227 =
        '{ready_bits: _GEN_226,
          RDold:
            (_GEN_207
               ? 5'h0
               : _GEN_163
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_130
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_49
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_16
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'h3].decoded_instruction.RDold),
          RD:
            (_GEN_207
               ? 7'h0
               : _GEN_163
                   ? io_backend_packet_3_bits.RD
                   : _GEN_130
                       ? io_backend_packet_2_bits.RD
                       : _GEN_49
                           ? io_backend_packet_1_bits.RD
                           : _GEN_16
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'h3].decoded_instruction.RD),
          RD_valid:
            (~_GEN_207
             & (_GEN_163
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_130
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_49
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_16
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'h3].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_207
               ? 7'h0
               : _GEN_163
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_130
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_49
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_16
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'h3].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_207
             & (_GEN_163
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_130
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_49
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_16
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'h3].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_207
               ? 7'h0
               : _GEN_163
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_130
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_49
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_16
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'h3].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_207
             & (_GEN_163
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_130
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_49
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_16
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'h3].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_207
               ? 21'h0
               : _GEN_163
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_130
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_49
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_16
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'h3].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_207
               ? 3'h0
               : _GEN_163
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_130
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_49
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_16
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'h3].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_207
               ? 2'h0
               : _GEN_163
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_130
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_49
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_16
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'h3].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_207
               ? 6'h0
               : _GEN_163
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_130
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_49
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_16
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'h3].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_207
               ? 4'h0
               : written_vec[2'h3] & _GEN_162
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_129
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_92
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_15
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'h3].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_207
               ? 4'h0
               : _GEN_163
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_130
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_49
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_16
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'h3].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_207
               ? 5'h0
               : _GEN_163
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_130
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_49
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_16
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'h3].decoded_instruction.instructionType),
          portID:
            (_GEN_207
               ? 2'h0
               : _GEN_163
                   ? io_backend_packet_3_bits.portID
                   : _GEN_130
                       ? io_backend_packet_2_bits.portID
                       : _GEN_49
                           ? io_backend_packet_1_bits.portID
                           : _GEN_16
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'h3].decoded_instruction.portID),
          RS_type:
            (_GEN_207
               ? 2'h0
               : _GEN_163
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_130
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_49
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_16
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'h3].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_207
             & (_GEN_163
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_130
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_49
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_16
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'h3].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_207
             & (_GEN_163
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_130
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_49
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_16
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'h3].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_207
             & (_GEN_163
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_130
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_49
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_16
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'h3].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_207
             & (_GEN_163
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_130
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_49
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_16
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'h3].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_207
             & (_GEN_163
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_130
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_49
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_16
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'h3].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_207
             & (_GEN_163
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_130
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_49
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_16
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'h3].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_207
               ? 2'h0
               : _GEN_163
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_130
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_49
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_16
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'h3].decoded_instruction.memory_type),
          access_width:
            (_GEN_207
               ? 2'h0
               : _GEN_163
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_130
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_49
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_16
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'h3].decoded_instruction.access_width)};
      reservation_station[4'h3] <=
        '{decoded_instruction: _GEN_227,
          fetch_PC:
            (_GEN_207
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_190 | _GEN_108 : _GEN_130 | _GEN_108)
                   ? io_fetch_PC
                   : reservation_station[4'h3].fetch_PC),
          valid:
            (~_GEN_207 & (written_vec[2'h3] ? _GEN_190 | _GEN_76 : _GEN_130 | _GEN_76))};
      _GEN_228 =
        '{RS1_ready:
            (~_GEN_208
             & (~reservation_station[4'h4].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'h4].valid
                  ? RS1_match[4'h4]
                  : _GEN_165
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_132
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_51
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_18
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'h4].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_208
             & (~reservation_station[4'h4].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'h4].valid
                  ? RS2_match[4'h4]
                  : _GEN_165
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_132
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_51
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_18
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'h4].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_229 =
        '{ready_bits: _GEN_228,
          RDold:
            (_GEN_208
               ? 5'h0
               : _GEN_165
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_132
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_51
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_18
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'h4].decoded_instruction.RDold),
          RD:
            (_GEN_208
               ? 7'h0
               : _GEN_165
                   ? io_backend_packet_3_bits.RD
                   : _GEN_132
                       ? io_backend_packet_2_bits.RD
                       : _GEN_51
                           ? io_backend_packet_1_bits.RD
                           : _GEN_18
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'h4].decoded_instruction.RD),
          RD_valid:
            (~_GEN_208
             & (_GEN_165
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_132
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_51
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_18
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'h4].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_208
               ? 7'h0
               : _GEN_165
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_132
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_51
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_18
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'h4].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_208
             & (_GEN_165
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_132
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_51
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_18
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'h4].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_208
               ? 7'h0
               : _GEN_165
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_132
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_51
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_18
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'h4].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_208
             & (_GEN_165
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_132
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_51
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_18
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'h4].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_208
               ? 21'h0
               : _GEN_165
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_132
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_51
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_18
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'h4].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_208
               ? 3'h0
               : _GEN_165
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_132
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_51
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_18
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'h4].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_208
               ? 2'h0
               : _GEN_165
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_132
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_51
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_18
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'h4].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_208
               ? 6'h0
               : _GEN_165
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_132
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_51
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_18
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'h4].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_208
               ? 4'h0
               : written_vec[2'h3] & _GEN_164
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_131
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_93
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_17
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'h4].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_208
               ? 4'h0
               : _GEN_165
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_132
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_51
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_18
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'h4].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_208
               ? 5'h0
               : _GEN_165
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_132
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_51
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_18
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'h4].decoded_instruction.instructionType),
          portID:
            (_GEN_208
               ? 2'h0
               : _GEN_165
                   ? io_backend_packet_3_bits.portID
                   : _GEN_132
                       ? io_backend_packet_2_bits.portID
                       : _GEN_51
                           ? io_backend_packet_1_bits.portID
                           : _GEN_18
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'h4].decoded_instruction.portID),
          RS_type:
            (_GEN_208
               ? 2'h0
               : _GEN_165
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_132
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_51
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_18
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'h4].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_208
             & (_GEN_165
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_132
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_51
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_18
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'h4].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_208
             & (_GEN_165
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_132
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_51
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_18
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'h4].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_208
             & (_GEN_165
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_132
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_51
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_18
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'h4].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_208
             & (_GEN_165
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_132
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_51
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_18
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'h4].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_208
             & (_GEN_165
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_132
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_51
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_18
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'h4].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_208
             & (_GEN_165
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_132
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_51
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_18
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'h4].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_208
               ? 2'h0
               : _GEN_165
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_132
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_51
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_18
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'h4].decoded_instruction.memory_type),
          access_width:
            (_GEN_208
               ? 2'h0
               : _GEN_165
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_132
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_51
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_18
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'h4].decoded_instruction.access_width)};
      reservation_station[4'h4] <=
        '{decoded_instruction: _GEN_229,
          fetch_PC:
            (_GEN_208
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_191 | _GEN_109 : _GEN_132 | _GEN_109)
                   ? io_fetch_PC
                   : reservation_station[4'h4].fetch_PC),
          valid:
            (~_GEN_208 & (written_vec[2'h3] ? _GEN_191 | _GEN_77 : _GEN_132 | _GEN_77))};
      _GEN_230 =
        '{RS1_ready:
            (~_GEN_209
             & (~reservation_station[4'h5].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'h5].valid
                  ? RS1_match[4'h5]
                  : _GEN_167
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_134
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_53
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_20
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'h5].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_209
             & (~reservation_station[4'h5].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'h5].valid
                  ? RS2_match[4'h5]
                  : _GEN_167
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_134
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_53
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_20
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'h5].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_231 =
        '{ready_bits: _GEN_230,
          RDold:
            (_GEN_209
               ? 5'h0
               : _GEN_167
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_134
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_53
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_20
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'h5].decoded_instruction.RDold),
          RD:
            (_GEN_209
               ? 7'h0
               : _GEN_167
                   ? io_backend_packet_3_bits.RD
                   : _GEN_134
                       ? io_backend_packet_2_bits.RD
                       : _GEN_53
                           ? io_backend_packet_1_bits.RD
                           : _GEN_20
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'h5].decoded_instruction.RD),
          RD_valid:
            (~_GEN_209
             & (_GEN_167
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_134
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_53
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_20
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'h5].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_209
               ? 7'h0
               : _GEN_167
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_134
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_53
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_20
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'h5].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_209
             & (_GEN_167
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_134
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_53
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_20
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'h5].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_209
               ? 7'h0
               : _GEN_167
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_134
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_53
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_20
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'h5].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_209
             & (_GEN_167
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_134
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_53
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_20
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'h5].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_209
               ? 21'h0
               : _GEN_167
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_134
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_53
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_20
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'h5].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_209
               ? 3'h0
               : _GEN_167
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_134
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_53
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_20
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'h5].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_209
               ? 2'h0
               : _GEN_167
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_134
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_53
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_20
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'h5].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_209
               ? 6'h0
               : _GEN_167
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_134
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_53
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_20
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'h5].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_209
               ? 4'h0
               : written_vec[2'h3] & _GEN_166
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_133
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_94
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_19
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'h5].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_209
               ? 4'h0
               : _GEN_167
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_134
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_53
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_20
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'h5].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_209
               ? 5'h0
               : _GEN_167
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_134
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_53
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_20
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'h5].decoded_instruction.instructionType),
          portID:
            (_GEN_209
               ? 2'h0
               : _GEN_167
                   ? io_backend_packet_3_bits.portID
                   : _GEN_134
                       ? io_backend_packet_2_bits.portID
                       : _GEN_53
                           ? io_backend_packet_1_bits.portID
                           : _GEN_20
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'h5].decoded_instruction.portID),
          RS_type:
            (_GEN_209
               ? 2'h0
               : _GEN_167
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_134
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_53
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_20
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'h5].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_209
             & (_GEN_167
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_134
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_53
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_20
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'h5].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_209
             & (_GEN_167
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_134
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_53
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_20
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'h5].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_209
             & (_GEN_167
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_134
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_53
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_20
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'h5].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_209
             & (_GEN_167
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_134
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_53
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_20
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'h5].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_209
             & (_GEN_167
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_134
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_53
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_20
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'h5].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_209
             & (_GEN_167
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_134
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_53
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_20
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'h5].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_209
               ? 2'h0
               : _GEN_167
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_134
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_53
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_20
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'h5].decoded_instruction.memory_type),
          access_width:
            (_GEN_209
               ? 2'h0
               : _GEN_167
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_134
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_53
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_20
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'h5].decoded_instruction.access_width)};
      reservation_station[4'h5] <=
        '{decoded_instruction: _GEN_231,
          fetch_PC:
            (_GEN_209
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_192 | _GEN_110 : _GEN_134 | _GEN_110)
                   ? io_fetch_PC
                   : reservation_station[4'h5].fetch_PC),
          valid:
            (~_GEN_209 & (written_vec[2'h3] ? _GEN_192 | _GEN_78 : _GEN_134 | _GEN_78))};
      _GEN_232 =
        '{RS1_ready:
            (~_GEN_210
             & (~reservation_station[4'h6].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'h6].valid
                  ? RS1_match[4'h6]
                  : _GEN_169
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_136
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_55
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_22
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'h6].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_210
             & (~reservation_station[4'h6].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'h6].valid
                  ? RS2_match[4'h6]
                  : _GEN_169
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_136
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_55
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_22
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'h6].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_233 =
        '{ready_bits: _GEN_232,
          RDold:
            (_GEN_210
               ? 5'h0
               : _GEN_169
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_136
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_55
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_22
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'h6].decoded_instruction.RDold),
          RD:
            (_GEN_210
               ? 7'h0
               : _GEN_169
                   ? io_backend_packet_3_bits.RD
                   : _GEN_136
                       ? io_backend_packet_2_bits.RD
                       : _GEN_55
                           ? io_backend_packet_1_bits.RD
                           : _GEN_22
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'h6].decoded_instruction.RD),
          RD_valid:
            (~_GEN_210
             & (_GEN_169
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_136
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_55
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_22
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'h6].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_210
               ? 7'h0
               : _GEN_169
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_136
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_55
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_22
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'h6].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_210
             & (_GEN_169
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_136
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_55
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_22
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'h6].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_210
               ? 7'h0
               : _GEN_169
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_136
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_55
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_22
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'h6].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_210
             & (_GEN_169
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_136
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_55
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_22
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'h6].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_210
               ? 21'h0
               : _GEN_169
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_136
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_55
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_22
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'h6].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_210
               ? 3'h0
               : _GEN_169
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_136
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_55
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_22
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'h6].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_210
               ? 2'h0
               : _GEN_169
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_136
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_55
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_22
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'h6].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_210
               ? 6'h0
               : _GEN_169
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_136
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_55
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_22
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'h6].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_210
               ? 4'h0
               : written_vec[2'h3] & _GEN_168
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_135
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_95
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_21
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'h6].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_210
               ? 4'h0
               : _GEN_169
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_136
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_55
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_22
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'h6].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_210
               ? 5'h0
               : _GEN_169
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_136
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_55
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_22
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'h6].decoded_instruction.instructionType),
          portID:
            (_GEN_210
               ? 2'h0
               : _GEN_169
                   ? io_backend_packet_3_bits.portID
                   : _GEN_136
                       ? io_backend_packet_2_bits.portID
                       : _GEN_55
                           ? io_backend_packet_1_bits.portID
                           : _GEN_22
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'h6].decoded_instruction.portID),
          RS_type:
            (_GEN_210
               ? 2'h0
               : _GEN_169
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_136
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_55
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_22
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'h6].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_210
             & (_GEN_169
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_136
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_55
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_22
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'h6].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_210
             & (_GEN_169
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_136
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_55
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_22
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'h6].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_210
             & (_GEN_169
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_136
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_55
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_22
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'h6].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_210
             & (_GEN_169
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_136
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_55
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_22
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'h6].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_210
             & (_GEN_169
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_136
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_55
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_22
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'h6].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_210
             & (_GEN_169
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_136
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_55
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_22
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'h6].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_210
               ? 2'h0
               : _GEN_169
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_136
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_55
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_22
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'h6].decoded_instruction.memory_type),
          access_width:
            (_GEN_210
               ? 2'h0
               : _GEN_169
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_136
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_55
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_22
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'h6].decoded_instruction.access_width)};
      reservation_station[4'h6] <=
        '{decoded_instruction: _GEN_233,
          fetch_PC:
            (_GEN_210
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_193 | _GEN_111 : _GEN_136 | _GEN_111)
                   ? io_fetch_PC
                   : reservation_station[4'h6].fetch_PC),
          valid:
            (~_GEN_210 & (written_vec[2'h3] ? _GEN_193 | _GEN_79 : _GEN_136 | _GEN_79))};
      _GEN_234 =
        '{RS1_ready:
            (~_GEN_211
             & (~reservation_station[4'h7].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'h7].valid
                  ? RS1_match[4'h7]
                  : _GEN_171
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_138
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_57
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_24
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'h7].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_211
             & (~reservation_station[4'h7].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'h7].valid
                  ? RS2_match[4'h7]
                  : _GEN_171
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_138
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_57
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_24
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'h7].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_235 =
        '{ready_bits: _GEN_234,
          RDold:
            (_GEN_211
               ? 5'h0
               : _GEN_171
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_138
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_57
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_24
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'h7].decoded_instruction.RDold),
          RD:
            (_GEN_211
               ? 7'h0
               : _GEN_171
                   ? io_backend_packet_3_bits.RD
                   : _GEN_138
                       ? io_backend_packet_2_bits.RD
                       : _GEN_57
                           ? io_backend_packet_1_bits.RD
                           : _GEN_24
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'h7].decoded_instruction.RD),
          RD_valid:
            (~_GEN_211
             & (_GEN_171
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_138
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_57
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_24
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'h7].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_211
               ? 7'h0
               : _GEN_171
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_138
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_57
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_24
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'h7].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_211
             & (_GEN_171
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_138
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_57
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_24
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'h7].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_211
               ? 7'h0
               : _GEN_171
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_138
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_57
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_24
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'h7].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_211
             & (_GEN_171
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_138
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_57
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_24
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'h7].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_211
               ? 21'h0
               : _GEN_171
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_138
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_57
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_24
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'h7].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_211
               ? 3'h0
               : _GEN_171
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_138
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_57
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_24
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'h7].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_211
               ? 2'h0
               : _GEN_171
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_138
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_57
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_24
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'h7].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_211
               ? 6'h0
               : _GEN_171
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_138
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_57
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_24
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'h7].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_211
               ? 4'h0
               : written_vec[2'h3] & _GEN_170
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_137
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_96
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_23
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'h7].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_211
               ? 4'h0
               : _GEN_171
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_138
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_57
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_24
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'h7].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_211
               ? 5'h0
               : _GEN_171
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_138
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_57
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_24
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'h7].decoded_instruction.instructionType),
          portID:
            (_GEN_211
               ? 2'h0
               : _GEN_171
                   ? io_backend_packet_3_bits.portID
                   : _GEN_138
                       ? io_backend_packet_2_bits.portID
                       : _GEN_57
                           ? io_backend_packet_1_bits.portID
                           : _GEN_24
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'h7].decoded_instruction.portID),
          RS_type:
            (_GEN_211
               ? 2'h0
               : _GEN_171
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_138
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_57
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_24
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'h7].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_211
             & (_GEN_171
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_138
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_57
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_24
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'h7].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_211
             & (_GEN_171
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_138
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_57
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_24
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'h7].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_211
             & (_GEN_171
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_138
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_57
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_24
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'h7].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_211
             & (_GEN_171
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_138
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_57
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_24
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'h7].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_211
             & (_GEN_171
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_138
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_57
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_24
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'h7].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_211
             & (_GEN_171
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_138
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_57
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_24
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'h7].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_211
               ? 2'h0
               : _GEN_171
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_138
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_57
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_24
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'h7].decoded_instruction.memory_type),
          access_width:
            (_GEN_211
               ? 2'h0
               : _GEN_171
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_138
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_57
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_24
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'h7].decoded_instruction.access_width)};
      reservation_station[4'h7] <=
        '{decoded_instruction: _GEN_235,
          fetch_PC:
            (_GEN_211
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_194 | _GEN_112 : _GEN_138 | _GEN_112)
                   ? io_fetch_PC
                   : reservation_station[4'h7].fetch_PC),
          valid:
            (~_GEN_211 & (written_vec[2'h3] ? _GEN_194 | _GEN_80 : _GEN_138 | _GEN_80))};
      _GEN_236 =
        '{RS1_ready:
            (~_GEN_212
             & (~reservation_station[4'h8].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'h8].valid
                  ? RS1_match[4'h8]
                  : _GEN_173
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_140
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_59
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_26
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'h8].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_212
             & (~reservation_station[4'h8].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'h8].valid
                  ? RS2_match[4'h8]
                  : _GEN_173
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_140
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_59
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_26
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'h8].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_237 =
        '{ready_bits: _GEN_236,
          RDold:
            (_GEN_212
               ? 5'h0
               : _GEN_173
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_140
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_59
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_26
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'h8].decoded_instruction.RDold),
          RD:
            (_GEN_212
               ? 7'h0
               : _GEN_173
                   ? io_backend_packet_3_bits.RD
                   : _GEN_140
                       ? io_backend_packet_2_bits.RD
                       : _GEN_59
                           ? io_backend_packet_1_bits.RD
                           : _GEN_26
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'h8].decoded_instruction.RD),
          RD_valid:
            (~_GEN_212
             & (_GEN_173
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_140
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_59
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_26
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'h8].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_212
               ? 7'h0
               : _GEN_173
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_140
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_59
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_26
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'h8].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_212
             & (_GEN_173
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_140
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_59
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_26
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'h8].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_212
               ? 7'h0
               : _GEN_173
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_140
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_59
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_26
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'h8].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_212
             & (_GEN_173
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_140
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_59
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_26
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'h8].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_212
               ? 21'h0
               : _GEN_173
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_140
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_59
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_26
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'h8].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_212
               ? 3'h0
               : _GEN_173
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_140
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_59
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_26
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'h8].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_212
               ? 2'h0
               : _GEN_173
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_140
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_59
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_26
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'h8].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_212
               ? 6'h0
               : _GEN_173
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_140
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_59
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_26
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'h8].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_212
               ? 4'h0
               : written_vec[2'h3] & _GEN_172
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_139
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_97
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_25
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'h8].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_212
               ? 4'h0
               : _GEN_173
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_140
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_59
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_26
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'h8].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_212
               ? 5'h0
               : _GEN_173
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_140
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_59
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_26
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'h8].decoded_instruction.instructionType),
          portID:
            (_GEN_212
               ? 2'h0
               : _GEN_173
                   ? io_backend_packet_3_bits.portID
                   : _GEN_140
                       ? io_backend_packet_2_bits.portID
                       : _GEN_59
                           ? io_backend_packet_1_bits.portID
                           : _GEN_26
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'h8].decoded_instruction.portID),
          RS_type:
            (_GEN_212
               ? 2'h0
               : _GEN_173
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_140
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_59
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_26
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'h8].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_212
             & (_GEN_173
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_140
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_59
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_26
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'h8].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_212
             & (_GEN_173
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_140
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_59
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_26
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'h8].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_212
             & (_GEN_173
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_140
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_59
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_26
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'h8].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_212
             & (_GEN_173
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_140
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_59
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_26
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'h8].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_212
             & (_GEN_173
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_140
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_59
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_26
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'h8].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_212
             & (_GEN_173
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_140
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_59
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_26
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'h8].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_212
               ? 2'h0
               : _GEN_173
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_140
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_59
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_26
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'h8].decoded_instruction.memory_type),
          access_width:
            (_GEN_212
               ? 2'h0
               : _GEN_173
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_140
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_59
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_26
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'h8].decoded_instruction.access_width)};
      reservation_station[4'h8] <=
        '{decoded_instruction: _GEN_237,
          fetch_PC:
            (_GEN_212
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_195 | _GEN_113 : _GEN_140 | _GEN_113)
                   ? io_fetch_PC
                   : reservation_station[4'h8].fetch_PC),
          valid:
            (~_GEN_212 & (written_vec[2'h3] ? _GEN_195 | _GEN_81 : _GEN_140 | _GEN_81))};
      _GEN_238 =
        '{RS1_ready:
            (~_GEN_213
             & (~reservation_station[4'h9].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'h9].valid
                  ? RS1_match[4'h9]
                  : _GEN_175
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_142
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_61
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_28
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'h9].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_213
             & (~reservation_station[4'h9].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'h9].valid
                  ? RS2_match[4'h9]
                  : _GEN_175
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_142
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_61
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_28
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'h9].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_239 =
        '{ready_bits: _GEN_238,
          RDold:
            (_GEN_213
               ? 5'h0
               : _GEN_175
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_142
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_61
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_28
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'h9].decoded_instruction.RDold),
          RD:
            (_GEN_213
               ? 7'h0
               : _GEN_175
                   ? io_backend_packet_3_bits.RD
                   : _GEN_142
                       ? io_backend_packet_2_bits.RD
                       : _GEN_61
                           ? io_backend_packet_1_bits.RD
                           : _GEN_28
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'h9].decoded_instruction.RD),
          RD_valid:
            (~_GEN_213
             & (_GEN_175
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_142
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_61
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_28
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'h9].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_213
               ? 7'h0
               : _GEN_175
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_142
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_61
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_28
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'h9].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_213
             & (_GEN_175
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_142
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_61
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_28
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'h9].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_213
               ? 7'h0
               : _GEN_175
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_142
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_61
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_28
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'h9].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_213
             & (_GEN_175
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_142
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_61
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_28
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'h9].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_213
               ? 21'h0
               : _GEN_175
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_142
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_61
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_28
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'h9].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_213
               ? 3'h0
               : _GEN_175
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_142
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_61
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_28
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'h9].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_213
               ? 2'h0
               : _GEN_175
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_142
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_61
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_28
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'h9].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_213
               ? 6'h0
               : _GEN_175
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_142
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_61
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_28
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'h9].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_213
               ? 4'h0
               : written_vec[2'h3] & _GEN_174
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_141
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_98
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_27
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'h9].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_213
               ? 4'h0
               : _GEN_175
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_142
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_61
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_28
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'h9].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_213
               ? 5'h0
               : _GEN_175
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_142
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_61
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_28
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'h9].decoded_instruction.instructionType),
          portID:
            (_GEN_213
               ? 2'h0
               : _GEN_175
                   ? io_backend_packet_3_bits.portID
                   : _GEN_142
                       ? io_backend_packet_2_bits.portID
                       : _GEN_61
                           ? io_backend_packet_1_bits.portID
                           : _GEN_28
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'h9].decoded_instruction.portID),
          RS_type:
            (_GEN_213
               ? 2'h0
               : _GEN_175
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_142
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_61
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_28
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'h9].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_213
             & (_GEN_175
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_142
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_61
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_28
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'h9].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_213
             & (_GEN_175
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_142
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_61
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_28
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'h9].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_213
             & (_GEN_175
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_142
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_61
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_28
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'h9].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_213
             & (_GEN_175
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_142
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_61
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_28
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'h9].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_213
             & (_GEN_175
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_142
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_61
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_28
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'h9].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_213
             & (_GEN_175
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_142
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_61
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_28
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'h9].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_213
               ? 2'h0
               : _GEN_175
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_142
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_61
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_28
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'h9].decoded_instruction.memory_type),
          access_width:
            (_GEN_213
               ? 2'h0
               : _GEN_175
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_142
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_61
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_28
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'h9].decoded_instruction.access_width)};
      reservation_station[4'h9] <=
        '{decoded_instruction: _GEN_239,
          fetch_PC:
            (_GEN_213
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_196 | _GEN_114 : _GEN_142 | _GEN_114)
                   ? io_fetch_PC
                   : reservation_station[4'h9].fetch_PC),
          valid:
            (~_GEN_213 & (written_vec[2'h3] ? _GEN_196 | _GEN_82 : _GEN_142 | _GEN_82))};
      _GEN_240 =
        '{RS1_ready:
            (~_GEN_214
             & (~reservation_station[4'hA].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'hA].valid
                  ? RS1_match[4'hA]
                  : _GEN_177
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_144
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_63
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_30
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'hA].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_214
             & (~reservation_station[4'hA].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'hA].valid
                  ? RS2_match[4'hA]
                  : _GEN_177
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_144
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_63
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_30
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'hA].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_241 =
        '{ready_bits: _GEN_240,
          RDold:
            (_GEN_214
               ? 5'h0
               : _GEN_177
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_144
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_63
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_30
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'hA].decoded_instruction.RDold),
          RD:
            (_GEN_214
               ? 7'h0
               : _GEN_177
                   ? io_backend_packet_3_bits.RD
                   : _GEN_144
                       ? io_backend_packet_2_bits.RD
                       : _GEN_63
                           ? io_backend_packet_1_bits.RD
                           : _GEN_30
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'hA].decoded_instruction.RD),
          RD_valid:
            (~_GEN_214
             & (_GEN_177
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_144
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_63
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_30
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'hA].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_214
               ? 7'h0
               : _GEN_177
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_144
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_63
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_30
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'hA].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_214
             & (_GEN_177
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_144
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_63
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_30
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'hA].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_214
               ? 7'h0
               : _GEN_177
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_144
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_63
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_30
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'hA].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_214
             & (_GEN_177
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_144
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_63
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_30
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'hA].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_214
               ? 21'h0
               : _GEN_177
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_144
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_63
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_30
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'hA].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_214
               ? 3'h0
               : _GEN_177
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_144
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_63
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_30
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'hA].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_214
               ? 2'h0
               : _GEN_177
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_144
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_63
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_30
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'hA].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_214
               ? 6'h0
               : _GEN_177
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_144
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_63
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_30
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'hA].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_214
               ? 4'h0
               : written_vec[2'h3] & _GEN_176
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_143
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_99
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_29
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'hA].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_214
               ? 4'h0
               : _GEN_177
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_144
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_63
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_30
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'hA].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_214
               ? 5'h0
               : _GEN_177
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_144
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_63
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_30
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'hA].decoded_instruction.instructionType),
          portID:
            (_GEN_214
               ? 2'h0
               : _GEN_177
                   ? io_backend_packet_3_bits.portID
                   : _GEN_144
                       ? io_backend_packet_2_bits.portID
                       : _GEN_63
                           ? io_backend_packet_1_bits.portID
                           : _GEN_30
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'hA].decoded_instruction.portID),
          RS_type:
            (_GEN_214
               ? 2'h0
               : _GEN_177
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_144
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_63
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_30
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'hA].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_214
             & (_GEN_177
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_144
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_63
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_30
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'hA].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_214
             & (_GEN_177
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_144
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_63
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_30
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'hA].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_214
             & (_GEN_177
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_144
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_63
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_30
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'hA].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_214
             & (_GEN_177
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_144
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_63
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_30
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'hA].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_214
             & (_GEN_177
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_144
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_63
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_30
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'hA].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_214
             & (_GEN_177
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_144
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_63
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_30
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'hA].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_214
               ? 2'h0
               : _GEN_177
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_144
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_63
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_30
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'hA].decoded_instruction.memory_type),
          access_width:
            (_GEN_214
               ? 2'h0
               : _GEN_177
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_144
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_63
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_30
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'hA].decoded_instruction.access_width)};
      reservation_station[4'hA] <=
        '{decoded_instruction: _GEN_241,
          fetch_PC:
            (_GEN_214
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_197 | _GEN_115 : _GEN_144 | _GEN_115)
                   ? io_fetch_PC
                   : reservation_station[4'hA].fetch_PC),
          valid:
            (~_GEN_214 & (written_vec[2'h3] ? _GEN_197 | _GEN_83 : _GEN_144 | _GEN_83))};
      _GEN_242 =
        '{RS1_ready:
            (~_GEN_215
             & (~reservation_station[4'hB].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'hB].valid
                  ? RS1_match[4'hB]
                  : _GEN_179
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_146
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_65
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_32
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'hB].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_215
             & (~reservation_station[4'hB].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'hB].valid
                  ? RS2_match[4'hB]
                  : _GEN_179
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_146
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_65
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_32
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'hB].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_243 =
        '{ready_bits: _GEN_242,
          RDold:
            (_GEN_215
               ? 5'h0
               : _GEN_179
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_146
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_65
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_32
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'hB].decoded_instruction.RDold),
          RD:
            (_GEN_215
               ? 7'h0
               : _GEN_179
                   ? io_backend_packet_3_bits.RD
                   : _GEN_146
                       ? io_backend_packet_2_bits.RD
                       : _GEN_65
                           ? io_backend_packet_1_bits.RD
                           : _GEN_32
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'hB].decoded_instruction.RD),
          RD_valid:
            (~_GEN_215
             & (_GEN_179
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_146
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_65
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_32
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'hB].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_215
               ? 7'h0
               : _GEN_179
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_146
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_65
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_32
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'hB].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_215
             & (_GEN_179
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_146
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_65
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_32
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'hB].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_215
               ? 7'h0
               : _GEN_179
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_146
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_65
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_32
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'hB].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_215
             & (_GEN_179
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_146
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_65
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_32
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'hB].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_215
               ? 21'h0
               : _GEN_179
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_146
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_65
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_32
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'hB].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_215
               ? 3'h0
               : _GEN_179
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_146
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_65
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_32
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'hB].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_215
               ? 2'h0
               : _GEN_179
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_146
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_65
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_32
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'hB].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_215
               ? 6'h0
               : _GEN_179
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_146
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_65
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_32
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'hB].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_215
               ? 4'h0
               : written_vec[2'h3] & _GEN_178
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_145
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_100
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_31
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'hB].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_215
               ? 4'h0
               : _GEN_179
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_146
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_65
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_32
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'hB].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_215
               ? 5'h0
               : _GEN_179
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_146
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_65
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_32
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'hB].decoded_instruction.instructionType),
          portID:
            (_GEN_215
               ? 2'h0
               : _GEN_179
                   ? io_backend_packet_3_bits.portID
                   : _GEN_146
                       ? io_backend_packet_2_bits.portID
                       : _GEN_65
                           ? io_backend_packet_1_bits.portID
                           : _GEN_32
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'hB].decoded_instruction.portID),
          RS_type:
            (_GEN_215
               ? 2'h0
               : _GEN_179
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_146
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_65
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_32
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'hB].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_215
             & (_GEN_179
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_146
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_65
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_32
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'hB].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_215
             & (_GEN_179
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_146
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_65
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_32
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'hB].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_215
             & (_GEN_179
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_146
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_65
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_32
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'hB].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_215
             & (_GEN_179
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_146
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_65
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_32
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'hB].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_215
             & (_GEN_179
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_146
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_65
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_32
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'hB].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_215
             & (_GEN_179
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_146
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_65
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_32
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'hB].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_215
               ? 2'h0
               : _GEN_179
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_146
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_65
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_32
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'hB].decoded_instruction.memory_type),
          access_width:
            (_GEN_215
               ? 2'h0
               : _GEN_179
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_146
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_65
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_32
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'hB].decoded_instruction.access_width)};
      reservation_station[4'hB] <=
        '{decoded_instruction: _GEN_243,
          fetch_PC:
            (_GEN_215
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_198 | _GEN_116 : _GEN_146 | _GEN_116)
                   ? io_fetch_PC
                   : reservation_station[4'hB].fetch_PC),
          valid:
            (~_GEN_215 & (written_vec[2'h3] ? _GEN_198 | _GEN_84 : _GEN_146 | _GEN_84))};
      _GEN_244 =
        '{RS1_ready:
            (~_GEN_216
             & (~reservation_station[4'hC].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'hC].valid
                  ? RS1_match[4'hC]
                  : _GEN_181
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_148
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_67
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_34
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'hC].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_216
             & (~reservation_station[4'hC].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'hC].valid
                  ? RS2_match[4'hC]
                  : _GEN_181
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_148
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_67
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_34
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'hC].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_245 =
        '{ready_bits: _GEN_244,
          RDold:
            (_GEN_216
               ? 5'h0
               : _GEN_181
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_148
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_67
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_34
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'hC].decoded_instruction.RDold),
          RD:
            (_GEN_216
               ? 7'h0
               : _GEN_181
                   ? io_backend_packet_3_bits.RD
                   : _GEN_148
                       ? io_backend_packet_2_bits.RD
                       : _GEN_67
                           ? io_backend_packet_1_bits.RD
                           : _GEN_34
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'hC].decoded_instruction.RD),
          RD_valid:
            (~_GEN_216
             & (_GEN_181
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_148
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_67
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_34
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'hC].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_216
               ? 7'h0
               : _GEN_181
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_148
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_67
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_34
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'hC].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_216
             & (_GEN_181
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_148
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_67
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_34
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'hC].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_216
               ? 7'h0
               : _GEN_181
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_148
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_67
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_34
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'hC].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_216
             & (_GEN_181
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_148
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_67
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_34
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'hC].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_216
               ? 21'h0
               : _GEN_181
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_148
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_67
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_34
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'hC].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_216
               ? 3'h0
               : _GEN_181
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_148
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_67
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_34
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'hC].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_216
               ? 2'h0
               : _GEN_181
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_148
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_67
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_34
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'hC].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_216
               ? 6'h0
               : _GEN_181
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_148
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_67
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_34
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'hC].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_216
               ? 4'h0
               : written_vec[2'h3] & _GEN_180
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_147
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_101
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_33
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'hC].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_216
               ? 4'h0
               : _GEN_181
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_148
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_67
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_34
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'hC].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_216
               ? 5'h0
               : _GEN_181
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_148
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_67
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_34
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'hC].decoded_instruction.instructionType),
          portID:
            (_GEN_216
               ? 2'h0
               : _GEN_181
                   ? io_backend_packet_3_bits.portID
                   : _GEN_148
                       ? io_backend_packet_2_bits.portID
                       : _GEN_67
                           ? io_backend_packet_1_bits.portID
                           : _GEN_34
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'hC].decoded_instruction.portID),
          RS_type:
            (_GEN_216
               ? 2'h0
               : _GEN_181
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_148
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_67
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_34
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'hC].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_216
             & (_GEN_181
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_148
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_67
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_34
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'hC].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_216
             & (_GEN_181
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_148
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_67
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_34
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'hC].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_216
             & (_GEN_181
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_148
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_67
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_34
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'hC].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_216
             & (_GEN_181
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_148
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_67
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_34
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'hC].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_216
             & (_GEN_181
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_148
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_67
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_34
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'hC].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_216
             & (_GEN_181
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_148
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_67
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_34
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'hC].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_216
               ? 2'h0
               : _GEN_181
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_148
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_67
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_34
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'hC].decoded_instruction.memory_type),
          access_width:
            (_GEN_216
               ? 2'h0
               : _GEN_181
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_148
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_67
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_34
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'hC].decoded_instruction.access_width)};
      reservation_station[4'hC] <=
        '{decoded_instruction: _GEN_245,
          fetch_PC:
            (_GEN_216
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_199 | _GEN_117 : _GEN_148 | _GEN_117)
                   ? io_fetch_PC
                   : reservation_station[4'hC].fetch_PC),
          valid:
            (~_GEN_216 & (written_vec[2'h3] ? _GEN_199 | _GEN_85 : _GEN_148 | _GEN_85))};
      _GEN_246 =
        '{RS1_ready:
            (~_GEN_217
             & (~reservation_station[4'hD].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'hD].valid
                  ? RS1_match[4'hD]
                  : _GEN_183
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_150
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_69
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_36
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'hD].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_217
             & (~reservation_station[4'hD].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'hD].valid
                  ? RS2_match[4'hD]
                  : _GEN_183
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_150
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_69
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_36
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'hD].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_247 =
        '{ready_bits: _GEN_246,
          RDold:
            (_GEN_217
               ? 5'h0
               : _GEN_183
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_150
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_69
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_36
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'hD].decoded_instruction.RDold),
          RD:
            (_GEN_217
               ? 7'h0
               : _GEN_183
                   ? io_backend_packet_3_bits.RD
                   : _GEN_150
                       ? io_backend_packet_2_bits.RD
                       : _GEN_69
                           ? io_backend_packet_1_bits.RD
                           : _GEN_36
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'hD].decoded_instruction.RD),
          RD_valid:
            (~_GEN_217
             & (_GEN_183
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_150
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_69
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_36
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'hD].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_217
               ? 7'h0
               : _GEN_183
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_150
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_69
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_36
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'hD].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_217
             & (_GEN_183
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_150
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_69
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_36
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'hD].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_217
               ? 7'h0
               : _GEN_183
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_150
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_69
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_36
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'hD].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_217
             & (_GEN_183
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_150
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_69
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_36
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'hD].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_217
               ? 21'h0
               : _GEN_183
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_150
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_69
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_36
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'hD].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_217
               ? 3'h0
               : _GEN_183
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_150
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_69
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_36
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'hD].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_217
               ? 2'h0
               : _GEN_183
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_150
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_69
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_36
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'hD].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_217
               ? 6'h0
               : _GEN_183
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_150
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_69
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_36
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'hD].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_217
               ? 4'h0
               : written_vec[2'h3] & _GEN_182
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_149
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_102
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_35
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'hD].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_217
               ? 4'h0
               : _GEN_183
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_150
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_69
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_36
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'hD].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_217
               ? 5'h0
               : _GEN_183
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_150
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_69
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_36
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'hD].decoded_instruction.instructionType),
          portID:
            (_GEN_217
               ? 2'h0
               : _GEN_183
                   ? io_backend_packet_3_bits.portID
                   : _GEN_150
                       ? io_backend_packet_2_bits.portID
                       : _GEN_69
                           ? io_backend_packet_1_bits.portID
                           : _GEN_36
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'hD].decoded_instruction.portID),
          RS_type:
            (_GEN_217
               ? 2'h0
               : _GEN_183
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_150
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_69
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_36
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'hD].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_217
             & (_GEN_183
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_150
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_69
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_36
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'hD].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_217
             & (_GEN_183
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_150
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_69
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_36
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'hD].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_217
             & (_GEN_183
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_150
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_69
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_36
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'hD].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_217
             & (_GEN_183
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_150
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_69
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_36
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'hD].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_217
             & (_GEN_183
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_150
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_69
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_36
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'hD].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_217
             & (_GEN_183
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_150
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_69
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_36
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'hD].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_217
               ? 2'h0
               : _GEN_183
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_150
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_69
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_36
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'hD].decoded_instruction.memory_type),
          access_width:
            (_GEN_217
               ? 2'h0
               : _GEN_183
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_150
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_69
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_36
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'hD].decoded_instruction.access_width)};
      reservation_station[4'hD] <=
        '{decoded_instruction: _GEN_247,
          fetch_PC:
            (_GEN_217
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_200 | _GEN_118 : _GEN_150 | _GEN_118)
                   ? io_fetch_PC
                   : reservation_station[4'hD].fetch_PC),
          valid:
            (~_GEN_217 & (written_vec[2'h3] ? _GEN_200 | _GEN_86 : _GEN_150 | _GEN_86))};
      _GEN_248 =
        '{RS1_ready:
            (~_GEN_218
             & (~reservation_station[4'hE].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'hE].valid
                  ? RS1_match[4'hE]
                  : _GEN_185
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_152
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_71
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_38
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'hE].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_218
             & (~reservation_station[4'hE].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'hE].valid
                  ? RS2_match[4'hE]
                  : _GEN_185
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_152
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_71
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_38
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'hE].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_249 =
        '{ready_bits: _GEN_248,
          RDold:
            (_GEN_218
               ? 5'h0
               : _GEN_185
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_152
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_71
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_38
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'hE].decoded_instruction.RDold),
          RD:
            (_GEN_218
               ? 7'h0
               : _GEN_185
                   ? io_backend_packet_3_bits.RD
                   : _GEN_152
                       ? io_backend_packet_2_bits.RD
                       : _GEN_71
                           ? io_backend_packet_1_bits.RD
                           : _GEN_38
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'hE].decoded_instruction.RD),
          RD_valid:
            (~_GEN_218
             & (_GEN_185
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_152
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_71
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_38
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'hE].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_218
               ? 7'h0
               : _GEN_185
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_152
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_71
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_38
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'hE].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_218
             & (_GEN_185
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_152
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_71
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_38
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'hE].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_218
               ? 7'h0
               : _GEN_185
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_152
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_71
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_38
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'hE].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_218
             & (_GEN_185
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_152
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_71
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_38
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'hE].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_218
               ? 21'h0
               : _GEN_185
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_152
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_71
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_38
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'hE].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_218
               ? 3'h0
               : _GEN_185
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_152
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_71
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_38
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'hE].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_218
               ? 2'h0
               : _GEN_185
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_152
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_71
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_38
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'hE].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_218
               ? 6'h0
               : _GEN_185
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_152
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_71
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_38
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'hE].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_218
               ? 4'h0
               : written_vec[2'h3] & _GEN_184
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & _GEN_151
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_103
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & _GEN_37
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'hE].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_218
               ? 4'h0
               : _GEN_185
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_152
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_71
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_38
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'hE].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_218
               ? 5'h0
               : _GEN_185
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_152
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_71
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_38
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'hE].decoded_instruction.instructionType),
          portID:
            (_GEN_218
               ? 2'h0
               : _GEN_185
                   ? io_backend_packet_3_bits.portID
                   : _GEN_152
                       ? io_backend_packet_2_bits.portID
                       : _GEN_71
                           ? io_backend_packet_1_bits.portID
                           : _GEN_38
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'hE].decoded_instruction.portID),
          RS_type:
            (_GEN_218
               ? 2'h0
               : _GEN_185
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_152
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_71
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_38
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'hE].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_218
             & (_GEN_185
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_152
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_71
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_38
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'hE].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_218
             & (_GEN_185
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_152
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_71
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_38
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'hE].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_218
             & (_GEN_185
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_152
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_71
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_38
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'hE].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_218
             & (_GEN_185
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_152
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_71
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_38
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'hE].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_218
             & (_GEN_185
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_152
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_71
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_38
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'hE].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_218
             & (_GEN_185
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_152
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_71
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_38
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'hE].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_218
               ? 2'h0
               : _GEN_185
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_152
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_71
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_38
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'hE].decoded_instruction.memory_type),
          access_width:
            (_GEN_218
               ? 2'h0
               : _GEN_185
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_152
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_71
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_38
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'hE].decoded_instruction.access_width)};
      reservation_station[4'hE] <=
        '{decoded_instruction: _GEN_249,
          fetch_PC:
            (_GEN_218
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_201 | _GEN_119 : _GEN_152 | _GEN_119)
                   ? io_fetch_PC
                   : reservation_station[4'hE].fetch_PC),
          valid:
            (~_GEN_218 & (written_vec[2'h3] ? _GEN_201 | _GEN_87 : _GEN_152 | _GEN_87))};
      _GEN_250 =
        '{RS1_ready:
            (~_GEN_219
             & (~reservation_station[4'hF].decoded_instruction.ready_bits.RS1_ready
                & reservation_station[4'hF].valid
                  ? RS1_match[4'hF]
                  : _GEN_186
                      ? io_backend_packet_3_bits.ready_bits.RS1_ready
                      : _GEN_153
                          ? io_backend_packet_2_bits.ready_bits.RS1_ready
                          : _GEN_72
                              ? io_backend_packet_1_bits.ready_bits.RS1_ready
                              : _GEN_39
                                  ? io_backend_packet_0_bits.ready_bits.RS1_ready
                                  : reservation_station[4'hF].decoded_instruction.ready_bits.RS1_ready)),
          RS2_ready:
            (~_GEN_219
             & (~reservation_station[4'hF].decoded_instruction.ready_bits.RS2_ready
                & reservation_station[4'hF].valid
                  ? RS2_match[4'hF]
                  : _GEN_186
                      ? io_backend_packet_3_bits.ready_bits.RS2_ready
                      : _GEN_153
                          ? io_backend_packet_2_bits.ready_bits.RS2_ready
                          : _GEN_72
                              ? io_backend_packet_1_bits.ready_bits.RS2_ready
                              : _GEN_39
                                  ? io_backend_packet_0_bits.ready_bits.RS2_ready
                                  : reservation_station[4'hF].decoded_instruction.ready_bits.RS2_ready))};
      _GEN_251 =
        '{ready_bits: _GEN_250,
          RDold:
            (_GEN_219
               ? 5'h0
               : _GEN_186
                   ? io_backend_packet_3_bits.RDold
                   : _GEN_153
                       ? io_backend_packet_2_bits.RDold
                       : _GEN_72
                           ? io_backend_packet_1_bits.RDold
                           : _GEN_39
                               ? io_backend_packet_0_bits.RDold
                               : reservation_station[4'hF].decoded_instruction.RDold),
          RD:
            (_GEN_219
               ? 7'h0
               : _GEN_186
                   ? io_backend_packet_3_bits.RD
                   : _GEN_153
                       ? io_backend_packet_2_bits.RD
                       : _GEN_72
                           ? io_backend_packet_1_bits.RD
                           : _GEN_39
                               ? io_backend_packet_0_bits.RD
                               : reservation_station[4'hF].decoded_instruction.RD),
          RD_valid:
            (~_GEN_219
             & (_GEN_186
                  ? io_backend_packet_3_bits.RD_valid
                  : _GEN_153
                      ? io_backend_packet_2_bits.RD_valid
                      : _GEN_72
                          ? io_backend_packet_1_bits.RD_valid
                          : _GEN_39
                              ? io_backend_packet_0_bits.RD_valid
                              : reservation_station[4'hF].decoded_instruction.RD_valid)),
          RS1:
            (_GEN_219
               ? 7'h0
               : _GEN_186
                   ? io_backend_packet_3_bits.RS1
                   : _GEN_153
                       ? io_backend_packet_2_bits.RS1
                       : _GEN_72
                           ? io_backend_packet_1_bits.RS1
                           : _GEN_39
                               ? io_backend_packet_0_bits.RS1
                               : reservation_station[4'hF].decoded_instruction.RS1),
          RS1_valid:
            (~_GEN_219
             & (_GEN_186
                  ? io_backend_packet_3_bits.RS1_valid
                  : _GEN_153
                      ? io_backend_packet_2_bits.RS1_valid
                      : _GEN_72
                          ? io_backend_packet_1_bits.RS1_valid
                          : _GEN_39
                              ? io_backend_packet_0_bits.RS1_valid
                              : reservation_station[4'hF].decoded_instruction.RS1_valid)),
          RS2:
            (_GEN_219
               ? 7'h0
               : _GEN_186
                   ? io_backend_packet_3_bits.RS2
                   : _GEN_153
                       ? io_backend_packet_2_bits.RS2
                       : _GEN_72
                           ? io_backend_packet_1_bits.RS2
                           : _GEN_39
                               ? io_backend_packet_0_bits.RS2
                               : reservation_station[4'hF].decoded_instruction.RS2),
          RS2_valid:
            (~_GEN_219
             & (_GEN_186
                  ? io_backend_packet_3_bits.RS2_valid
                  : _GEN_153
                      ? io_backend_packet_2_bits.RS2_valid
                      : _GEN_72
                          ? io_backend_packet_1_bits.RS2_valid
                          : _GEN_39
                              ? io_backend_packet_0_bits.RS2_valid
                              : reservation_station[4'hF].decoded_instruction.RS2_valid)),
          IMM:
            (_GEN_219
               ? 21'h0
               : _GEN_186
                   ? io_backend_packet_3_bits.IMM
                   : _GEN_153
                       ? io_backend_packet_2_bits.IMM
                       : _GEN_72
                           ? io_backend_packet_1_bits.IMM
                           : _GEN_39
                               ? io_backend_packet_0_bits.IMM
                               : reservation_station[4'hF].decoded_instruction.IMM),
          FUNCT3:
            (_GEN_219
               ? 3'h0
               : _GEN_186
                   ? io_backend_packet_3_bits.FUNCT3
                   : _GEN_153
                       ? io_backend_packet_2_bits.FUNCT3
                       : _GEN_72
                           ? io_backend_packet_1_bits.FUNCT3
                           : _GEN_39
                               ? io_backend_packet_0_bits.FUNCT3
                               : reservation_station[4'hF].decoded_instruction.FUNCT3),
          packet_index:
            (_GEN_219
               ? 2'h0
               : _GEN_186
                   ? io_backend_packet_3_bits.packet_index
                   : _GEN_153
                       ? io_backend_packet_2_bits.packet_index
                       : _GEN_72
                           ? io_backend_packet_1_bits.packet_index
                           : _GEN_39
                               ? io_backend_packet_0_bits.packet_index
                               : reservation_station[4'hF].decoded_instruction.packet_index),
          ROB_index:
            (_GEN_219
               ? 6'h0
               : _GEN_186
                   ? io_backend_packet_3_bits.ROB_index
                   : _GEN_153
                       ? io_backend_packet_2_bits.ROB_index
                       : _GEN_72
                           ? io_backend_packet_1_bits.ROB_index
                           : _GEN_39
                               ? io_backend_packet_0_bits.ROB_index
                               : reservation_station[4'hF].decoded_instruction.ROB_index),
          MOB_index:
            (_GEN_219
               ? 4'h0
               : written_vec[2'h3] & (&_GEN_155)
                   ? io_reserved_pointers[2'h3].bits
                   : written_vec[2'h2] & (&_GEN_122)
                       ? io_reserved_pointers[2'h2].bits
                       : _GEN_104
                           ? io_reserved_pointers[2'h1].bits
                           : written_vec[2'h0] & (&_GEN_8)
                               ? io_reserved_pointers[2'h0].bits
                               : reservation_station[4'hF].decoded_instruction.MOB_index),
          FTQ_index:
            (_GEN_219
               ? 4'h0
               : _GEN_186
                   ? io_backend_packet_3_bits.FTQ_index
                   : _GEN_153
                       ? io_backend_packet_2_bits.FTQ_index
                       : _GEN_72
                           ? io_backend_packet_1_bits.FTQ_index
                           : _GEN_39
                               ? io_backend_packet_0_bits.FTQ_index
                               : reservation_station[4'hF].decoded_instruction.FTQ_index),
          instructionType:
            (_GEN_219
               ? 5'h0
               : _GEN_186
                   ? io_backend_packet_3_bits.instructionType
                   : _GEN_153
                       ? io_backend_packet_2_bits.instructionType
                       : _GEN_72
                           ? io_backend_packet_1_bits.instructionType
                           : _GEN_39
                               ? io_backend_packet_0_bits.instructionType
                               : reservation_station[4'hF].decoded_instruction.instructionType),
          portID:
            (_GEN_219
               ? 2'h0
               : _GEN_186
                   ? io_backend_packet_3_bits.portID
                   : _GEN_153
                       ? io_backend_packet_2_bits.portID
                       : _GEN_72
                           ? io_backend_packet_1_bits.portID
                           : _GEN_39
                               ? io_backend_packet_0_bits.portID
                               : reservation_station[4'hF].decoded_instruction.portID),
          RS_type:
            (_GEN_219
               ? 2'h0
               : _GEN_186
                   ? io_backend_packet_3_bits.RS_type
                   : _GEN_153
                       ? io_backend_packet_2_bits.RS_type
                       : _GEN_72
                           ? io_backend_packet_1_bits.RS_type
                           : _GEN_39
                               ? io_backend_packet_0_bits.RS_type
                               : reservation_station[4'hF].decoded_instruction.RS_type),
          needs_ALU:
            (~_GEN_219
             & (_GEN_186
                  ? io_backend_packet_3_bits.needs_ALU
                  : _GEN_153
                      ? io_backend_packet_2_bits.needs_ALU
                      : _GEN_72
                          ? io_backend_packet_1_bits.needs_ALU
                          : _GEN_39
                              ? io_backend_packet_0_bits.needs_ALU
                              : reservation_station[4'hF].decoded_instruction.needs_ALU)),
          needs_branch_unit:
            (~_GEN_219
             & (_GEN_186
                  ? io_backend_packet_3_bits.needs_branch_unit
                  : _GEN_153
                      ? io_backend_packet_2_bits.needs_branch_unit
                      : _GEN_72
                          ? io_backend_packet_1_bits.needs_branch_unit
                          : _GEN_39
                              ? io_backend_packet_0_bits.needs_branch_unit
                              : reservation_station[4'hF].decoded_instruction.needs_branch_unit)),
          needs_CSRs:
            (~_GEN_219
             & (_GEN_186
                  ? io_backend_packet_3_bits.needs_CSRs
                  : _GEN_153
                      ? io_backend_packet_2_bits.needs_CSRs
                      : _GEN_72
                          ? io_backend_packet_1_bits.needs_CSRs
                          : _GEN_39
                              ? io_backend_packet_0_bits.needs_CSRs
                              : reservation_station[4'hF].decoded_instruction.needs_CSRs)),
          SUBTRACT:
            (~_GEN_219
             & (_GEN_186
                  ? io_backend_packet_3_bits.SUBTRACT
                  : _GEN_153
                      ? io_backend_packet_2_bits.SUBTRACT
                      : _GEN_72
                          ? io_backend_packet_1_bits.SUBTRACT
                          : _GEN_39
                              ? io_backend_packet_0_bits.SUBTRACT
                              : reservation_station[4'hF].decoded_instruction.SUBTRACT)),
          MULTIPLY:
            (~_GEN_219
             & (_GEN_186
                  ? io_backend_packet_3_bits.MULTIPLY
                  : _GEN_153
                      ? io_backend_packet_2_bits.MULTIPLY
                      : _GEN_72
                          ? io_backend_packet_1_bits.MULTIPLY
                          : _GEN_39
                              ? io_backend_packet_0_bits.MULTIPLY
                              : reservation_station[4'hF].decoded_instruction.MULTIPLY)),
          IS_IMM:
            (~_GEN_219
             & (_GEN_186
                  ? io_backend_packet_3_bits.IS_IMM
                  : _GEN_153
                      ? io_backend_packet_2_bits.IS_IMM
                      : _GEN_72
                          ? io_backend_packet_1_bits.IS_IMM
                          : _GEN_39
                              ? io_backend_packet_0_bits.IS_IMM
                              : reservation_station[4'hF].decoded_instruction.IS_IMM)),
          memory_type:
            (_GEN_219
               ? 2'h0
               : _GEN_186
                   ? io_backend_packet_3_bits.memory_type
                   : _GEN_153
                       ? io_backend_packet_2_bits.memory_type
                       : _GEN_72
                           ? io_backend_packet_1_bits.memory_type
                           : _GEN_39
                               ? io_backend_packet_0_bits.memory_type
                               : reservation_station[4'hF].decoded_instruction.memory_type),
          access_width:
            (_GEN_219
               ? 2'h0
               : _GEN_186
                   ? io_backend_packet_3_bits.access_width
                   : _GEN_153
                       ? io_backend_packet_2_bits.access_width
                       : _GEN_72
                           ? io_backend_packet_1_bits.access_width
                           : _GEN_39
                               ? io_backend_packet_0_bits.access_width
                               : reservation_station[4'hF].decoded_instruction.access_width)};
      reservation_station[4'hF] <=
        '{decoded_instruction: _GEN_251,
          fetch_PC:
            (_GEN_219
               ? 32'h0
               : (written_vec[2'h3] ? _GEN_202 | _GEN_120 : _GEN_153 | _GEN_120)
                   ? io_fetch_PC
                   : reservation_station[4'hF].fetch_PC),
          valid:
            (~_GEN_219 & (written_vec[2'h3] ? _GEN_202 | _GEN_88 : _GEN_153 | _GEN_88))};
      if (_GEN_203) begin
        front_pointer <= 5'h0;
        back_pointer <= 5'h0;
      end
      else begin
        front_pointer <= front_pointer + {4'h0, good_to_go};
        back_pointer <=
          back_pointer + {2'h0, {1'h0, _GEN_7 + _GEN_40} + {1'h0, _GEN_121 + _GEN_154}};
      end
    end
  end // always @(posedge)
  assign io_backend_packet_0_ready = |_availalbe_RS_entries_4to2;
  assign io_backend_packet_1_ready = |_availalbe_RS_entries_4to2;
  assign io_backend_packet_2_ready = |_availalbe_RS_entries_4to2;
  assign io_backend_packet_3_ready = |_availalbe_RS_entries_4to2;
  assign io_RF_inputs_0_bits = _io_RF_inputs_0_bits_WIRE;
  assign io_RF_inputs_1_bits = _io_RF_inputs_0_bits_WIRE;
  assign io_RF_inputs_2_bits = _io_RF_inputs_0_bits_WIRE;
  assign io_RF_inputs_3_valid = good_to_go;
  assign io_RF_inputs_3_bits = reservation_station[front_index].decoded_instruction;
endmodule

