ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"LedControl.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.DMA1_Channel6_IRQHandler,"ax",%progbits
  18              		.align	1
  19              		.global	DMA1_Channel6_IRQHandler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	DMA1_Channel6_IRQHandler:
  27              	.LFB126:
  28              		.file 1 "Core/Src/LedControl.c"
   1:Core/Src/LedControl.c **** #include "LedControl.h"
   2:Core/Src/LedControl.c **** 
   3:Core/Src/LedControl.c **** const uint8_t dim_curve[256] = {
   4:Core/Src/LedControl.c ****   0, 1, 1, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3,
   5:Core/Src/LedControl.c ****   3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4,
   6:Core/Src/LedControl.c ****   4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 6, 6, 6,
   7:Core/Src/LedControl.c ****   6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 7, 7, 8, 8, 8, 8,
   8:Core/Src/LedControl.c ****   8, 8, 9, 9, 9, 9, 9, 9, 10, 10, 10, 10, 10, 11, 11, 11,
   9:Core/Src/LedControl.c ****   11, 11, 12, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 15,
  10:Core/Src/LedControl.c ****   15, 15, 16, 16, 16, 16, 17, 17, 17, 18, 18, 18, 19, 19, 19, 20,
  11:Core/Src/LedControl.c ****   20, 20, 21, 21, 22, 22, 22, 23, 23, 24, 24, 25, 25, 25, 26, 26,
  12:Core/Src/LedControl.c ****   27, 27, 28, 28, 29, 29, 30, 30, 31, 32, 32, 33, 33, 34, 35, 35,
  13:Core/Src/LedControl.c ****   36, 36, 37, 38, 38, 39, 40, 40, 41, 42, 43, 43, 44, 45, 46, 47,
  14:Core/Src/LedControl.c ****   48, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62,
  15:Core/Src/LedControl.c ****   63, 64, 65, 66, 68, 69, 70, 71, 73, 74, 75, 76, 78, 79, 81, 82,
  16:Core/Src/LedControl.c ****   83, 85, 86, 88, 90, 91, 93, 94, 96, 98, 99, 101, 103, 105, 107, 109,
  17:Core/Src/LedControl.c ****   110, 112, 114, 116, 118, 121, 123, 125, 127, 129, 132, 134, 136, 139, 141, 144,
  18:Core/Src/LedControl.c ****   146, 149, 151, 154, 157, 159, 162, 165, 168, 171, 174, 177, 180, 183, 186, 190,
  19:Core/Src/LedControl.c ****   193, 196, 200, 203, 207, 211, 214, 218, 222, 226, 230, 234, 238, 242, 248, 255,
  20:Core/Src/LedControl.c **** };
  21:Core/Src/LedControl.c **** 
  22:Core/Src/LedControl.c **** uint16_t ledsBuff[LEDS_COUNT*24+2];
  23:Core/Src/LedControl.c **** uint8_t idleFlag=0;
  24:Core/Src/LedControl.c **** 
  25:Core/Src/LedControl.c **** void DMA1_Channel6_IRQHandler(void)
  26:Core/Src/LedControl.c **** {
  29              		.loc 1 26 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 2


  33              		@ link register save eliminated.
  27:Core/Src/LedControl.c **** 	DMA1_Channel6->CCR&=~(DMA_CCR_EN);//–í—ã–∫–ª—é—á–∏—Ç—å –î–ú–ê
  34              		.loc 1 27 2 view .LVU1
  35              		.loc 1 27 20 is_stmt 0 view .LVU2
  36 0000 0D4A     		ldr	r2, .L2
  37 0002 1368     		ldr	r3, [r2]
  38 0004 23F00103 		bic	r3, r3, #1
  39 0008 1360     		str	r3, [r2]
  28:Core/Src/LedControl.c **** 	DMA1->IFCR=(DMA_IFCR_CGIF6 | DMA_IFCR_CTCIF6 | DMA_IFCR_CHTIF6 | DMA_IFCR_CTEIF6);
  40              		.loc 1 28 2 is_stmt 1 view .LVU3
  41              		.loc 1 28 12 is_stmt 0 view .LVU4
  42 000a 0C4B     		ldr	r3, .L2+4
  43 000c 4FF47002 		mov	r2, #15728640
  44 0010 5A60     		str	r2, [r3, #4]
  29:Core/Src/LedControl.c **** 	TIM3->CR1 &= ~(TIM_CR1_CEN); //–æ—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º —Ç–∞–π–º–µ—Ä
  45              		.loc 1 29 2 is_stmt 1 view .LVU5
  46              		.loc 1 29 12 is_stmt 0 view .LVU6
  47 0012 A3F5FE33 		sub	r3, r3, #130048
  48 0016 1A68     		ldr	r2, [r3]
  49 0018 22F00102 		bic	r2, r2, #1
  50 001c 1A60     		str	r2, [r3]
  30:Core/Src/LedControl.c **** 	TIM3->CCR1=0;//–°–±—Ä–∞—Å—ã–≤–∞–µ–º —Ä–µ–≥–∏—Å—Ç—Ä —Å—Ä–∞–≤–Ω–µ–Ω–∏—è
  51              		.loc 1 30 2 is_stmt 1 view .LVU7
  52              		.loc 1 30 12 is_stmt 0 view .LVU8
  53 001e 0022     		movs	r2, #0
  54 0020 5A63     		str	r2, [r3, #52]
  31:Core/Src/LedControl.c **** 	TIM16->DIER |= TIM_DIER_UIE; //–ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –ø–æ –æ–±–Ω–æ–≤–ª–µ–Ω–∏—é
  55              		.loc 1 31 2 is_stmt 1 view .LVU9
  56              		.loc 1 31 14 is_stmt 0 view .LVU10
  57 0022 03F5A033 		add	r3, r3, #81920
  58 0026 DA68     		ldr	r2, [r3, #12]
  59 0028 42F00102 		orr	r2, r2, #1
  60 002c DA60     		str	r2, [r3, #12]
  32:Core/Src/LedControl.c **** 	TIM16->CR1|=TIM_CR1_CEN;//–í–∫–ª—é—á–∏—Ç—å —Ç–∞–π–º–µ—Ä
  61              		.loc 1 32 2 is_stmt 1 view .LVU11
  62              		.loc 1 32 12 is_stmt 0 view .LVU12
  63 002e 1A68     		ldr	r2, [r3]
  64 0030 42F00102 		orr	r2, r2, #1
  65 0034 1A60     		str	r2, [r3]
  33:Core/Src/LedControl.c **** }
  66              		.loc 1 33 1 view .LVU13
  67 0036 7047     		bx	lr
  68              	.L3:
  69              		.align	2
  70              	.L2:
  71 0038 6C000240 		.word	1073873004
  72 003c 00000240 		.word	1073872896
  73              		.cfi_endproc
  74              	.LFE126:
  76              		.section	.text.TIM1_UP_TIM16_IRQHandler,"ax",%progbits
  77              		.align	1
  78              		.global	TIM1_UP_TIM16_IRQHandler
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  82              		.fpu fpv4-sp-d16
  84              	TIM1_UP_TIM16_IRQHandler:
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 3


  85              	.LFB127:
  34:Core/Src/LedControl.c **** 
  35:Core/Src/LedControl.c **** void TIM1_UP_TIM16_IRQHandler(void)
  36:Core/Src/LedControl.c **** {
  86              		.loc 1 36 1 is_stmt 1 view -0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              		@ link register save eliminated.
  37:Core/Src/LedControl.c **** 	if((TIM16->SR &TIM_SR_UIF)!=0)
  91              		.loc 1 37 2 view .LVU15
  92              		.loc 1 37 11 is_stmt 0 view .LVU16
  93 0000 0A4B     		ldr	r3, .L6
  94 0002 1B69     		ldr	r3, [r3, #16]
  95              		.loc 1 37 4 view .LVU17
  96 0004 13F0010F 		tst	r3, #1
  97 0008 0FD0     		beq	.L4
  38:Core/Src/LedControl.c **** 	{
  39:Core/Src/LedControl.c **** 		TIM16->SR&=~TIM_SR_UIF;//–°–±—Ä–æ—Å —Ñ–ª–∞–≥–∞ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è
  98              		.loc 1 39 3 is_stmt 1 view .LVU18
  99              		.loc 1 39 12 is_stmt 0 view .LVU19
 100 000a 084B     		ldr	r3, .L6
 101 000c 1A69     		ldr	r2, [r3, #16]
 102 000e 22F00102 		bic	r2, r2, #1
 103 0012 1A61     		str	r2, [r3, #16]
  40:Core/Src/LedControl.c **** 		TIM16->CR1 &= ~(TIM_CR1_CEN); //–æ—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º —Ç–∞–π–º–µ—Ä
 104              		.loc 1 40 3 is_stmt 1 view .LVU20
 105              		.loc 1 40 14 is_stmt 0 view .LVU21
 106 0014 1A68     		ldr	r2, [r3]
 107 0016 22F00102 		bic	r2, r2, #1
 108 001a 1A60     		str	r2, [r3]
  41:Core/Src/LedControl.c **** 		TIM16->DIER &= ~(TIM_DIER_UIE); //–∑–∞–ø—Ä–µ—â–∞–µ–º –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ —Ç–∞–π–º–µ—Ä–∞
 109              		.loc 1 41 3 is_stmt 1 view .LVU22
 110              		.loc 1 41 15 is_stmt 0 view .LVU23
 111 001c DA68     		ldr	r2, [r3, #12]
 112 001e 22F00102 		bic	r2, r2, #1
 113 0022 DA60     		str	r2, [r3, #12]
  42:Core/Src/LedControl.c **** 		idleFlag=0;
 114              		.loc 1 42 3 is_stmt 1 view .LVU24
 115              		.loc 1 42 11 is_stmt 0 view .LVU25
 116 0024 024B     		ldr	r3, .L6+4
 117 0026 0022     		movs	r2, #0
 118 0028 1A70     		strb	r2, [r3]
 119              	.L4:
  43:Core/Src/LedControl.c **** 	}
  44:Core/Src/LedControl.c **** }
 120              		.loc 1 44 1 view .LVU26
 121 002a 7047     		bx	lr
 122              	.L7:
 123              		.align	2
 124              	.L6:
 125 002c 00440140 		.word	1073824768
 126 0030 00000000 		.word	.LANCHOR0
 127              		.cfi_endproc
 128              	.LFE127:
 130              		.section	.text.ledUpdate,"ax",%progbits
 131              		.align	1
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 4


 132              		.global	ledUpdate
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
 136              		.fpu fpv4-sp-d16
 138              	ledUpdate:
 139              	.LFB129:
  45:Core/Src/LedControl.c **** 
  46:Core/Src/LedControl.c **** void ledInit(void)
  47:Core/Src/LedControl.c **** {
  48:Core/Src/LedControl.c **** 	RCC->APB1ENR|=RCC_APB1ENR_TIM3EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ —Ç–∞–π–º–µ—Ä–∞ 3
  49:Core/Src/LedControl.c **** 	RCC->AHBENR|=RCC_AHBENR_GPIOAEN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –ø–æ—Ä—Ç–∞ A
  50:Core/Src/LedControl.c **** 	RCC->AHBENR|=RCC_AHBENR_DMA1EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ DMA1
  51:Core/Src/LedControl.c **** 	RCC->APB2ENR|=RCC_APB2ENR_TIM16EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ —Ç–∞–π–º–µ—Ä–∞ 10
  52:Core/Src/LedControl.c **** 	//GPIO setting
  53:Core/Src/LedControl.c **** 	GPIOA->MODER|=GPIO_MODER_MODER6_1;//PA6–≤ —Ä–µ–∂–∏–º –∞–ª—å—Ç–µ—Ä–Ω–∞—Ç–∏–≤–Ω–æ–π —Ñ—É–Ω–∫—Ü–∏–∏
  54:Core/Src/LedControl.c **** 	GPIOA->OSPEEDR|=GPIO_OSPEEDER_OSPEEDR6;//–í—ã—Å–æ–∫–∞—è —Å–∫–æ—Ä–æ—Å—Ç—å –ø–æ—Ä—Ç–∞ PA6
  55:Core/Src/LedControl.c **** 	GPIOA->AFR[0]|=2<<GPIO_AFRL_AFRL6_Pos;//–ê–ª—å—Ç–µ—Ä–Ω–∞—Ç–∏–≤–Ω–∞—è —Ñ—É–Ω–∫—Ü–∏—è AF2 –Ω–∞ PA6
  56:Core/Src/LedControl.c **** 	//Timer setting
  57:Core/Src/LedControl.c **** 	TIM3->ARR=TIMER_ARR;//–†–µ–≥–∏—Å—Ç—Ä –∞–≤—Ç–æ–ø–µ—Ä–µ–∑–∞–≥—Ä—É–∑–∫–∏
  58:Core/Src/LedControl.c **** 	TIM3->PSC=0;//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –¥–µ–ª–∏—Ç–µ–ª—è
  59:Core/Src/LedControl.c **** 	TIM3->CR1&=~TIM_CR1_DIR;//–°—á–µ—Ç –≤–≤–µ—Ä—Ö
  60:Core/Src/LedControl.c **** 	TIM3->CR1 &= ~TIM_CR1_CMS;//–†–µ–∂–∏–º –±—ã—Å—Ç—Ä–æ–≥–æ –®–ò–ú
  61:Core/Src/LedControl.c **** 	TIM3->CCMR1|=TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 ;//CH1 - –ø—Ä—è–º–æ–π –®–ò–ú.
  62:Core/Src/LedControl.c **** 	TIM3->CCER|=TIM_CCER_CC1E;//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –∫–∞–Ω–∞–ªa 1 –Ω–∞ –≤—ã—Ö–æ–¥. –ê–∫—Ç–∏–≤–Ω—ã–π —É—
  63:Core/Src/LedControl.c ****   TIM3->DIER |= TIM_DIER_CC1DE; //–†–∞–∑—Ä–µ—à–∏—Ç—å –∑–∞–ø—Ä–æ—Å DMA
  64:Core/Src/LedControl.c **** 	TIM3->CR2|=TIM_CR2_CCDS;
  65:Core/Src/LedControl.c **** 	//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ —Ç–∞–π–º–µ—Ä–∞ 10
  66:Core/Src/LedControl.c **** 	TIM16->PSC=72-1;
  67:Core/Src/LedControl.c **** 	TIM16->ARR=WAIT_TIME_US;
  68:Core/Src/LedControl.c **** 	TIM16->CR1|=TIM_CR1_OPM;
  69:Core/Src/LedControl.c **** 	TIM16->DIER|=TIM_DIER_UIE;
  70:Core/Src/LedControl.c **** 	//DMA settings
  71:Core/Src/LedControl.c ****   DMA1_Channel6->CCR|= DMA_CCR_PL//–í—ã—Å–æ–∫–∏–π –ø—Ä–∏–æ—Ä–µ—Ç–µ—Ç 
  72:Core/Src/LedControl.c ****   | DMA_CCR_MINC//–ò–Ω–∫—Ä–µ–º–µ–Ω—Ç –ø–∞–º—è—Ç–∏
  73:Core/Src/LedControl.c **** 	| DMA_CCR_PSIZE_0//–†–∞–∑–º–µ—Ä –ø–µ—Ä–∏—Ñ–µ—Ä–∏–∏ 16–±–∏—Ç
  74:Core/Src/LedControl.c ****   | DMA_CCR_MSIZE_0//–†–∞–∑–º–µ—Ä –ø–∞–º—è—Ç–∏ 16–±–∏—Ç
  75:Core/Src/LedControl.c **** 	| DMA_CCR_TCIE//–†–∞–∑—Ä–µ—à–∏—Ç—å –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –ø–æ –∑–∞–≤–µ—Ä—à–µ–Ω–∏—é –ø–µ—Ä–µ–¥–∞—á–∏
  76:Core/Src/LedControl.c **** 	| DMA_CCR_DIR//–ò–∑ –ø–∞–º—è—Ç–∏ –≤ –ø–µ—Ä–µ—Ñ–µ—Ä–∏—é
  77:Core/Src/LedControl.c ****   ;
  78:Core/Src/LedControl.c **** 
  79:Core/Src/LedControl.c **** 	// DMA1_Stream4->CR|=5<<DMA_SxCR_CHSEL_Pos//–í—ã–±–æ—Ä 5–≥–æ –∫–∞–Ω–∞–ª–∞ –î–ú–ê 
  80:Core/Src/LedControl.c **** 	// | DMA_SxCR_PL//–í—ã—Å–æ–∫–∏–π –ø—Ä–∏–æ—Ä–µ—Ç–µ—Ç 
  81:Core/Src/LedControl.c **** 	// | DMA_SxCR_MINC//–ò–Ω–∫—Ä–µ–º–µ–Ω—Ç –ø–∞–º—è—Ç–∏
  82:Core/Src/LedControl.c **** 	// | DMA_SxCR_PSIZE_0//–†–∞–∑–º–µ—Ä –ø–µ—Ä–∏—Ñ–µ—Ä–∏–∏ 16–±–∏—Ç
  83:Core/Src/LedControl.c **** 	// | DMA_SxCR_TCIE//–†–∞–∑—Ä–µ—à–∏—Ç—å –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –ø–æ –∑–∞–≤–µ—Ä—à–µ–Ω–∏—é –ø–µ—Ä–µ–¥–∞
  84:Core/Src/LedControl.c **** 	// | DMA_SxCR_DIR_0;//–ò–∑ –ø–∞–º—è—Ç–∏ –≤ –ø–µ—Ä–µ—Ñ–µ—Ä–∏—é
  85:Core/Src/LedControl.c **** 	DMA1_Channel6->CCR&=~(DMA_CCR_EN);//–í—ã–∫–ª—é—á–∏—Ç—å –î–ú–ê
  86:Core/Src/LedControl.c **** 	DMA1_Channel6->CPAR=(uint32_t)(&TIM3->CCR1);//–ê–¥—Ä–µ—Å —Ä–µ–≥–∏—Å—Ç—Ä–∞ —Å—Ä–∞–≤–Ω–µ–Ω–∏—è TIM3
  87:Core/Src/LedControl.c **** 	DMA1_Channel6->CMAR=(uint32_t)&ledsBuff;//–ê–¥—Ä–µ—Å –±—É—Ñ–µ—Ä–∞
  88:Core/Src/LedControl.c **** 	// //–†–∞–∑—Ä–µ—à–∞–µ–º –æ–±—Ä–∞–±–æ—Ç–∫—É –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π
  89:Core/Src/LedControl.c ****   NVIC_EnableIRQ(DMA1_Channel6_IRQn); 
  90:Core/Src/LedControl.c **** 	NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  91:Core/Src/LedControl.c **** 	__enable_irq();
  92:Core/Src/LedControl.c **** 	buffClear();
  93:Core/Src/LedControl.c **** }
  94:Core/Src/LedControl.c **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 5


  95:Core/Src/LedControl.c **** uint8_t ledUpdate(void)
  96:Core/Src/LedControl.c **** {
 140              		.loc 1 96 1 is_stmt 1 view -0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144              		@ link register save eliminated.
  97:Core/Src/LedControl.c **** 	if(!idleFlag)
 145              		.loc 1 97 2 view .LVU28
 146              		.loc 1 97 5 is_stmt 0 view .LVU29
 147 0000 0C4B     		ldr	r3, .L12
 148 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 149              		.loc 1 97 4 view .LVU30
 150 0004 0BB1     		cbz	r3, .L11
  98:Core/Src/LedControl.c **** 	{
  99:Core/Src/LedControl.c **** 		DMA1_Channel6->CCR&=~(DMA_CCR_EN);//–í—ã–∫–ª—é—á–∏—Ç—å –î–ú–ê
 100:Core/Src/LedControl.c **** 		DMA1_Channel6->CNDTR =sizeof(ledsBuff)/2;//–ö–æ–ª-–≤–æ –¥–∞–Ω–Ω—ã—Ö –¥–ª—è –ø–µ—Ä–µ–¥–∞—á–∏
 101:Core/Src/LedControl.c **** 		DMA1_Channel6->CCR|=DMA_CCR_EN;//–í–∫–ª—é—á–∏—Ç—å –î–ú–ê
 102:Core/Src/LedControl.c **** 		TIM3->CR1|=TIM_CR1_CEN;//–í–∫–ª—é—á–∏—Ç—å —Ç–∞–π–º–µ—Ä
 103:Core/Src/LedControl.c **** 		idleFlag=1;
 104:Core/Src/LedControl.c **** 		return 1;
 105:Core/Src/LedControl.c **** 	}
 106:Core/Src/LedControl.c **** 	return 0;
 151              		.loc 1 106 9 view .LVU31
 152 0006 0020     		movs	r0, #0
 107:Core/Src/LedControl.c **** }
 153              		.loc 1 107 1 view .LVU32
 154 0008 7047     		bx	lr
 155              	.L11:
  99:Core/Src/LedControl.c **** 		DMA1_Channel6->CNDTR =sizeof(ledsBuff)/2;//–ö–æ–ª-–≤–æ –¥–∞–Ω–Ω—ã—Ö –¥–ª—è –ø–µ—Ä–µ–¥–∞—á–∏
 156              		.loc 1 99 3 is_stmt 1 view .LVU33
  99:Core/Src/LedControl.c **** 		DMA1_Channel6->CNDTR =sizeof(ledsBuff)/2;//–ö–æ–ª-–≤–æ –¥–∞–Ω–Ω—ã—Ö –¥–ª—è –ø–µ—Ä–µ–¥–∞—á–∏
 157              		.loc 1 99 21 is_stmt 0 view .LVU34
 158 000a 0B4B     		ldr	r3, .L12+4
 159 000c 1A68     		ldr	r2, [r3]
 160 000e 22F00102 		bic	r2, r2, #1
 161 0012 1A60     		str	r2, [r3]
 100:Core/Src/LedControl.c **** 		DMA1_Channel6->CCR|=DMA_CCR_EN;//–í–∫–ª—é—á–∏—Ç—å –î–ú–ê
 162              		.loc 1 100 3 is_stmt 1 view .LVU35
 100:Core/Src/LedControl.c **** 		DMA1_Channel6->CCR|=DMA_CCR_EN;//–í–∫–ª—é—á–∏—Ç—å –î–ú–ê
 163              		.loc 1 100 24 is_stmt 0 view .LVU36
 164 0014 41F25A12 		movw	r2, #4442
 165 0018 5A60     		str	r2, [r3, #4]
 101:Core/Src/LedControl.c **** 		TIM3->CR1|=TIM_CR1_CEN;//–í–∫–ª—é—á–∏—Ç—å —Ç–∞–π–º–µ—Ä
 166              		.loc 1 101 3 is_stmt 1 view .LVU37
 101:Core/Src/LedControl.c **** 		TIM3->CR1|=TIM_CR1_CEN;//–í–∫–ª—é—á–∏—Ç—å —Ç–∞–π–º–µ—Ä
 167              		.loc 1 101 21 is_stmt 0 view .LVU38
 168 001a 1A68     		ldr	r2, [r3]
 169 001c 42F00102 		orr	r2, r2, #1
 170 0020 1A60     		str	r2, [r3]
 102:Core/Src/LedControl.c **** 		idleFlag=1;
 171              		.loc 1 102 3 is_stmt 1 view .LVU39
 102:Core/Src/LedControl.c **** 		idleFlag=1;
 172              		.loc 1 102 12 is_stmt 0 view .LVU40
 173 0022 064A     		ldr	r2, .L12+8
 174 0024 1368     		ldr	r3, [r2]
 175 0026 43F00103 		orr	r3, r3, #1
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 6


 176 002a 1360     		str	r3, [r2]
 103:Core/Src/LedControl.c **** 		return 1;
 177              		.loc 1 103 3 is_stmt 1 view .LVU41
 103:Core/Src/LedControl.c **** 		return 1;
 178              		.loc 1 103 11 is_stmt 0 view .LVU42
 179 002c 0120     		movs	r0, #1
 180 002e 014B     		ldr	r3, .L12
 181 0030 1870     		strb	r0, [r3]
 104:Core/Src/LedControl.c **** 	}
 182              		.loc 1 104 3 is_stmt 1 view .LVU43
 104:Core/Src/LedControl.c **** 	}
 183              		.loc 1 104 10 is_stmt 0 view .LVU44
 184 0032 7047     		bx	lr
 185              	.L13:
 186              		.align	2
 187              	.L12:
 188 0034 00000000 		.word	.LANCHOR0
 189 0038 6C000240 		.word	1073873004
 190 003c 00040040 		.word	1073742848
 191              		.cfi_endproc
 192              	.LFE129:
 194              		.section	.text.getIdleFlag,"ax",%progbits
 195              		.align	1
 196              		.global	getIdleFlag
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 200              		.fpu fpv4-sp-d16
 202              	getIdleFlag:
 203              	.LFB130:
 108:Core/Src/LedControl.c **** 
 109:Core/Src/LedControl.c **** uint8_t getIdleFlag(void)
 110:Core/Src/LedControl.c **** {
 204              		.loc 1 110 1 is_stmt 1 view -0
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208              		@ link register save eliminated.
 111:Core/Src/LedControl.c **** 	return idleFlag;
 209              		.loc 1 111 2 view .LVU46
 112:Core/Src/LedControl.c **** }
 210              		.loc 1 112 1 is_stmt 0 view .LVU47
 211 0000 014B     		ldr	r3, .L15
 212 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 213 0004 7047     		bx	lr
 214              	.L16:
 215 0006 00BF     		.align	2
 216              	.L15:
 217 0008 00000000 		.word	.LANCHOR0
 218              		.cfi_endproc
 219              	.LFE130:
 221              		.section	.text.ledSetRGB,"ax",%progbits
 222              		.align	1
 223              		.global	ledSetRGB
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 7


 227              		.fpu fpv4-sp-d16
 229              	ledSetRGB:
 230              	.LVL0:
 231              	.LFB131:
 113:Core/Src/LedControl.c **** 
 114:Core/Src/LedControl.c **** uint8_t ledSetRGB(uint16_t led,uint8_t r,uint8_t g, uint8_t b)
 115:Core/Src/LedControl.c **** {
 232              		.loc 1 115 1 is_stmt 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236              		@ link register save eliminated.
 116:Core/Src/LedControl.c **** 	uint8_t i;
 237              		.loc 1 116 2 view .LVU49
 117:Core/Src/LedControl.c **** 	if(led>LEDS_COUNT-1 || idleFlag==1) return 0;
 238              		.loc 1 117 2 view .LVU50
 239              		.loc 1 117 4 is_stmt 0 view .LVU51
 240 0000 B828     		cmp	r0, #184
 241 0002 6BD8     		bhi	.L31
 115:Core/Src/LedControl.c **** 	uint8_t i;
 242              		.loc 1 115 1 discriminator 2 view .LVU52
 243 0004 F0B4     		push	{r4, r5, r6, r7}
 244              	.LCFI0:
 245              		.cfi_def_cfa_offset 16
 246              		.cfi_offset 4, -16
 247              		.cfi_offset 5, -12
 248              		.cfi_offset 6, -8
 249              		.cfi_offset 7, -4
 250              		.loc 1 117 33 discriminator 2 view .LVU53
 251 0006 374C     		ldr	r4, .L40
 252 0008 2478     		ldrb	r4, [r4]	@ zero_extendqisi2
 253              		.loc 1 117 22 discriminator 2 view .LVU54
 254 000a 012C     		cmp	r4, #1
 255 000c 68D0     		beq	.L32
 118:Core/Src/LedControl.c **** 	//–ó–µ–ª—ë–Ω—ã–π —Ü–≤–µ—Ç
 119:Core/Src/LedControl.c ****   for(i=0; i<8; i++)
 256              		.loc 1 119 8 view .LVU55
 257 000e 0024     		movs	r4, #0
 258 0010 0BE0     		b	.L19
 259              	.LVL1:
 260              	.L20:
 120:Core/Src/LedControl.c ****   {
 121:Core/Src/LedControl.c ****     if(g & (1<<i))
 122:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i)] = PWM_HIGH;
 123:Core/Src/LedControl.c ****     else
 124:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i)] = PWM_LOW;
 261              		.loc 1 124 7 is_stmt 1 view .LVU56
 262              		.loc 1 124 19 is_stmt 0 view .LVU57
 263 0012 00EB4005 		add	r5, r0, r0, lsl #1
 264              		.loc 1 124 27 view .LVU58
 265 0016 C4F10706 		rsb	r6, r4, #7
 266              		.loc 1 124 23 view .LVU59
 267 001a 06EBC505 		add	r5, r6, r5, lsl #3
 268              		.loc 1 124 32 view .LVU60
 269 001e 324E     		ldr	r6, .L40+4
 270 0020 1927     		movs	r7, #25
 271 0022 26F81570 		strh	r7, [r6, r5, lsl #1]	@ movhi
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 8


 272              	.L21:
 119:Core/Src/LedControl.c ****   {
 273              		.loc 1 119 17 is_stmt 1 discriminator 2 view .LVU61
 119:Core/Src/LedControl.c ****   {
 274              		.loc 1 119 18 is_stmt 0 discriminator 2 view .LVU62
 275 0026 0134     		adds	r4, r4, #1
 276              	.LVL2:
 119:Core/Src/LedControl.c ****   {
 277              		.loc 1 119 18 discriminator 2 view .LVU63
 278 0028 E4B2     		uxtb	r4, r4
 279              	.LVL3:
 280              	.L19:
 119:Core/Src/LedControl.c ****   {
 281              		.loc 1 119 12 is_stmt 1 discriminator 1 view .LVU64
 119:Core/Src/LedControl.c ****   {
 282              		.loc 1 119 3 is_stmt 0 discriminator 1 view .LVU65
 283 002a 072C     		cmp	r4, #7
 284 002c 0FD8     		bhi	.L37
 121:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i)] = PWM_HIGH;
 285              		.loc 1 121 5 is_stmt 1 view .LVU66
 121:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i)] = PWM_HIGH;
 286              		.loc 1 121 8 is_stmt 0 view .LVU67
 287 002e 42FA04F5 		asr	r5, r2, r4
 121:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i)] = PWM_HIGH;
 288              		.loc 1 121 7 view .LVU68
 289 0032 15F0010F 		tst	r5, #1
 290 0036 ECD0     		beq	.L20
 122:Core/Src/LedControl.c ****     else
 291              		.loc 1 122 7 is_stmt 1 view .LVU69
 122:Core/Src/LedControl.c ****     else
 292              		.loc 1 122 19 is_stmt 0 view .LVU70
 293 0038 00EB4005 		add	r5, r0, r0, lsl #1
 122:Core/Src/LedControl.c ****     else
 294              		.loc 1 122 27 view .LVU71
 295 003c C4F10706 		rsb	r6, r4, #7
 122:Core/Src/LedControl.c ****     else
 296              		.loc 1 122 23 view .LVU72
 297 0040 06EBC505 		add	r5, r6, r5, lsl #3
 122:Core/Src/LedControl.c ****     else
 298              		.loc 1 122 32 view .LVU73
 299 0044 284E     		ldr	r6, .L40+4
 300 0046 4027     		movs	r7, #64
 301 0048 26F81570 		strh	r7, [r6, r5, lsl #1]	@ movhi
 302 004c EBE7     		b	.L21
 303              	.L37:
 125:Core/Src/LedControl.c ****   }
 126:Core/Src/LedControl.c **** 	//–ö—Ä–∞—Å–Ω—ã–π —Ü–≤–µ—Ç
 127:Core/Src/LedControl.c ****   for(i=0; i<8; i++)
 304              		.loc 1 127 8 view .LVU74
 305 004e 0025     		movs	r5, #0
 306 0050 0CE0     		b	.L23
 307              	.LVL4:
 308              	.L24:
 128:Core/Src/LedControl.c ****   {
 129:Core/Src/LedControl.c ****     if(r & (1<<i))
 130:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 8] = PWM_HIGH;
 131:Core/Src/LedControl.c ****     else
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 9


 132:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 8] = PWM_LOW;
 309              		.loc 1 132 7 is_stmt 1 view .LVU75
 310              		.loc 1 132 19 is_stmt 0 view .LVU76
 311 0052 00EB4002 		add	r2, r0, r0, lsl #1
 312              		.loc 1 132 27 view .LVU77
 313 0056 C5F10704 		rsb	r4, r5, #7
 314              		.loc 1 132 23 view .LVU78
 315 005a 04EBC202 		add	r2, r4, r2, lsl #3
 316              		.loc 1 132 31 view .LVU79
 317 005e 0832     		adds	r2, r2, #8
 318              		.loc 1 132 36 view .LVU80
 319 0060 214C     		ldr	r4, .L40+4
 320 0062 1926     		movs	r6, #25
 321 0064 24F81260 		strh	r6, [r4, r2, lsl #1]	@ movhi
 322              	.L25:
 127:Core/Src/LedControl.c ****   {
 323              		.loc 1 127 17 is_stmt 1 discriminator 2 view .LVU81
 127:Core/Src/LedControl.c ****   {
 324              		.loc 1 127 18 is_stmt 0 discriminator 2 view .LVU82
 325 0068 0135     		adds	r5, r5, #1
 326              	.LVL5:
 127:Core/Src/LedControl.c ****   {
 327              		.loc 1 127 18 discriminator 2 view .LVU83
 328 006a EDB2     		uxtb	r5, r5
 329              	.LVL6:
 330              	.L23:
 127:Core/Src/LedControl.c ****   {
 331              		.loc 1 127 12 is_stmt 1 discriminator 1 view .LVU84
 127:Core/Src/LedControl.c ****   {
 332              		.loc 1 127 3 is_stmt 0 discriminator 1 view .LVU85
 333 006c 072D     		cmp	r5, #7
 334 006e 10D8     		bhi	.L38
 129:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 8] = PWM_HIGH;
 335              		.loc 1 129 5 is_stmt 1 view .LVU86
 129:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 8] = PWM_HIGH;
 336              		.loc 1 129 8 is_stmt 0 view .LVU87
 337 0070 41FA05F2 		asr	r2, r1, r5
 129:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 8] = PWM_HIGH;
 338              		.loc 1 129 7 view .LVU88
 339 0074 12F0010F 		tst	r2, #1
 340 0078 EBD0     		beq	.L24
 130:Core/Src/LedControl.c ****     else
 341              		.loc 1 130 7 is_stmt 1 view .LVU89
 130:Core/Src/LedControl.c ****     else
 342              		.loc 1 130 19 is_stmt 0 view .LVU90
 343 007a 00EB4002 		add	r2, r0, r0, lsl #1
 130:Core/Src/LedControl.c ****     else
 344              		.loc 1 130 27 view .LVU91
 345 007e C5F10704 		rsb	r4, r5, #7
 130:Core/Src/LedControl.c ****     else
 346              		.loc 1 130 23 view .LVU92
 347 0082 04EBC202 		add	r2, r4, r2, lsl #3
 130:Core/Src/LedControl.c ****     else
 348              		.loc 1 130 31 view .LVU93
 349 0086 0832     		adds	r2, r2, #8
 130:Core/Src/LedControl.c ****     else
 350              		.loc 1 130 36 view .LVU94
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 10


 351 0088 174C     		ldr	r4, .L40+4
 352 008a 4026     		movs	r6, #64
 353 008c 24F81260 		strh	r6, [r4, r2, lsl #1]	@ movhi
 354 0090 EAE7     		b	.L25
 355              	.L38:
 133:Core/Src/LedControl.c ****   }
 134:Core/Src/LedControl.c **** 	//–°–∏–Ω–∏–π —Ü–≤–µ—Ç
 135:Core/Src/LedControl.c ****   for(i=0; i<8; i++)
 356              		.loc 1 135 8 view .LVU95
 357 0092 0022     		movs	r2, #0
 358 0094 0CE0     		b	.L27
 359              	.LVL7:
 360              	.L28:
 136:Core/Src/LedControl.c ****   {
 137:Core/Src/LedControl.c ****     if(b & (1<<i))
 138:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 16] = PWM_HIGH;
 139:Core/Src/LedControl.c ****     else
 140:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 16] = PWM_LOW;
 361              		.loc 1 140 7 is_stmt 1 view .LVU96
 362              		.loc 1 140 19 is_stmt 0 view .LVU97
 363 0096 00EB4001 		add	r1, r0, r0, lsl #1
 364              		.loc 1 140 27 view .LVU98
 365 009a C2F10704 		rsb	r4, r2, #7
 366              		.loc 1 140 23 view .LVU99
 367 009e 04EBC101 		add	r1, r4, r1, lsl #3
 368              		.loc 1 140 31 view .LVU100
 369 00a2 1031     		adds	r1, r1, #16
 370              		.loc 1 140 37 view .LVU101
 371 00a4 104C     		ldr	r4, .L40+4
 372 00a6 1925     		movs	r5, #25
 373 00a8 24F81150 		strh	r5, [r4, r1, lsl #1]	@ movhi
 374              	.L29:
 135:Core/Src/LedControl.c ****   {
 375              		.loc 1 135 17 is_stmt 1 discriminator 2 view .LVU102
 135:Core/Src/LedControl.c ****   {
 376              		.loc 1 135 18 is_stmt 0 discriminator 2 view .LVU103
 377 00ac 0132     		adds	r2, r2, #1
 378              	.LVL8:
 135:Core/Src/LedControl.c ****   {
 379              		.loc 1 135 18 discriminator 2 view .LVU104
 380 00ae D2B2     		uxtb	r2, r2
 381              	.LVL9:
 382              	.L27:
 135:Core/Src/LedControl.c ****   {
 383              		.loc 1 135 12 is_stmt 1 discriminator 1 view .LVU105
 135:Core/Src/LedControl.c ****   {
 384              		.loc 1 135 3 is_stmt 0 discriminator 1 view .LVU106
 385 00b0 072A     		cmp	r2, #7
 386 00b2 10D8     		bhi	.L39
 137:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 16] = PWM_HIGH;
 387              		.loc 1 137 5 is_stmt 1 view .LVU107
 137:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 16] = PWM_HIGH;
 388              		.loc 1 137 8 is_stmt 0 view .LVU108
 389 00b4 43FA02F1 		asr	r1, r3, r2
 137:Core/Src/LedControl.c ****       ledsBuff[led*24 + (7-i) + 16] = PWM_HIGH;
 390              		.loc 1 137 7 view .LVU109
 391 00b8 11F0010F 		tst	r1, #1
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 11


 392 00bc EBD0     		beq	.L28
 138:Core/Src/LedControl.c ****     else
 393              		.loc 1 138 7 is_stmt 1 view .LVU110
 138:Core/Src/LedControl.c ****     else
 394              		.loc 1 138 19 is_stmt 0 view .LVU111
 395 00be 00EB4001 		add	r1, r0, r0, lsl #1
 138:Core/Src/LedControl.c ****     else
 396              		.loc 1 138 27 view .LVU112
 397 00c2 C2F10704 		rsb	r4, r2, #7
 138:Core/Src/LedControl.c ****     else
 398              		.loc 1 138 23 view .LVU113
 399 00c6 04EBC101 		add	r1, r4, r1, lsl #3
 138:Core/Src/LedControl.c ****     else
 400              		.loc 1 138 31 view .LVU114
 401 00ca 1031     		adds	r1, r1, #16
 138:Core/Src/LedControl.c ****     else
 402              		.loc 1 138 37 view .LVU115
 403 00cc 064C     		ldr	r4, .L40+4
 404 00ce 4025     		movs	r5, #64
 405 00d0 24F81150 		strh	r5, [r4, r1, lsl #1]	@ movhi
 406 00d4 EAE7     		b	.L29
 407              	.L39:
 141:Core/Src/LedControl.c ****   }
 142:Core/Src/LedControl.c **** 	return 1;
 408              		.loc 1 142 9 view .LVU116
 409 00d6 0120     		movs	r0, #1
 410              	.LVL10:
 411              	.L18:
 143:Core/Src/LedControl.c **** }
 412              		.loc 1 143 1 view .LVU117
 413 00d8 F0BC     		pop	{r4, r5, r6, r7}
 414              	.LCFI1:
 415              		.cfi_restore 7
 416              		.cfi_restore 6
 417              		.cfi_restore 5
 418              		.cfi_restore 4
 419              		.cfi_def_cfa_offset 0
 420 00da 7047     		bx	lr
 421              	.LVL11:
 422              	.L31:
 117:Core/Src/LedControl.c **** 	//–ó–µ–ª—ë–Ω—ã–π —Ü–≤–µ—Ç
 423              		.loc 1 117 45 view .LVU118
 424 00dc 0020     		movs	r0, #0
 425              	.LVL12:
 426              		.loc 1 143 1 view .LVU119
 427 00de 7047     		bx	lr
 428              	.LVL13:
 429              	.L32:
 430              	.LCFI2:
 431              		.cfi_def_cfa_offset 16
 432              		.cfi_offset 4, -16
 433              		.cfi_offset 5, -12
 434              		.cfi_offset 6, -8
 435              		.cfi_offset 7, -4
 117:Core/Src/LedControl.c **** 	//–ó–µ–ª—ë–Ω—ã–π —Ü–≤–µ—Ç
 436              		.loc 1 117 45 view .LVU120
 437 00e0 0020     		movs	r0, #0
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 12


 438              	.LVL14:
 117:Core/Src/LedControl.c **** 	//–ó–µ–ª—ë–Ω—ã–π —Ü–≤–µ—Ç
 439              		.loc 1 117 45 view .LVU121
 440 00e2 F9E7     		b	.L18
 441              	.L41:
 442              		.align	2
 443              	.L40:
 444 00e4 00000000 		.word	.LANCHOR0
 445 00e8 00000000 		.word	ledsBuff
 446              		.cfi_endproc
 447              	.LFE131:
 449              		.section	.text.buffClear,"ax",%progbits
 450              		.align	1
 451              		.global	buffClear
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 455              		.fpu fpv4-sp-d16
 457              	buffClear:
 458              	.LFB132:
 144:Core/Src/LedControl.c **** 
 145:Core/Src/LedControl.c **** void buffClear(void)
 146:Core/Src/LedControl.c **** {
 459              		.loc 1 146 1 is_stmt 1 view -0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 0
 462              		@ frame_needed = 0, uses_anonymous_args = 0
 463              		@ link register save eliminated.
 147:Core/Src/LedControl.c **** 	uint16_t i;
 464              		.loc 1 147 2 view .LVU123
 148:Core/Src/LedControl.c **** 	for(i=0;i<LEDS_COUNT*24;i++)
 465              		.loc 1 148 2 view .LVU124
 466              	.LVL15:
 467              		.loc 1 148 7 is_stmt 0 view .LVU125
 468 0000 0023     		movs	r3, #0
 469              	.LVL16:
 470              	.L43:
 471              		.loc 1 148 10 is_stmt 1 discriminator 1 view .LVU126
 472              		.loc 1 148 2 is_stmt 0 discriminator 1 view .LVU127
 473 0002 41F25712 		movw	r2, #4439
 474 0006 9342     		cmp	r3, r2
 475 0008 06D8     		bhi	.L45
 149:Core/Src/LedControl.c **** 	{
 150:Core/Src/LedControl.c **** 		ledsBuff[i]=PWM_LOW;
 476              		.loc 1 150 3 is_stmt 1 discriminator 3 view .LVU128
 477              		.loc 1 150 14 is_stmt 0 discriminator 3 view .LVU129
 478 000a 044A     		ldr	r2, .L46
 479 000c 1921     		movs	r1, #25
 480 000e 22F81310 		strh	r1, [r2, r3, lsl #1]	@ movhi
 148:Core/Src/LedControl.c **** 	for(i=0;i<LEDS_COUNT*24;i++)
 481              		.loc 1 148 26 is_stmt 1 discriminator 3 view .LVU130
 148:Core/Src/LedControl.c **** 	for(i=0;i<LEDS_COUNT*24;i++)
 482              		.loc 1 148 27 is_stmt 0 discriminator 3 view .LVU131
 483 0012 0133     		adds	r3, r3, #1
 484              	.LVL17:
 148:Core/Src/LedControl.c **** 	for(i=0;i<LEDS_COUNT*24;i++)
 485              		.loc 1 148 27 discriminator 3 view .LVU132
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 13


 486 0014 9BB2     		uxth	r3, r3
 487              	.LVL18:
 148:Core/Src/LedControl.c **** 	for(i=0;i<LEDS_COUNT*24;i++)
 488              		.loc 1 148 27 discriminator 3 view .LVU133
 489 0016 F4E7     		b	.L43
 490              	.L45:
 151:Core/Src/LedControl.c **** 	}
 152:Core/Src/LedControl.c **** }
 491              		.loc 1 152 1 view .LVU134
 492 0018 7047     		bx	lr
 493              	.L47:
 494 001a 00BF     		.align	2
 495              	.L46:
 496 001c 00000000 		.word	ledsBuff
 497              		.cfi_endproc
 498              	.LFE132:
 500              		.section	.text.ledInit,"ax",%progbits
 501              		.align	1
 502              		.global	ledInit
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 506              		.fpu fpv4-sp-d16
 508              	ledInit:
 509              	.LFB128:
  47:Core/Src/LedControl.c **** 	RCC->APB1ENR|=RCC_APB1ENR_TIM3EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ —Ç–∞–π–º–µ—Ä–∞ 3
 510              		.loc 1 47 1 is_stmt 1 view -0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514 0000 08B5     		push	{r3, lr}
 515              	.LCFI3:
 516              		.cfi_def_cfa_offset 8
 517              		.cfi_offset 3, -8
 518              		.cfi_offset 14, -4
  48:Core/Src/LedControl.c **** 	RCC->AHBENR|=RCC_AHBENR_GPIOAEN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –ø–æ—Ä—Ç–∞ A
 519              		.loc 1 48 2 view .LVU136
  48:Core/Src/LedControl.c **** 	RCC->AHBENR|=RCC_AHBENR_GPIOAEN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –ø–æ—Ä—Ç–∞ A
 520              		.loc 1 48 14 is_stmt 0 view .LVU137
 521 0002 334B     		ldr	r3, .L50
 522 0004 DA69     		ldr	r2, [r3, #28]
 523 0006 42F00202 		orr	r2, r2, #2
 524 000a DA61     		str	r2, [r3, #28]
  49:Core/Src/LedControl.c **** 	RCC->AHBENR|=RCC_AHBENR_DMA1EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ DMA1
 525              		.loc 1 49 2 is_stmt 1 view .LVU138
  49:Core/Src/LedControl.c **** 	RCC->AHBENR|=RCC_AHBENR_DMA1EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ DMA1
 526              		.loc 1 49 13 is_stmt 0 view .LVU139
 527 000c 5A69     		ldr	r2, [r3, #20]
 528 000e 42F40032 		orr	r2, r2, #131072
 529 0012 5A61     		str	r2, [r3, #20]
  50:Core/Src/LedControl.c **** 	RCC->APB2ENR|=RCC_APB2ENR_TIM16EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ —Ç–∞–π–º–µ—Ä–∞ 10
 530              		.loc 1 50 2 is_stmt 1 view .LVU140
  50:Core/Src/LedControl.c **** 	RCC->APB2ENR|=RCC_APB2ENR_TIM16EN;//–¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ —Ç–∞–π–º–µ—Ä–∞ 10
 531              		.loc 1 50 13 is_stmt 0 view .LVU141
 532 0014 5A69     		ldr	r2, [r3, #20]
 533 0016 42F00102 		orr	r2, r2, #1
 534 001a 5A61     		str	r2, [r3, #20]
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 14


  51:Core/Src/LedControl.c **** 	//GPIO setting
 535              		.loc 1 51 2 is_stmt 1 view .LVU142
  51:Core/Src/LedControl.c **** 	//GPIO setting
 536              		.loc 1 51 14 is_stmt 0 view .LVU143
 537 001c 9A69     		ldr	r2, [r3, #24]
 538 001e 42F40032 		orr	r2, r2, #131072
 539 0022 9A61     		str	r2, [r3, #24]
  53:Core/Src/LedControl.c **** 	GPIOA->OSPEEDR|=GPIO_OSPEEDER_OSPEEDR6;//–í—ã—Å–æ–∫–∞—è —Å–∫–æ—Ä–æ—Å—Ç—å –ø–æ—Ä—Ç–∞ PA6
 540              		.loc 1 53 2 is_stmt 1 view .LVU144
  53:Core/Src/LedControl.c **** 	GPIOA->OSPEEDR|=GPIO_OSPEEDER_OSPEEDR6;//–í—ã—Å–æ–∫–∞—è —Å–∫–æ—Ä–æ—Å—Ç—å –ø–æ—Ä—Ç–∞ PA6
 541              		.loc 1 53 14 is_stmt 0 view .LVU145
 542 0024 4FF09043 		mov	r3, #1207959552
 543 0028 1A68     		ldr	r2, [r3]
 544 002a 42F40052 		orr	r2, r2, #8192
 545 002e 1A60     		str	r2, [r3]
  54:Core/Src/LedControl.c **** 	GPIOA->AFR[0]|=2<<GPIO_AFRL_AFRL6_Pos;//–ê–ª—å—Ç–µ—Ä–Ω–∞—Ç–∏–≤–Ω–∞—è —Ñ—É–Ω–∫—Ü–∏—è AF2 –Ω–∞ PA6
 546              		.loc 1 54 2 is_stmt 1 view .LVU146
  54:Core/Src/LedControl.c **** 	GPIOA->AFR[0]|=2<<GPIO_AFRL_AFRL6_Pos;//–ê–ª—å—Ç–µ—Ä–Ω–∞—Ç–∏–≤–Ω–∞—è —Ñ—É–Ω–∫—Ü–∏—è AF2 –Ω–∞ PA6
 547              		.loc 1 54 16 is_stmt 0 view .LVU147
 548 0030 9A68     		ldr	r2, [r3, #8]
 549 0032 42F44052 		orr	r2, r2, #12288
 550 0036 9A60     		str	r2, [r3, #8]
  55:Core/Src/LedControl.c **** 	//Timer setting
 551              		.loc 1 55 2 is_stmt 1 view .LVU148
  55:Core/Src/LedControl.c **** 	//Timer setting
 552              		.loc 1 55 15 is_stmt 0 view .LVU149
 553 0038 1A6A     		ldr	r2, [r3, #32]
 554 003a 42F00072 		orr	r2, r2, #33554432
 555 003e 1A62     		str	r2, [r3, #32]
  57:Core/Src/LedControl.c **** 	TIM3->PSC=0;//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –¥–µ–ª–∏—Ç–µ–ª—è
 556              		.loc 1 57 2 is_stmt 1 view .LVU150
  57:Core/Src/LedControl.c **** 	TIM3->PSC=0;//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –¥–µ–ª–∏—Ç–µ–ª—è
 557              		.loc 1 57 11 is_stmt 0 view .LVU151
 558 0040 244B     		ldr	r3, .L50+4
 559 0042 5922     		movs	r2, #89
 560 0044 DA62     		str	r2, [r3, #44]
  58:Core/Src/LedControl.c **** 	TIM3->CR1&=~TIM_CR1_DIR;//–°—á–µ—Ç –≤–≤–µ—Ä—Ö
 561              		.loc 1 58 2 is_stmt 1 view .LVU152
  58:Core/Src/LedControl.c **** 	TIM3->CR1&=~TIM_CR1_DIR;//–°—á–µ—Ç –≤–≤–µ—Ä—Ö
 562              		.loc 1 58 11 is_stmt 0 view .LVU153
 563 0046 0022     		movs	r2, #0
 564 0048 9A62     		str	r2, [r3, #40]
  59:Core/Src/LedControl.c **** 	TIM3->CR1 &= ~TIM_CR1_CMS;//–†–µ–∂–∏–º –±—ã—Å—Ç—Ä–æ–≥–æ –®–ò–ú
 565              		.loc 1 59 2 is_stmt 1 view .LVU154
  59:Core/Src/LedControl.c **** 	TIM3->CR1 &= ~TIM_CR1_CMS;//–†–µ–∂–∏–º –±—ã—Å—Ç—Ä–æ–≥–æ –®–ò–ú
 566              		.loc 1 59 11 is_stmt 0 view .LVU155
 567 004a 1A68     		ldr	r2, [r3]
 568 004c 22F01002 		bic	r2, r2, #16
 569 0050 1A60     		str	r2, [r3]
  60:Core/Src/LedControl.c **** 	TIM3->CCMR1|=TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 ;//CH1 - –ø—Ä—è–º–æ–π –®–ò–ú.
 570              		.loc 1 60 2 is_stmt 1 view .LVU156
  60:Core/Src/LedControl.c **** 	TIM3->CCMR1|=TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 ;//CH1 - –ø—Ä—è–º–æ–π –®–ò–ú.
 571              		.loc 1 60 12 is_stmt 0 view .LVU157
 572 0052 1A68     		ldr	r2, [r3]
 573 0054 22F06002 		bic	r2, r2, #96
 574 0058 1A60     		str	r2, [r3]
  61:Core/Src/LedControl.c **** 	TIM3->CCER|=TIM_CCER_CC1E;//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –∫–∞–Ω–∞–ªa 1 –Ω–∞ –≤—ã—Ö–æ–¥. –ê–∫—Ç–∏–≤–Ω—ã–π —É—
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 15


 575              		.loc 1 61 2 is_stmt 1 view .LVU158
  61:Core/Src/LedControl.c **** 	TIM3->CCER|=TIM_CCER_CC1E;//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ –∫–∞–Ω–∞–ªa 1 –Ω–∞ –≤—ã—Ö–æ–¥. –ê–∫—Ç–∏–≤–Ω—ã–π —É—
 576              		.loc 1 61 13 is_stmt 0 view .LVU159
 577 005a 9A69     		ldr	r2, [r3, #24]
 578 005c 42F06002 		orr	r2, r2, #96
 579 0060 9A61     		str	r2, [r3, #24]
  62:Core/Src/LedControl.c ****   TIM3->DIER |= TIM_DIER_CC1DE; //–†–∞–∑—Ä–µ—à–∏—Ç—å –∑–∞–ø—Ä–æ—Å DMA
 580              		.loc 1 62 2 is_stmt 1 view .LVU160
  62:Core/Src/LedControl.c ****   TIM3->DIER |= TIM_DIER_CC1DE; //–†–∞–∑—Ä–µ—à–∏—Ç—å –∑–∞–ø—Ä–æ—Å DMA
 581              		.loc 1 62 12 is_stmt 0 view .LVU161
 582 0062 1A6A     		ldr	r2, [r3, #32]
 583 0064 42F00102 		orr	r2, r2, #1
 584 0068 1A62     		str	r2, [r3, #32]
  63:Core/Src/LedControl.c **** 	TIM3->CR2|=TIM_CR2_CCDS;
 585              		.loc 1 63 3 is_stmt 1 view .LVU162
  63:Core/Src/LedControl.c **** 	TIM3->CR2|=TIM_CR2_CCDS;
 586              		.loc 1 63 14 is_stmt 0 view .LVU163
 587 006a DA68     		ldr	r2, [r3, #12]
 588 006c 42F40072 		orr	r2, r2, #512
 589 0070 DA60     		str	r2, [r3, #12]
  64:Core/Src/LedControl.c **** 	//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ —Ç–∞–π–º–µ—Ä–∞ 10
 590              		.loc 1 64 2 is_stmt 1 view .LVU164
  64:Core/Src/LedControl.c **** 	//–ù–∞—Å—Ç—Ä–æ–π–∫–∞ —Ç–∞–π–º–µ—Ä–∞ 10
 591              		.loc 1 64 11 is_stmt 0 view .LVU165
 592 0072 5A68     		ldr	r2, [r3, #4]
 593 0074 42F00802 		orr	r2, r2, #8
 594 0078 5A60     		str	r2, [r3, #4]
  66:Core/Src/LedControl.c **** 	TIM16->ARR=WAIT_TIME_US;
 595              		.loc 1 66 2 is_stmt 1 view .LVU166
  66:Core/Src/LedControl.c **** 	TIM16->ARR=WAIT_TIME_US;
 596              		.loc 1 66 12 is_stmt 0 view .LVU167
 597 007a 03F5A033 		add	r3, r3, #81920
 598 007e 4722     		movs	r2, #71
 599 0080 9A62     		str	r2, [r3, #40]
  67:Core/Src/LedControl.c **** 	TIM16->CR1|=TIM_CR1_OPM;
 600              		.loc 1 67 2 is_stmt 1 view .LVU168
  67:Core/Src/LedControl.c **** 	TIM16->CR1|=TIM_CR1_OPM;
 601              		.loc 1 67 12 is_stmt 0 view .LVU169
 602 0082 4FF47A72 		mov	r2, #1000
 603 0086 DA62     		str	r2, [r3, #44]
  68:Core/Src/LedControl.c **** 	TIM16->DIER|=TIM_DIER_UIE;
 604              		.loc 1 68 2 is_stmt 1 view .LVU170
  68:Core/Src/LedControl.c **** 	TIM16->DIER|=TIM_DIER_UIE;
 605              		.loc 1 68 12 is_stmt 0 view .LVU171
 606 0088 1A68     		ldr	r2, [r3]
 607 008a 42F00802 		orr	r2, r2, #8
 608 008e 1A60     		str	r2, [r3]
  69:Core/Src/LedControl.c **** 	//DMA settings
 609              		.loc 1 69 2 is_stmt 1 view .LVU172
  69:Core/Src/LedControl.c **** 	//DMA settings
 610              		.loc 1 69 13 is_stmt 0 view .LVU173
 611 0090 DA68     		ldr	r2, [r3, #12]
 612 0092 42F00102 		orr	r2, r2, #1
 613 0096 DA60     		str	r2, [r3, #12]
  71:Core/Src/LedControl.c ****   | DMA_CCR_MINC//–ò–Ω–∫—Ä–µ–º–µ–Ω—Ç –ø–∞–º—è—Ç–∏
 614              		.loc 1 71 3 is_stmt 1 view .LVU174
  71:Core/Src/LedControl.c ****   | DMA_CCR_MINC//–ò–Ω–∫—Ä–µ–º–µ–Ω—Ç –ø–∞–º—è—Ç–∏
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 16


 615              		.loc 1 71 21 is_stmt 0 view .LVU175
 616 0098 03F53C43 		add	r3, r3, #48128
 617 009c 6C33     		adds	r3, r3, #108
 618 009e 1A68     		ldr	r2, [r3]
 619 00a0 42F45652 		orr	r2, r2, #13696
 620 00a4 42F01202 		orr	r2, r2, #18
 621 00a8 1A60     		str	r2, [r3]
  85:Core/Src/LedControl.c **** 	DMA1_Channel6->CPAR=(uint32_t)(&TIM3->CCR1);//–ê–¥—Ä–µ—Å —Ä–µ–≥–∏—Å—Ç—Ä–∞ —Å—Ä–∞–≤–Ω–µ–Ω–∏—è TIM3
 622              		.loc 1 85 2 is_stmt 1 view .LVU176
  85:Core/Src/LedControl.c **** 	DMA1_Channel6->CPAR=(uint32_t)(&TIM3->CCR1);//–ê–¥—Ä–µ—Å —Ä–µ–≥–∏—Å—Ç—Ä–∞ —Å—Ä–∞–≤–Ω–µ–Ω–∏—è TIM3
 623              		.loc 1 85 20 is_stmt 0 view .LVU177
 624 00aa 1A68     		ldr	r2, [r3]
 625 00ac 22F00102 		bic	r2, r2, #1
 626 00b0 1A60     		str	r2, [r3]
  86:Core/Src/LedControl.c **** 	DMA1_Channel6->CMAR=(uint32_t)&ledsBuff;//–ê–¥—Ä–µ—Å –±—É—Ñ–µ—Ä–∞
 627              		.loc 1 86 2 is_stmt 1 view .LVU178
  86:Core/Src/LedControl.c **** 	DMA1_Channel6->CMAR=(uint32_t)&ledsBuff;//–ê–¥—Ä–µ—Å –±—É—Ñ–µ—Ä–∞
 628              		.loc 1 86 21 is_stmt 0 view .LVU179
 629 00b2 094A     		ldr	r2, .L50+8
 630 00b4 9A60     		str	r2, [r3, #8]
  87:Core/Src/LedControl.c **** 	// //–†–∞–∑—Ä–µ—à–∞–µ–º –æ–±—Ä–∞–±–æ—Ç–∫—É –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π
 631              		.loc 1 87 2 is_stmt 1 view .LVU180
  87:Core/Src/LedControl.c **** 	// //–†–∞–∑—Ä–µ—à–∞–µ–º –æ–±—Ä–∞–±–æ—Ç–∫—É –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π
 632              		.loc 1 87 22 is_stmt 0 view .LVU181
 633 00b6 094A     		ldr	r2, .L50+12
  87:Core/Src/LedControl.c **** 	// //–†–∞–∑—Ä–µ—à–∞–µ–º –æ–±—Ä–∞–±–æ—Ç–∫—É –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π
 634              		.loc 1 87 21 view .LVU182
 635 00b8 DA60     		str	r2, [r3, #12]
  89:Core/Src/LedControl.c **** 	NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 636              		.loc 1 89 3 is_stmt 1 view .LVU183
 637              	.LVL19:
 638              	.LBB10:
 639              	.LBI10:
 640              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 17


  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 18


  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 19


 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 20


 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 21


 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 22


 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 23


 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 24


 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 25


 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 26


 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 27


 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 28


 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 29


 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 30


 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 31


 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 32


 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 33


 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 34


 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 35


1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 36


1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 37


1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 38


1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 39


1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 40


1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 41


1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 42


1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 43


1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 44


1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 45


1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 46


1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 641              		.loc 2 1688 22 view .LVU184
 642              	.LBB11:
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 643              		.loc 2 1690 3 view .LVU185
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 644              		.loc 2 1692 5 view .LVU186
 645              		.loc 2 1692 43 is_stmt 0 view .LVU187
 646 00ba 094B     		ldr	r3, .L50+16
 647 00bc 4FF48032 		mov	r2, #65536
 648 00c0 1A60     		str	r2, [r3]
 649              	.LVL20:
 650              		.loc 2 1692 43 view .LVU188
 651              	.LBE11:
 652              	.LBE10:
  90:Core/Src/LedControl.c **** 	__enable_irq();
 653              		.loc 1 90 2 is_stmt 1 view .LVU189
 654              	.LBB12:
 655              	.LBI12:
1688:Drivers/CMSIS/Include/core_cm4.h **** {
 656              		.loc 2 1688 22 view .LVU190
 657              	.LBB13:
1690:Drivers/CMSIS/Include/core_cm4.h ****   {
 658              		.loc 2 1690 3 view .LVU191
 659              		.loc 2 1692 5 view .LVU192
 660              		.loc 2 1692 43 is_stmt 0 view .LVU193
 661 00c2 4FF00072 		mov	r2, #33554432
 662 00c6 1A60     		str	r2, [r3]
 663              	.LVL21:
 664              		.loc 2 1692 43 view .LVU194
 665              	.LBE13:
 666              	.LBE12:
  91:Core/Src/LedControl.c **** 	buffClear();
 667              		.loc 1 91 2 is_stmt 1 view .LVU195
 668              	.LBB14:
 669              	.LBI14:
 670              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 47


   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 48


  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 49


 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 671              		.loc 3 129 27 view .LVU196
 672              	.LBB15:
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 673              		.loc 3 131 3 view .LVU197
 674              		.syntax unified
 675              	@ 131 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 676 00c8 62B6     		cpsie i
 677              	@ 0 "" 2
 678              		.thumb
 679              		.syntax unified
 680              	.LBE15:
 681              	.LBE14:
  92:Core/Src/LedControl.c **** }
 682              		.loc 1 92 2 view .LVU198
 683 00ca FFF7FEFF 		bl	buffClear
 684              	.LVL22:
  93:Core/Src/LedControl.c **** 
 685              		.loc 1 93 1 is_stmt 0 view .LVU199
 686 00ce 08BD     		pop	{r3, pc}
 687              	.L51:
 688              		.align	2
 689              	.L50:
 690 00d0 00100240 		.word	1073876992
 691 00d4 00040040 		.word	1073742848
 692 00d8 34040040 		.word	1073742900
 693 00dc 00000000 		.word	ledsBuff
 694 00e0 00E100E0 		.word	-536813312
 695              		.cfi_endproc
 696              	.LFE128:
 698              		.section	.text.ledSetHSV,"ax",%progbits
 699              		.align	1
 700              		.global	ledSetHSV
 701              		.syntax unified
 702              		.thumb
 703              		.thumb_func
 704              		.fpu fpv4-sp-d16
 706              	ledSetHSV:
 707              	.LVL23:
 708              	.LFB133:
 153:Core/Src/LedControl.c **** 
 154:Core/Src/LedControl.c **** uint8_t ledSetHSV(uint16_t led,uint16_t hue, uint16_t sat, uint16_t val) 
 155:Core/Src/LedControl.c **** {
 709              		.loc 1 155 1 is_stmt 1 view -0
 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 0
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 713              		.loc 1 155 1 is_stmt 0 view .LVU201
 714 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 50


 715              	.LCFI4:
 716              		.cfi_def_cfa_offset 24
 717              		.cfi_offset 3, -24
 718              		.cfi_offset 4, -20
 719              		.cfi_offset 5, -16
 720              		.cfi_offset 6, -12
 721              		.cfi_offset 7, -8
 722              		.cfi_offset 14, -4
 156:Core/Src/LedControl.c ****   //hue        : 0..360
 157:Core/Src/LedControl.c ****   //saturation : 0..255
 158:Core/Src/LedControl.c ****   //value      : 0..255
 159:Core/Src/LedControl.c ****   uint16_t r;
 723              		.loc 1 159 3 is_stmt 1 view .LVU202
 160:Core/Src/LedControl.c ****   uint16_t g;
 724              		.loc 1 160 3 view .LVU203
 161:Core/Src/LedControl.c ****   uint16_t b;
 725              		.loc 1 161 3 view .LVU204
 162:Core/Src/LedControl.c ****   uint16_t base;
 726              		.loc 1 162 3 view .LVU205
 163:Core/Src/LedControl.c ****   //uint32_t rgb;
 164:Core/Src/LedControl.c ****   val = dim_curve[val];
 727              		.loc 1 164 3 view .LVU206
 728              		.loc 1 164 18 is_stmt 0 view .LVU207
 729 0002 684F     		ldr	r7, .L67
 730 0004 FB5C     		ldrb	r3, [r7, r3]	@ zero_extendqisi2
 731              	.LVL24:
 165:Core/Src/LedControl.c ****   sat = 255 - dim_curve[255 - sat];
 732              		.loc 1 165 3 is_stmt 1 view .LVU208
 733              		.loc 1 165 29 is_stmt 0 view .LVU209
 734 0006 C2F1FF02 		rsb	r2, r2, #255
 735              	.LVL25:
 736              		.loc 1 165 24 view .LVU210
 737 000a BA5C     		ldrb	r2, [r7, r2]	@ zero_extendqisi2
 738              	.LVL26:
 166:Core/Src/LedControl.c **** 	if(led>LEDS_COUNT-1 || idleFlag==1) return 0;
 739              		.loc 1 166 2 is_stmt 1 view .LVU211
 740              		.loc 1 166 4 is_stmt 0 view .LVU212
 741 000c B828     		cmp	r0, #184
 742 000e 00F2C480 		bhi	.L63
 743 0012 0024     		movs	r4, #0
 744 0014 9DB2     		uxth	r5, r3
 745              	.LVL27:
 746              		.loc 1 166 4 view .LVU213
 747 0016 C2F1FF02 		rsb	r2, r2, #255
 748              	.LVL28:
 749              		.loc 1 166 4 view .LVU214
 750 001a 92B2     		uxth	r2, r2
 751              		.loc 1 166 33 discriminator 2 view .LVU215
 752 001c 624F     		ldr	r7, .L67+4
 753              		.loc 1 166 33 discriminator 2 view .LVU216
 754 001e 3F78     		ldrb	r7, [r7]	@ zero_extendqisi2
 755              		.loc 1 166 22 discriminator 2 view .LVU217
 756 0020 012F     		cmp	r7, #1
 757 0022 00F0BC80 		beq	.L64
 167:Core/Src/LedControl.c ****   if ( sat == 0 ) // Acromatic color (gray). Hue doesn't mind.
 758              		.loc 1 167 3 is_stmt 1 view .LVU218
 759              		.loc 1 167 6 is_stmt 0 view .LVU219
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 51


 760 0026 02B9     		cbnz	r2, .L54
 761              	.LVL29:
 762              	.L52:
 168:Core/Src/LedControl.c ****   {
 169:Core/Src/LedControl.c ****     r = val;
 170:Core/Src/LedControl.c ****     g = val;
 171:Core/Src/LedControl.c ****     b = val;
 172:Core/Src/LedControl.c ****   }
 173:Core/Src/LedControl.c ****   else
 174:Core/Src/LedControl.c ****   {
 175:Core/Src/LedControl.c ****     base = ((255 - sat) * val) >> 8;
 176:Core/Src/LedControl.c ****     switch (hue / 60)
 177:Core/Src/LedControl.c ****     {
 178:Core/Src/LedControl.c ****     case 0:
 179:Core/Src/LedControl.c ****       r = val;
 180:Core/Src/LedControl.c ****       g = (((val - base) * hue) / 60) + base;
 181:Core/Src/LedControl.c ****       b = base;
 182:Core/Src/LedControl.c ****       break;
 183:Core/Src/LedControl.c ****     case 1:
 184:Core/Src/LedControl.c ****       r = (((val - base) * (60 - (hue % 60))) / 60) + base;
 185:Core/Src/LedControl.c ****       g = val;
 186:Core/Src/LedControl.c ****       b = base;
 187:Core/Src/LedControl.c ****       break;
 188:Core/Src/LedControl.c ****     case 2:
 189:Core/Src/LedControl.c ****       r = base;
 190:Core/Src/LedControl.c ****       g = val;
 191:Core/Src/LedControl.c ****       b = (((val - base) * (hue % 60)) / 60) + base;
 192:Core/Src/LedControl.c ****       break;
 193:Core/Src/LedControl.c ****     case 3:
 194:Core/Src/LedControl.c ****       r = base;
 195:Core/Src/LedControl.c ****       g = (((val - base) * (60 - (hue % 60))) / 60) + base;
 196:Core/Src/LedControl.c ****       b = val;
 197:Core/Src/LedControl.c ****       break;
 198:Core/Src/LedControl.c ****     case 4:
 199:Core/Src/LedControl.c ****       r = (((val - base) * (hue % 60)) / 60) + base;
 200:Core/Src/LedControl.c ****       g = base;
 201:Core/Src/LedControl.c ****       b = val;
 202:Core/Src/LedControl.c ****       break;
 203:Core/Src/LedControl.c ****     case 5:
 204:Core/Src/LedControl.c ****       r = val;
 205:Core/Src/LedControl.c ****       g = base;
 206:Core/Src/LedControl.c ****       b = (((val - base) * (60 - (hue % 60))) / 60) + base;
 207:Core/Src/LedControl.c ****       break;
 208:Core/Src/LedControl.c ****     }
 209:Core/Src/LedControl.c **** 		return ledSetRGB(led,r & 0xFF,g & 0xFF,b & 0xFF);
 210:Core/Src/LedControl.c ****   }
 211:Core/Src/LedControl.c **** }
 763              		.loc 1 211 1 view .LVU220
 764 0028 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 765              	.LVL30:
 766              	.L54:
 175:Core/Src/LedControl.c ****     switch (hue / 60)
 767              		.loc 1 175 5 is_stmt 1 view .LVU221
 175:Core/Src/LedControl.c ****     switch (hue / 60)
 768              		.loc 1 175 18 is_stmt 0 view .LVU222
 769 002a C2F1FF02 		rsb	r2, r2, #255
 175:Core/Src/LedControl.c ****     switch (hue / 60)
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 52


 770              		.loc 1 175 25 view .LVU223
 771 002e 03FB02F2 		mul	r2, r3, r2
 175:Core/Src/LedControl.c ****     switch (hue / 60)
 772              		.loc 1 175 32 view .LVU224
 773 0032 4FEA222C 		asr	ip, r2, #8
 175:Core/Src/LedControl.c ****     switch (hue / 60)
 774              		.loc 1 175 10 view .LVU225
 775 0036 C2F30F22 		ubfx	r2, r2, #8, #16
 776              	.LVL31:
 176:Core/Src/LedControl.c ****     {
 777              		.loc 1 176 5 is_stmt 1 view .LVU226
 176:Core/Src/LedControl.c ****     {
 778              		.loc 1 176 17 is_stmt 0 view .LVU227
 779 003a 5C4F     		ldr	r7, .L67+8
 780 003c A7FB01E7 		umull	lr, r7, r7, r1
 781 0040 7F09     		lsrs	r7, r7, #5
 782 0042 052F     		cmp	r7, #5
 783 0044 00F2A780 		bhi	.L65
 784 0048 DFE807F0 		tbb	[pc, r7]
 785              	.L57:
 786 004c 03       		.byte	(.L62-.L57)/2
 787 004d 1A       		.byte	(.L61-.L57)/2
 788 004e 37       		.byte	(.L60-.L57)/2
 789 004f 53       		.byte	(.L59-.L57)/2
 790 0050 70       		.byte	(.L58-.L57)/2
 791 0051 8A       		.byte	(.L56-.L57)/2
 792              		.p2align 1
 793              	.L62:
 179:Core/Src/LedControl.c ****       g = (((val - base) * hue) / 60) + base;
 794              		.loc 1 179 7 is_stmt 1 view .LVU228
 795              	.LVL32:
 180:Core/Src/LedControl.c ****       b = base;
 796              		.loc 1 180 7 view .LVU229
 180:Core/Src/LedControl.c ****       b = base;
 797              		.loc 1 180 18 is_stmt 0 view .LVU230
 798 0052 1FFA8CFC 		uxth	ip, ip
 799 0056 A3EB0C03 		sub	r3, r3, ip
 180:Core/Src/LedControl.c ****       b = base;
 800              		.loc 1 180 26 view .LVU231
 801 005a 03FB01F1 		mul	r1, r3, r1
 802              	.LVL33:
 180:Core/Src/LedControl.c ****       b = base;
 803              		.loc 1 180 33 view .LVU232
 804 005e 534B     		ldr	r3, .L67+8
 805 0060 83FB0143 		smull	r4, r3, r3, r1
 806 0064 0B44     		add	r3, r3, r1
 807 0066 C917     		asrs	r1, r1, #31
 808 0068 C1EB6313 		rsb	r3, r1, r3, asr #5
 180:Core/Src/LedControl.c ****       b = base;
 809              		.loc 1 180 9 view .LVU233
 810 006c 12FA83F3 		uxtah	r3, r2, r3
 811              	.LVL34:
 181:Core/Src/LedControl.c ****       break;
 812              		.loc 1 181 7 is_stmt 1 view .LVU234
 182:Core/Src/LedControl.c ****     case 1:
 813              		.loc 1 182 7 view .LVU235
 181:Core/Src/LedControl.c ****       break;
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 53


 814              		.loc 1 181 9 is_stmt 0 view .LVU236
 815 0070 1446     		mov	r4, r2
 180:Core/Src/LedControl.c ****       b = base;
 816              		.loc 1 180 9 view .LVU237
 817 0072 9AB2     		uxth	r2, r3
 818              	.LVL35:
 819              	.L55:
 209:Core/Src/LedControl.c ****   }
 820              		.loc 1 209 3 is_stmt 1 view .LVU238
 209:Core/Src/LedControl.c ****   }
 821              		.loc 1 209 10 is_stmt 0 view .LVU239
 822 0074 E3B2     		uxtb	r3, r4
 823 0076 D2B2     		uxtb	r2, r2
 824              	.LVL36:
 209:Core/Src/LedControl.c ****   }
 825              		.loc 1 209 10 view .LVU240
 826 0078 E9B2     		uxtb	r1, r5
 827 007a FFF7FEFF 		bl	ledSetRGB
 828              	.LVL37:
 209:Core/Src/LedControl.c ****   }
 829              		.loc 1 209 10 view .LVU241
 830 007e D3E7     		b	.L52
 831              	.LVL38:
 832              	.L61:
 184:Core/Src/LedControl.c ****       g = val;
 833              		.loc 1 184 7 is_stmt 1 view .LVU242
 184:Core/Src/LedControl.c ****       g = val;
 834              		.loc 1 184 18 is_stmt 0 view .LVU243
 835 0080 1FFA8CFC 		uxth	ip, ip
 836 0084 A3EB0C03 		sub	r3, r3, ip
 184:Core/Src/LedControl.c ****       g = val;
 837              		.loc 1 184 39 view .LVU244
 838 0088 484E     		ldr	r6, .L67+8
 839 008a A6FB0174 		umull	r7, r4, r6, r1
 840 008e 6409     		lsrs	r4, r4, #5
 841 0090 C4EB0414 		rsb	r4, r4, r4, lsl #4
 842 0094 A1EB8401 		sub	r1, r1, r4, lsl #2
 843              	.LVL39:
 184:Core/Src/LedControl.c ****       g = val;
 844              		.loc 1 184 39 view .LVU245
 845 0098 89B2     		uxth	r1, r1
 184:Core/Src/LedControl.c ****       g = val;
 846              		.loc 1 184 32 view .LVU246
 847 009a C1F13C01 		rsb	r1, r1, #60
 184:Core/Src/LedControl.c ****       g = val;
 848              		.loc 1 184 26 view .LVU247
 849 009e 01FB03F3 		mul	r3, r1, r3
 184:Core/Src/LedControl.c ****       g = val;
 850              		.loc 1 184 47 view .LVU248
 851 00a2 86FB0316 		smull	r1, r6, r6, r3
 852 00a6 1E44     		add	r6, r6, r3
 853 00a8 DB17     		asrs	r3, r3, #31
 854 00aa C3EB6613 		rsb	r3, r3, r6, asr #5
 184:Core/Src/LedControl.c ****       g = val;
 855              		.loc 1 184 9 view .LVU249
 856 00ae 12FA83F3 		uxtah	r3, r2, r3
 857              	.LVL40:
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 54


 185:Core/Src/LedControl.c ****       b = base;
 858              		.loc 1 185 7 is_stmt 1 view .LVU250
 186:Core/Src/LedControl.c ****       break;
 859              		.loc 1 186 7 view .LVU251
 187:Core/Src/LedControl.c ****     case 2:
 860              		.loc 1 187 7 view .LVU252
 186:Core/Src/LedControl.c ****       break;
 861              		.loc 1 186 9 is_stmt 0 view .LVU253
 862 00b2 1446     		mov	r4, r2
 185:Core/Src/LedControl.c ****       b = base;
 863              		.loc 1 185 9 view .LVU254
 864 00b4 2A46     		mov	r2, r5
 865              	.LVL41:
 184:Core/Src/LedControl.c ****       g = val;
 866              		.loc 1 184 9 view .LVU255
 867 00b6 9DB2     		uxth	r5, r3
 868              	.LVL42:
 187:Core/Src/LedControl.c ****     case 2:
 869              		.loc 1 187 7 view .LVU256
 870 00b8 DCE7     		b	.L55
 871              	.LVL43:
 872              	.L60:
 189:Core/Src/LedControl.c ****       g = val;
 873              		.loc 1 189 7 is_stmt 1 view .LVU257
 190:Core/Src/LedControl.c ****       b = (((val - base) * (hue % 60)) / 60) + base;
 874              		.loc 1 190 7 view .LVU258
 191:Core/Src/LedControl.c ****       break;
 875              		.loc 1 191 7 view .LVU259
 191:Core/Src/LedControl.c ****       break;
 876              		.loc 1 191 18 is_stmt 0 view .LVU260
 877 00ba 1FFA8CFC 		uxth	ip, ip
 878 00be A3EB0C03 		sub	r3, r3, ip
 191:Core/Src/LedControl.c ****       break;
 879              		.loc 1 191 33 view .LVU261
 880 00c2 3A4E     		ldr	r6, .L67+8
 881 00c4 A6FB0174 		umull	r7, r4, r6, r1
 882 00c8 6409     		lsrs	r4, r4, #5
 883 00ca C4EB0414 		rsb	r4, r4, r4, lsl #4
 884 00ce A1EB8401 		sub	r1, r1, r4, lsl #2
 885              	.LVL44:
 191:Core/Src/LedControl.c ****       break;
 886              		.loc 1 191 33 view .LVU262
 887 00d2 89B2     		uxth	r1, r1
 191:Core/Src/LedControl.c ****       break;
 888              		.loc 1 191 26 view .LVU263
 889 00d4 01FB03F3 		mul	r3, r1, r3
 191:Core/Src/LedControl.c ****       break;
 890              		.loc 1 191 40 view .LVU264
 891 00d8 86FB0314 		smull	r1, r4, r6, r3
 892 00dc 1C44     		add	r4, r4, r3
 893 00de DB17     		asrs	r3, r3, #31
 894 00e0 C3EB6414 		rsb	r4, r3, r4, asr #5
 191:Core/Src/LedControl.c ****       break;
 895              		.loc 1 191 9 view .LVU265
 896 00e4 12FA84F4 		uxtah	r4, r2, r4
 897 00e8 A4B2     		uxth	r4, r4
 898              	.LVL45:
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 55


 192:Core/Src/LedControl.c ****     case 3:
 899              		.loc 1 192 7 is_stmt 1 view .LVU266
 900 00ea 2B46     		mov	r3, r5
 901              	.LVL46:
 189:Core/Src/LedControl.c ****       g = val;
 902              		.loc 1 189 9 is_stmt 0 view .LVU267
 903 00ec 1546     		mov	r5, r2
 190:Core/Src/LedControl.c ****       b = (((val - base) * (hue % 60)) / 60) + base;
 904              		.loc 1 190 9 view .LVU268
 905 00ee 1A46     		mov	r2, r3
 906              	.LVL47:
 192:Core/Src/LedControl.c ****     case 3:
 907              		.loc 1 192 7 view .LVU269
 908 00f0 C0E7     		b	.L55
 909              	.LVL48:
 910              	.L59:
 194:Core/Src/LedControl.c ****       g = (((val - base) * (60 - (hue % 60))) / 60) + base;
 911              		.loc 1 194 7 is_stmt 1 view .LVU270
 195:Core/Src/LedControl.c ****       b = val;
 912              		.loc 1 195 7 view .LVU271
 195:Core/Src/LedControl.c ****       b = val;
 913              		.loc 1 195 18 is_stmt 0 view .LVU272
 914 00f2 1FFA8CFC 		uxth	ip, ip
 915 00f6 A3EB0C03 		sub	r3, r3, ip
 195:Core/Src/LedControl.c ****       b = val;
 916              		.loc 1 195 39 view .LVU273
 917 00fa 2C4E     		ldr	r6, .L67+8
 918 00fc A6FB0174 		umull	r7, r4, r6, r1
 919 0100 6409     		lsrs	r4, r4, #5
 920 0102 C4EB0414 		rsb	r4, r4, r4, lsl #4
 921 0106 A1EB8401 		sub	r1, r1, r4, lsl #2
 922              	.LVL49:
 195:Core/Src/LedControl.c ****       b = val;
 923              		.loc 1 195 39 view .LVU274
 924 010a 89B2     		uxth	r1, r1
 195:Core/Src/LedControl.c ****       b = val;
 925              		.loc 1 195 32 view .LVU275
 926 010c C1F13C01 		rsb	r1, r1, #60
 195:Core/Src/LedControl.c ****       b = val;
 927              		.loc 1 195 26 view .LVU276
 928 0110 01FB03F3 		mul	r3, r1, r3
 195:Core/Src/LedControl.c ****       b = val;
 929              		.loc 1 195 47 view .LVU277
 930 0114 86FB0316 		smull	r1, r6, r6, r3
 931 0118 1E44     		add	r6, r6, r3
 932 011a DB17     		asrs	r3, r3, #31
 933 011c C3EB6613 		rsb	r3, r3, r6, asr #5
 195:Core/Src/LedControl.c ****       b = val;
 934              		.loc 1 195 9 view .LVU278
 935 0120 12FA83F3 		uxtah	r3, r2, r3
 936              	.LVL50:
 196:Core/Src/LedControl.c ****       break;
 937              		.loc 1 196 7 is_stmt 1 view .LVU279
 197:Core/Src/LedControl.c ****     case 4:
 938              		.loc 1 197 7 view .LVU280
 196:Core/Src/LedControl.c ****       break;
 939              		.loc 1 196 9 is_stmt 0 view .LVU281
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 56


 940 0124 2C46     		mov	r4, r5
 941              	.LVL51:
 194:Core/Src/LedControl.c ****       g = (((val - base) * (60 - (hue % 60))) / 60) + base;
 942              		.loc 1 194 9 view .LVU282
 943 0126 1546     		mov	r5, r2
 195:Core/Src/LedControl.c ****       b = val;
 944              		.loc 1 195 9 view .LVU283
 945 0128 9AB2     		uxth	r2, r3
 946              	.LVL52:
 197:Core/Src/LedControl.c ****     case 4:
 947              		.loc 1 197 7 view .LVU284
 948 012a A3E7     		b	.L55
 949              	.LVL53:
 950              	.L58:
 199:Core/Src/LedControl.c ****       g = base;
 951              		.loc 1 199 7 is_stmt 1 view .LVU285
 199:Core/Src/LedControl.c ****       g = base;
 952              		.loc 1 199 18 is_stmt 0 view .LVU286
 953 012c 1FFA8CFC 		uxth	ip, ip
 954 0130 A3EB0C03 		sub	r3, r3, ip
 199:Core/Src/LedControl.c ****       g = base;
 955              		.loc 1 199 33 view .LVU287
 956 0134 1D4E     		ldr	r6, .L67+8
 957 0136 A6FB0174 		umull	r7, r4, r6, r1
 958 013a 6409     		lsrs	r4, r4, #5
 959 013c C4EB0414 		rsb	r4, r4, r4, lsl #4
 960 0140 A1EB8401 		sub	r1, r1, r4, lsl #2
 961              	.LVL54:
 199:Core/Src/LedControl.c ****       g = base;
 962              		.loc 1 199 33 view .LVU288
 963 0144 89B2     		uxth	r1, r1
 199:Core/Src/LedControl.c ****       g = base;
 964              		.loc 1 199 26 view .LVU289
 965 0146 01FB03F3 		mul	r3, r1, r3
 199:Core/Src/LedControl.c ****       g = base;
 966              		.loc 1 199 40 view .LVU290
 967 014a 86FB0316 		smull	r1, r6, r6, r3
 968 014e 1E44     		add	r6, r6, r3
 969 0150 DB17     		asrs	r3, r3, #31
 970 0152 C3EB6613 		rsb	r3, r3, r6, asr #5
 199:Core/Src/LedControl.c ****       g = base;
 971              		.loc 1 199 9 view .LVU291
 972 0156 12FA83F3 		uxtah	r3, r2, r3
 973              	.LVL55:
 200:Core/Src/LedControl.c ****       b = val;
 974              		.loc 1 200 7 is_stmt 1 view .LVU292
 201:Core/Src/LedControl.c ****       break;
 975              		.loc 1 201 7 view .LVU293
 202:Core/Src/LedControl.c ****     case 5:
 976              		.loc 1 202 7 view .LVU294
 201:Core/Src/LedControl.c ****       break;
 977              		.loc 1 201 9 is_stmt 0 view .LVU295
 978 015a 2C46     		mov	r4, r5
 979              	.LVL56:
 199:Core/Src/LedControl.c ****       g = base;
 980              		.loc 1 199 9 view .LVU296
 981 015c 9DB2     		uxth	r5, r3
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 57


 982              	.LVL57:
 202:Core/Src/LedControl.c ****     case 5:
 983              		.loc 1 202 7 view .LVU297
 984 015e 89E7     		b	.L55
 985              	.LVL58:
 986              	.L56:
 204:Core/Src/LedControl.c ****       g = base;
 987              		.loc 1 204 7 is_stmt 1 view .LVU298
 205:Core/Src/LedControl.c ****       b = (((val - base) * (60 - (hue % 60))) / 60) + base;
 988              		.loc 1 205 7 view .LVU299
 206:Core/Src/LedControl.c ****       break;
 989              		.loc 1 206 7 view .LVU300
 206:Core/Src/LedControl.c ****       break;
 990              		.loc 1 206 18 is_stmt 0 view .LVU301
 991 0160 1FFA8CFC 		uxth	ip, ip
 992 0164 A3EB0C03 		sub	r3, r3, ip
 206:Core/Src/LedControl.c ****       break;
 993              		.loc 1 206 39 view .LVU302
 994 0168 104C     		ldr	r4, .L67+8
 995 016a A4FB0176 		umull	r7, r6, r4, r1
 996 016e 7609     		lsrs	r6, r6, #5
 997 0170 C6EB0616 		rsb	r6, r6, r6, lsl #4
 998 0174 A1EB8601 		sub	r1, r1, r6, lsl #2
 999              	.LVL59:
 206:Core/Src/LedControl.c ****       break;
 1000              		.loc 1 206 39 view .LVU303
 1001 0178 89B2     		uxth	r1, r1
 206:Core/Src/LedControl.c ****       break;
 1002              		.loc 1 206 32 view .LVU304
 1003 017a C1F13C01 		rsb	r1, r1, #60
 206:Core/Src/LedControl.c ****       break;
 1004              		.loc 1 206 26 view .LVU305
 1005 017e 01FB03F3 		mul	r3, r1, r3
 206:Core/Src/LedControl.c ****       break;
 1006              		.loc 1 206 47 view .LVU306
 1007 0182 84FB0314 		smull	r1, r4, r4, r3
 1008 0186 1C44     		add	r4, r4, r3
 1009 0188 DB17     		asrs	r3, r3, #31
 1010 018a C3EB6414 		rsb	r4, r3, r4, asr #5
 206:Core/Src/LedControl.c ****       break;
 1011              		.loc 1 206 9 view .LVU307
 1012 018e 12FA84F4 		uxtah	r4, r2, r4
 1013 0192 A4B2     		uxth	r4, r4
 1014              	.LVL60:
 207:Core/Src/LedControl.c ****     }
 1015              		.loc 1 207 7 is_stmt 1 view .LVU308
 1016 0194 6EE7     		b	.L55
 1017              	.LVL61:
 1018              	.L65:
 176:Core/Src/LedControl.c ****     {
 1019              		.loc 1 176 17 is_stmt 0 view .LVU309
 1020 0196 2246     		mov	r2, r4
 1021              	.LVL62:
 176:Core/Src/LedControl.c ****     {
 1022              		.loc 1 176 17 view .LVU310
 1023 0198 6CE7     		b	.L55
 1024              	.LVL63:
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 58


 1025              	.L63:
 166:Core/Src/LedControl.c ****   if ( sat == 0 ) // Acromatic color (gray). Hue doesn't mind.
 1026              		.loc 1 166 45 view .LVU311
 1027 019a 0020     		movs	r0, #0
 1028              	.LVL64:
 166:Core/Src/LedControl.c ****   if ( sat == 0 ) // Acromatic color (gray). Hue doesn't mind.
 1029              		.loc 1 166 45 view .LVU312
 1030 019c 44E7     		b	.L52
 1031              	.LVL65:
 1032              	.L64:
 166:Core/Src/LedControl.c ****   if ( sat == 0 ) // Acromatic color (gray). Hue doesn't mind.
 1033              		.loc 1 166 45 view .LVU313
 1034 019e 0020     		movs	r0, #0
 1035              	.LVL66:
 166:Core/Src/LedControl.c ****   if ( sat == 0 ) // Acromatic color (gray). Hue doesn't mind.
 1036              		.loc 1 166 45 view .LVU314
 1037 01a0 42E7     		b	.L52
 1038              	.L68:
 1039 01a2 00BF     		.align	2
 1040              	.L67:
 1041 01a4 00000000 		.word	.LANCHOR1
 1042 01a8 00000000 		.word	.LANCHOR0
 1043 01ac 89888888 		.word	-2004318071
 1044              		.cfi_endproc
 1045              	.LFE133:
 1047              		.section	.text.ledSetBlockRGB,"ax",%progbits
 1048              		.align	1
 1049              		.global	ledSetBlockRGB
 1050              		.syntax unified
 1051              		.thumb
 1052              		.thumb_func
 1053              		.fpu fpv4-sp-d16
 1055              	ledSetBlockRGB:
 1056              	.LVL67:
 1057              	.LFB134:
 212:Core/Src/LedControl.c **** 
 213:Core/Src/LedControl.c **** uint8_t ledSetBlockRGB(uint16_t ledStart,uint16_t ledCount,uint8_t r,uint8_t g, uint8_t b)
 214:Core/Src/LedControl.c **** {
 1058              		.loc 1 214 1 is_stmt 1 view -0
 1059              		.cfi_startproc
 1060              		@ args = 4, pretend = 0, frame = 0
 1061              		@ frame_needed = 0, uses_anonymous_args = 0
 1062              		.loc 1 214 1 is_stmt 0 view .LVU316
 1063 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1064              	.LCFI5:
 1065              		.cfi_def_cfa_offset 24
 1066              		.cfi_offset 4, -24
 1067              		.cfi_offset 5, -20
 1068              		.cfi_offset 6, -16
 1069              		.cfi_offset 7, -12
 1070              		.cfi_offset 8, -8
 1071              		.cfi_offset 14, -4
 1072 0004 9DF81880 		ldrb	r8, [sp, #24]	@ zero_extendqisi2
 215:Core/Src/LedControl.c **** 	uint16_t i;
 1073              		.loc 1 215 2 is_stmt 1 view .LVU317
 216:Core/Src/LedControl.c **** 	if(ledStart+ledCount>LEDS_COUNT-1 || idleFlag==1) return 0;
 1074              		.loc 1 216 2 view .LVU318
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 59


 1075              		.loc 1 216 13 is_stmt 0 view .LVU319
 1076 0008 4518     		adds	r5, r0, r1
 1077              		.loc 1 216 4 view .LVU320
 1078 000a B82D     		cmp	r5, #184
 1079 000c 15DC     		bgt	.L73
 1080 000e 0446     		mov	r4, r0
 1081 0010 1646     		mov	r6, r2
 1082 0012 1F46     		mov	r7, r3
 1083              		.loc 1 216 47 discriminator 2 view .LVU321
 1084 0014 0C4B     		ldr	r3, .L78
 1085              	.LVL68:
 1086              		.loc 1 216 47 discriminator 2 view .LVU322
 1087 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1088              		.loc 1 216 36 discriminator 2 view .LVU323
 1089 0018 012B     		cmp	r3, #1
 1090 001a 12D0     		beq	.L76
 1091              	.LVL69:
 1092              	.L71:
 217:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1093              		.loc 1 217 17 is_stmt 1 discriminator 1 view .LVU324
 1094              		.loc 1 217 2 is_stmt 0 discriminator 1 view .LVU325
 1095 001c A542     		cmp	r5, r4
 1096 001e 0ADD     		ble	.L77
 218:Core/Src/LedControl.c **** 	{
 219:Core/Src/LedControl.c **** 		if(!ledSetRGB(i,r,g,b)) return 0;
 1097              		.loc 1 219 3 is_stmt 1 view .LVU326
 1098              		.loc 1 219 7 is_stmt 0 view .LVU327
 1099 0020 4346     		mov	r3, r8
 1100 0022 3A46     		mov	r2, r7
 1101 0024 3146     		mov	r1, r6
 1102 0026 2046     		mov	r0, r4
 1103 0028 FFF7FEFF 		bl	ledSetRGB
 1104              	.LVL70:
 1105              		.loc 1 219 5 view .LVU328
 1106 002c 0346     		mov	r3, r0
 1107 002e 28B1     		cbz	r0, .L70
 217:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1108              		.loc 1 217 37 is_stmt 1 discriminator 2 view .LVU329
 217:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1109              		.loc 1 217 38 is_stmt 0 discriminator 2 view .LVU330
 1110 0030 0134     		adds	r4, r4, #1
 1111              	.LVL71:
 217:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1112              		.loc 1 217 38 discriminator 2 view .LVU331
 1113 0032 A4B2     		uxth	r4, r4
 1114              	.LVL72:
 217:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1115              		.loc 1 217 38 discriminator 2 view .LVU332
 1116 0034 F2E7     		b	.L71
 1117              	.L77:
 220:Core/Src/LedControl.c **** 	}
 221:Core/Src/LedControl.c **** 	return 1;
 1118              		.loc 1 221 9 view .LVU333
 1119 0036 0123     		movs	r3, #1
 1120 0038 00E0     		b	.L70
 1121              	.LVL73:
 1122              	.L73:
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 60


 216:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1123              		.loc 1 216 59 view .LVU334
 1124 003a 0023     		movs	r3, #0
 1125              	.LVL74:
 1126              	.L70:
 222:Core/Src/LedControl.c **** }
 1127              		.loc 1 222 1 view .LVU335
 1128 003c 1846     		mov	r0, r3
 1129 003e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1130              	.LVL75:
 1131              	.L76:
 216:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1132              		.loc 1 216 59 view .LVU336
 1133 0042 0023     		movs	r3, #0
 1134 0044 FAE7     		b	.L70
 1135              	.L79:
 1136 0046 00BF     		.align	2
 1137              	.L78:
 1138 0048 00000000 		.word	.LANCHOR0
 1139              		.cfi_endproc
 1140              	.LFE134:
 1142              		.section	.text.ledSetBlockHSV,"ax",%progbits
 1143              		.align	1
 1144              		.global	ledSetBlockHSV
 1145              		.syntax unified
 1146              		.thumb
 1147              		.thumb_func
 1148              		.fpu fpv4-sp-d16
 1150              	ledSetBlockHSV:
 1151              	.LVL76:
 1152              	.LFB135:
 223:Core/Src/LedControl.c **** 
 224:Core/Src/LedControl.c **** uint8_t ledSetBlockHSV(uint16_t ledStart,uint16_t ledCount,uint16_t hue, uint16_t sat, uint16_t val
 225:Core/Src/LedControl.c **** {
 1153              		.loc 1 225 1 is_stmt 1 view -0
 1154              		.cfi_startproc
 1155              		@ args = 4, pretend = 0, frame = 0
 1156              		@ frame_needed = 0, uses_anonymous_args = 0
 1157              		.loc 1 225 1 is_stmt 0 view .LVU338
 1158 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1159              	.LCFI6:
 1160              		.cfi_def_cfa_offset 24
 1161              		.cfi_offset 4, -24
 1162              		.cfi_offset 5, -20
 1163              		.cfi_offset 6, -16
 1164              		.cfi_offset 7, -12
 1165              		.cfi_offset 8, -8
 1166              		.cfi_offset 14, -4
 1167 0004 BDF81880 		ldrh	r8, [sp, #24]
 226:Core/Src/LedControl.c **** 	uint16_t i;
 1168              		.loc 1 226 2 is_stmt 1 view .LVU339
 227:Core/Src/LedControl.c **** 	if(ledStart+ledCount>LEDS_COUNT-1 || idleFlag==1) return 0;
 1169              		.loc 1 227 2 view .LVU340
 1170              		.loc 1 227 13 is_stmt 0 view .LVU341
 1171 0008 4518     		adds	r5, r0, r1
 1172              		.loc 1 227 4 view .LVU342
 1173 000a B82D     		cmp	r5, #184
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 61


 1174 000c 15DC     		bgt	.L84
 1175 000e 0446     		mov	r4, r0
 1176 0010 1646     		mov	r6, r2
 1177 0012 1F46     		mov	r7, r3
 1178              		.loc 1 227 47 discriminator 2 view .LVU343
 1179 0014 0C4B     		ldr	r3, .L89
 1180              	.LVL77:
 1181              		.loc 1 227 47 discriminator 2 view .LVU344
 1182 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1183              		.loc 1 227 36 discriminator 2 view .LVU345
 1184 0018 012B     		cmp	r3, #1
 1185 001a 12D0     		beq	.L87
 1186              	.LVL78:
 1187              	.L82:
 228:Core/Src/LedControl.c ****  
 229:Core/Src/LedControl.c **** 	for(i=ledStart;i<ledCount+ledStart;i++)
 1188              		.loc 1 229 17 is_stmt 1 discriminator 1 view .LVU346
 1189              		.loc 1 229 2 is_stmt 0 discriminator 1 view .LVU347
 1190 001c A542     		cmp	r5, r4
 1191 001e 0ADD     		ble	.L88
 230:Core/Src/LedControl.c **** 	{
 231:Core/Src/LedControl.c **** 		if(!ledSetHSV(i,hue,sat,val)) return 0;
 1192              		.loc 1 231 3 is_stmt 1 view .LVU348
 1193              		.loc 1 231 7 is_stmt 0 view .LVU349
 1194 0020 4346     		mov	r3, r8
 1195 0022 3A46     		mov	r2, r7
 1196 0024 3146     		mov	r1, r6
 1197 0026 2046     		mov	r0, r4
 1198 0028 FFF7FEFF 		bl	ledSetHSV
 1199              	.LVL79:
 1200              		.loc 1 231 5 view .LVU350
 1201 002c 0346     		mov	r3, r0
 1202 002e 28B1     		cbz	r0, .L81
 229:Core/Src/LedControl.c **** 	{
 1203              		.loc 1 229 37 is_stmt 1 discriminator 2 view .LVU351
 229:Core/Src/LedControl.c **** 	{
 1204              		.loc 1 229 38 is_stmt 0 discriminator 2 view .LVU352
 1205 0030 0134     		adds	r4, r4, #1
 1206              	.LVL80:
 229:Core/Src/LedControl.c **** 	{
 1207              		.loc 1 229 38 discriminator 2 view .LVU353
 1208 0032 A4B2     		uxth	r4, r4
 1209              	.LVL81:
 229:Core/Src/LedControl.c **** 	{
 1210              		.loc 1 229 38 discriminator 2 view .LVU354
 1211 0034 F2E7     		b	.L82
 1212              	.L88:
 232:Core/Src/LedControl.c **** 	}
 233:Core/Src/LedControl.c **** 	return 1;
 1213              		.loc 1 233 9 view .LVU355
 1214 0036 0123     		movs	r3, #1
 1215 0038 00E0     		b	.L81
 1216              	.LVL82:
 1217              	.L84:
 227:Core/Src/LedControl.c ****  
 1218              		.loc 1 227 59 view .LVU356
 1219 003a 0023     		movs	r3, #0
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 62


 1220              	.LVL83:
 1221              	.L81:
 234:Core/Src/LedControl.c **** }
 1222              		.loc 1 234 1 view .LVU357
 1223 003c 1846     		mov	r0, r3
 1224 003e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1225              	.LVL84:
 1226              	.L87:
 227:Core/Src/LedControl.c ****  
 1227              		.loc 1 227 59 view .LVU358
 1228 0042 0023     		movs	r3, #0
 1229 0044 FAE7     		b	.L81
 1230              	.L90:
 1231 0046 00BF     		.align	2
 1232              	.L89:
 1233 0048 00000000 		.word	.LANCHOR0
 1234              		.cfi_endproc
 1235              	.LFE135:
 1237              		.global	idleFlag
 1238              		.comm	ledsBuff,8884,4
 1239              		.global	dim_curve
 1240              		.section	.bss.TimingDelay,"aw",%nobits
 1241              		.align	2
 1244              	TimingDelay:
 1245 0000 00000000 		.space	4
 1246              		.section	.bss.idleFlag,"aw",%nobits
 1247              		.set	.LANCHOR0,. + 0
 1250              	idleFlag:
 1251 0000 00       		.space	1
 1252              		.section	.rodata.dim_curve,"a"
 1253              		.align	2
 1254              		.set	.LANCHOR1,. + 0
 1257              	dim_curve:
 1258 0000 00010102 		.ascii	"\000\001\001\002\002\002\002\002\002\003\003\003\003"
 1258      02020202 
 1258      02030303 
 1258      03
 1259 000d 03030303 		.ascii	"\003\003\003\003\003\003\003\003\003\003\004\004\004"
 1259      03030303 
 1259      03030404 
 1259      04
 1260 001a 04040404 		.ascii	"\004\004\004\004\004\004\004\004\004\005\005\005\005"
 1260      04040404 
 1260      04050505 
 1260      05
 1261 0027 05050505 		.ascii	"\005\005\005\005\005\005\006\006\006\006\006\006\006"
 1261      05050606 
 1261      06060606 
 1261      06
 1262 0034 06070707 		.ascii	"\006\007\007\007\007\007\007\007\010\010\010\010\010"
 1262      07070707 
 1262      08080808 
 1262      08
 1263 0041 08090909 		.ascii	"\010\011\011\011\011\011\011\012\012\012\012\012\013"
 1263      0909090A 
 1263      0A0A0A0A 
 1263      0B
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 63


 1264 004e 0B0B0B0B 		.ascii	"\013\013\013\013\014\014\014\014\014\015\015\015\015"
 1264      0C0C0C0C 
 1264      0C0D0D0D 
 1264      0D
 1265 005b 0E0E0E0E 		.ascii	"\016\016\016\016\017\017\017\020\020\020\020\021\021"
 1265      0F0F0F10 
 1265      10101011 
 1265      11
 1266 0068 11121212 		.ascii	"\021\022\022\022\023\023\023\024\024\024\025\025\026"
 1266      13131314 
 1266      14141515 
 1266      16
 1267 0075 16161717 		.ascii	"\026\026\027\027\030\030\031\031\031\032\032\033\033"
 1267      18181919 
 1267      191A1A1B 
 1267      1B
 1268 0082 1C1C1D1D 		.ascii	"\034\034\035\035\036\036\037  !!\"##$$%&&'(()*++,-."
 1268      1E1E1F20 
 1268      20212122 
 1268      23232424 
 1268      25262627 
 1269 009f 2F303031 		.ascii	"/00123456789:;<=>?@ABDEFGIJKLNOQRSUVXZ[]^`bcegikmnp"
 1269      32333435 
 1269      36373839 
 1269      3A3B3C3D 
 1269      3E3F4041 
 1270 00d2 72747679 		.ascii	"rtvy{}\177\201\204\206\210\213\215\220\222\225\227\232"
 1270      7B7D7F81 
 1270      8486888B 
 1270      8D909295 
 1270      979A
 1271 00e4 9D9FA2A5 		.ascii	"\235\237\242\245\250\253\256\261\264\267\272\276\301"
 1271      A8ABAEB1 
 1271      B4B7BABE 
 1271      C1
 1272 00f1 C4C8CBCF 		.ascii	"\304\310\313\317\323\326\332\336\342\346\352\356\362"
 1272      D3D6DADE 
 1272      E2E6EAEE 
 1272      F2
 1273 00fe F8FF     		.ascii	"\370\377"
 1274              		.text
 1275              	.Letext0:
 1276              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 1277              		.file 5 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\machine\\_defau
 1278              		.file 6 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\sys\\_stdint.h"
 1279              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 1280              		.file 8 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\sys\\lock.h"
 1281              		.file 9 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\sys\\_types.h"
 1282              		.file 10 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\lib\\gcc\\arm-none-eabi\\9.2.1\\includ
 1283              		.file 11 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\sys\\reent.h"
 1284              		.file 12 "c:\\work\\arm\\xpack-arm-none-eabi-gcc-9.2.1-1.1\\arm-none-eabi\\include\\stdlib.h"
 1285              		.file 13 "Core/Inc/rcc.h"
ARM GAS  C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s 			page 64


DEFINED SYMBOLS
                            *ABS*:0000000000000000 LedControl.c
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:18     .text.DMA1_Channel6_IRQHandler:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:26     .text.DMA1_Channel6_IRQHandler:0000000000000000 DMA1_Channel6_IRQHandler
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:71     .text.DMA1_Channel6_IRQHandler:0000000000000038 $d
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:77     .text.TIM1_UP_TIM16_IRQHandler:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:84     .text.TIM1_UP_TIM16_IRQHandler:0000000000000000 TIM1_UP_TIM16_IRQHandler
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:125    .text.TIM1_UP_TIM16_IRQHandler:000000000000002c $d
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:131    .text.ledUpdate:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:138    .text.ledUpdate:0000000000000000 ledUpdate
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:188    .text.ledUpdate:0000000000000034 $d
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:195    .text.getIdleFlag:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:202    .text.getIdleFlag:0000000000000000 getIdleFlag
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:217    .text.getIdleFlag:0000000000000008 $d
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:222    .text.ledSetRGB:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:229    .text.ledSetRGB:0000000000000000 ledSetRGB
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:444    .text.ledSetRGB:00000000000000e4 $d
                            *COM*:00000000000022b4 ledsBuff
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:450    .text.buffClear:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:457    .text.buffClear:0000000000000000 buffClear
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:496    .text.buffClear:000000000000001c $d
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:501    .text.ledInit:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:508    .text.ledInit:0000000000000000 ledInit
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:690    .text.ledInit:00000000000000d0 $d
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:699    .text.ledSetHSV:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:706    .text.ledSetHSV:0000000000000000 ledSetHSV
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:786    .text.ledSetHSV:000000000000004c $d
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:792    .text.ledSetHSV:0000000000000052 $t
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:1041   .text.ledSetHSV:00000000000001a4 $d
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:1048   .text.ledSetBlockRGB:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:1055   .text.ledSetBlockRGB:0000000000000000 ledSetBlockRGB
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:1138   .text.ledSetBlockRGB:0000000000000048 $d
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:1143   .text.ledSetBlockHSV:0000000000000000 $t
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:1150   .text.ledSetBlockHSV:0000000000000000 ledSetBlockHSV
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:1233   .text.ledSetBlockHSV:0000000000000048 $d
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:1250   .bss.idleFlag:0000000000000000 idleFlag
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:1257   .rodata.dim_curve:0000000000000000 dim_curve
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:1241   .bss.TimingDelay:0000000000000000 $d
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:1244   .bss.TimingDelay:0000000000000000 TimingDelay
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:1251   .bss.idleFlag:0000000000000000 $d
C:\Users\DMFILA~1\AppData\Local\Temp\cccBZpUU.s:1253   .rodata.dim_curve:0000000000000000 $d

NO UNDEFINED SYMBOLS
